<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t_GDDR6_Reference_Design_Guide_RD017</title><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 .s1 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 20pt; }
 .p, p { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; margin:0pt; }
 .s2 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 18pt; }
 .s3 { color: #4A6685; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 h2 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 10pt; }
 .s4 { color: #007D39; font-family:Arial, sans-serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s5 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s6 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s7 { color: #5E5E5E; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 16pt; }
 .s8 { color: #172B4C; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s9 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 14pt; }
 .s10 { color: #172B4C; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s11 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 h1 { color: #007D39; font-family:Arial, sans-serif; font-style: italic; font-weight: bold; text-decoration: none; font-size: 11pt; }
 .s12 { color: #FFF; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 .s13 { color: #172B4C; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 .s14 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 .s15 { color: #FFF; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt; vertical-align: 3pt; }
 .s16 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 8pt; }
 .s17 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt; vertical-align: 3pt; }
 .s18 { color: #FEFFFE; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 11pt; }
 .s19 { color: #FEFFFE; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8.5pt; vertical-align: 4pt; }
 .s20 { color: #172B4C; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s21 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s22 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 10pt; }
 .s23 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 .s24 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 .s25 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 .s26 { color: #333; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .a, a { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s27 { color: #4A6685; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; vertical-align: -3pt; }
 .s29 { color: #172B4C; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s30 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 6.5pt; vertical-align: 3pt; }
 .h3, h3 { color: #369; font-family:Arial, sans-serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 9pt; }
 .s33 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 6.5pt; vertical-align: 3pt; }
 .s34 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s35 { color: #594300; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 .s37 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 12pt; }
 .s38 { color: #333; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s39 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s41 { color: #FFF; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; vertical-align: -3pt; }
 .s42 { color: #FFF; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt; }
 .s43 { color: #172B4C; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; vertical-align: -4pt; }
 .s44 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .s46 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt; }
 .s47 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s48 { color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 .s49 { color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l1 {padding-left: 0pt; }
 #l1> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l2 {padding-left: 0pt;counter-reset: d1 1; }
 #l2> li>*:first-child:before {counter-increment: d1; content: counter(d1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l2> li:first-child>*:first-child:before {counter-increment: d1 0;  }
 li {display: block; }
 #l3 {padding-left: 0pt; }
 #l3> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 li {display: block; }
 #l4 {padding-left: 0pt; }
 #l4> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 li {display: block; }
 #l5 {padding-left: 0pt; }
 #l5> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l6 {padding-left: 0pt;counter-reset: h1 1; }
 #l6> li>*:first-child:before {counter-increment: h1; content: counter(h1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 #l6> li:first-child>*:first-child:before {counter-increment: h1 0;  }
 li {display: block; }
 #l7 {padding-left: 0pt; }
 #l7> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l8 {padding-left: 0pt;counter-reset: j1 1; }
 #l8> li>*:first-child:before {counter-increment: j1; content: counter(j1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l8> li:first-child>*:first-child:before {counter-increment: j1 0;  }
 li {display: block; }
 #l9 {padding-left: 0pt; }
 #l9> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l10 {padding-left: 0pt; }
 #l10> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l11 {padding-left: 0pt; }
 #l11> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l12 {padding-left: 0pt;counter-reset: n1 1; }
 #l12> li>*:first-child:before {counter-increment: n1; content: counter(n1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l12> li:first-child>*:first-child:before {counter-increment: n1 0;  }
 li {display: block; }
 #l13 {padding-left: 0pt;counter-reset: o1 1; }
 #l13> li>*:first-child:before {counter-increment: o1; content: counter(o1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l13> li:first-child>*:first-child:before {counter-increment: o1 0;  }
 li {display: block; }
 #l14 {padding-left: 0pt; }
 #l14> li>*:first-child:before {content: "– "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l15 {padding-left: 0pt; }
 #l15> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l16 {padding-left: 0pt; }
 #l16> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l17 {padding-left: 0pt; }
 #l17> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l18 {padding-left: 0pt;counter-reset: t1 1; }
 #l18> li>*:first-child:before {counter-increment: t1; content: counter(t1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l18> li:first-child>*:first-child:before {counter-increment: t1 0;  }
 li {display: block; }
 #l19 {padding-left: 0pt;counter-reset: u1 1; }
 #l19> li>*:first-child:before {counter-increment: u1; content: counter(u1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l19> li:first-child>*:first-child:before {counter-increment: u1 0;  }
 li {display: block; }
 #l20 {padding-left: 0pt;counter-reset: v1 1; }
 #l20> li>*:first-child:before {counter-increment: v1; content: counter(v1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l20> li:first-child>*:first-child:before {counter-increment: v1 0;  }
 li {display: block; }
 #l21 {padding-left: 0pt;counter-reset: w1 1; }
 #l21> li>*:first-child:before {counter-increment: w1; content: counter(w1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l21> li:first-child>*:first-child:before {counter-increment: w1 0;  }
 li {display: block; }
 #l22 {padding-left: 0pt; }
 #l22> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l23 {padding-left: 0pt; }
 #l23> li>*:first-child:before {content: "– "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l24 {padding-left: 0pt; }
 #l24> li>*:first-child:before {content: "– "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l25 {padding-left: 0pt;counter-reset: z1 1; }
 #l25> li>*:first-child:before {counter-increment: z1; content: counter(z1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 #l25> li:first-child>*:first-child:before {counter-increment: z1 0;  }
 li {display: block; }
 #l26 {padding-left: 0pt;counter-reset: c1 1; }
 #l26> li>*:first-child:before {counter-increment: c1; content: counter(c1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l26> li:first-child>*:first-child:before {counter-increment: c1 0;  }
 li {display: block; }
 #l27 {padding-left: 0pt; }
 #l27> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l28 {padding-left: 0pt;counter-reset: e1 1; }
 #l28> li>*:first-child:before {counter-increment: e1; content: counter(e1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l28> li:first-child>*:first-child:before {counter-increment: e1 0;  }
 li {display: block; }
 #l29 {padding-left: 0pt;counter-reset: f1 1; }
 #l29> li>*:first-child:before {counter-increment: f1; content: counter(f1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l29> li:first-child>*:first-child:before {counter-increment: f1 0;  }
 li {display: block; }
 #l30 {padding-left: 0pt; }
 #l30> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l31 {padding-left: 0pt;counter-reset: h1 1; }
 #l31> li>*:first-child:before {counter-increment: h1; content: counter(h1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l31> li:first-child>*:first-child:before {counter-increment: h1 0;  }
 li {display: block; }
 #l32 {padding-left: 0pt;counter-reset: i1 1; }
 #l32> li>*:first-child:before {counter-increment: i1; content: counter(i1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 #l32> li:first-child>*:first-child:before {counter-increment: i1 0;  }
 li {display: block; }
 #l33 {padding-left: 0pt;counter-reset: j1 1; }
 #l33> li>*:first-child:before {counter-increment: j1; content: counter(j1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 #l33> li:first-child>*:first-child:before {counter-increment: j1 0;  }
 li {display: block; }
 #l34 {padding-left: 0pt; }
 #l34> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l35 {padding-left: 0pt;counter-reset: l1 1; }
 #l35> li>*:first-child:before {counter-increment: l1; content: counter(l1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 #l35> li:first-child>*:first-child:before {counter-increment: l1 0;  }
 li {display: block; }
 #l36 {padding-left: 0pt;counter-reset: m1 1; }
 #l36> li>*:first-child:before {counter-increment: m1; content: counter(m1, decimal)". "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt; }
 #l36> li:first-child>*:first-child:before {counter-increment: m1 0;  }
 li {display: block; }
 #l37 {padding-left: 0pt; }
 #l37> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l38 {padding-left: 0pt; }
 #l38> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l39 {padding-left: 0pt; }
 #l39> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l40 {padding-left: 0pt; }
 #l40> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l41 {padding-left: 0pt; }
 #l41> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l42 {padding-left: 0pt; }
 #l42> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l43 {padding-left: 0pt; }
 #l43> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l44 {padding-left: 0pt; }
 #l44> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l45 {padding-left: 0pt; }
 #l45> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l46 {padding-left: 0pt; }
 #l46> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l47 {padding-left: 0pt; }
 #l47> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l48 {padding-left: 0pt; }
 #l48> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l49 {padding-left: 0pt; }
 #l49> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l50 {padding-left: 0pt; }
 #l50> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 li {display: block; }
 #l51 {padding-left: 0pt; }
 #l51> li>*:first-child:before {content: "• "; color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 10pt; }
 table, tbody {vertical-align: top; overflow: visible; }
</style></head><body><p style="text-indent: 0pt;text-align: left;"><span><img width="665" height="91" alt="image" src="Image_001.png"/></span></p><p class="s1" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Speedster7t GDDR6 Reference Design Guide</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">V6.0 – May 28, 2025                                       Reference Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Image_002.png"/></span></p><p class="s2" style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark0">&zwnj;</a>Introduction</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="658" height="1" alt="image" src="Image_003.png"/></span></p><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design demonstrates the ability to perform read and write transactions to all GDDR6 subsystems across the Speedster®7t family of FPGAs. This guide details taking the design through synthesis and the ACE tool flow for place and route across multiple devices.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="665" height="96" alt="image" src="Image_004.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: justify;">For this release of the GDDR6 reference design, the supported design files only target the AC7t1500 device on the VectorPath 815 accelerator card. Therefore, this document will only cover the AC7t1500 variation of the design.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s6" style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="a" target="_blank">The Speedster7t AC7t1400 and AC7t1500 FPGAs each have 8 GDDR6 subsystems and 16 channels while the Speedster7t AC7t800 has 3 GDDR6 subsystems and 6 channels (see the </a><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="s4" target="_blank">Speedster7t GDDR6 User Guide </a>(UG091) <span style=" color: #000;">for more details).</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">On the Speedster7t AC7t1400 and AC7t1500 FPGAs, transactions to the GDDR6 subsystems can be performed using either the 2D network-on-chip (2D NoC) interface or the direct-connect (DC) interface. The design can be used to test both channels of each GDDR6 subsystem and can be modified to expand the design to test all 16 channels of the eight total GDDR6 subsystems.</p><p style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">This design demonstrates interfacing between the NAPs or DC interface ports from the fabric to the GDDR6</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">memories via simulation.</p><p style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The bitstream generated from this design and the included runtime scripts are compatible with the VectorPath 815 accelerator card.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark1">&zwnj;</a>Description</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="668" height="1" alt="image" src="Image_005.png"/></span></p><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The design consists of the following logic blocks and interfaces:</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark2">&zwnj;</a>Achronix Device Manager</p><p style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design makes use of the</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_006.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_MANAGER</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">soft IP which trains the GDDR6</p><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">subsystems for the AC7t1400 and AC7t1500 FPGAs. When the phase locked loops (PLLs) are locked, a reset is</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_007.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">o_status</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">released which initiates the training process. The two least-significant bits of the 32-bit       output for this</p><p class="s6" style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-soft-ip-user-guide-ug103" class="a" target="_blank">module are set high when the training process is complete. These status bits are used by the runtime script to ensure GDDR6 training is complete before starting transactions to GDDR6 memory. Further information about this soft IP can be found in the </a><a href="https://www.achronix.com/documentation/speedster7t-soft-ip-user-guide-ug103" class="s4" target="_blank">Speedster7t Soft IP User Guide </a>(UG103)<span style=" color: #000;">.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Image_008.png"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark3">&zwnj;</a>NAP Responder Module</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">NAP responders are used to transfer data between the GDDR6 memory and the AXI memory channel logic in the fabric. The design makes use of all eight GDDR6 subsystems; however not all channels for each GDDR6 subsystem are used. The design uses the 2D NoC interface for channel 1 of all of the subsystems. Each GDDR6 interface has a corresponding AXI memory channel logic block which serves as a data generator and checker in the design. Each of the NAPs can be bound to any arbitrary location in simulation and during placement in ACE. This flexibility enables testing scenarios where the GDDR6 subsystems can handle transactions from any NAP located in the fabric.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark4">&zwnj;</a>NAP Locations</p><p style="text-indent: 0pt;text-align: left;"><span><img width="68" height="21" alt="image" src="Image_009.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/tb/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">For this VectorPath 815 reference design, the location of the NAPs were chosen to be adjacent to the target GDDR6 subsystem on the east or west side of the FPGA depending on which side was closest to the target GDDR6 subsystem. The locality was selected to reduce latency between the NAP and the GDDR6 controller. The 8 NAPs</p><p style="text-indent: 0pt;text-align: left;"><span><img width="288" height="21" alt="image" src="Image_010.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/ace_placements.pdc</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">used by the design are on rows 3, 4, 5, and 6 of columns 3 and 8. The locations are specified in both the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="21" alt="image" src="Image_011.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><span class="s10" style=" background-color: #F3F4F7;">tb_gddr</span><span class="s11" style=" background-color: #F3F4F7;">_</span><span class="s8">ref_design.sv </span><span class="p">and the</span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">files. By aligning the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">placement between simulation and the implemented build, the most accurate correlation between the two flows is ensured.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark5">&zwnj;</a>Direct Connect (DC) Interface</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The direct connect (DC) interface is a signal interface that provides fabric connectivity directly to a subsystem. The DC interface is used for channel 0 of subsystems 1, 2, 5, and 6. This design connects the GDDR6 subsystem DC interface signals to an AXI memory channel to directly perform memory accesses to the GDDR6 memory. By using the GDDR6 DC interface, a design can access the GDDR6 memory without using a NAP for transactions over the NoC. This can be advantageous for reducing traffic on the NoC and conserving NAP resources.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark6">&zwnj;</a>DC Interface Logic Locations</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The AXI memory channel logic interfacing with the GDDR6 DC interface can be placed at any location within the FPGA fabric and is not constrained within the reference design. However, for better timing closure between the DC interface and the user design, the logic is naturally placed near the DC interface ports on either the east or west side of the FPGA fabric depending on the target GDDR6 subsystem.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark7">&zwnj;</a>AXI Memory Channel<a name="bookmark40">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design instantiates a total of twelve instances of the AXI memory channel. Each memory channel generates AXI packets to write data to the GDDR6 subsystems and reads back the data to verify that each transaction was processed correctly. Each GDDR6 interface in this design makes use of a memory channel. Therefore, a total of eight channels are connected to NAPs and a total of four channels are connected to DC interface pins.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The AXI Memory Channel integrates an AXI packet generator, an LRAM FIFO, an AXI packet checker, and an AXI performance monitor. Together, these components act as a memory test channel. Through this module, packets are generated and sent through an AXI interface to be processed by a memory interface. These same packets are sent back through the same AXI interface in order to be compared with the sent data to verify functionality of the</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">memory interface. An array of registers is ported to the testing module to configure and monitor the channel. The</p><p style="text-indent: 0pt;text-align: left;"><span><img width="184" height="21" alt="image" src="Image_012.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">register_control_block</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">array of registers connects directly to a                .</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark8">&zwnj;</a>Parameters</p><h1 style="padding-top: 13pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 1 • AXI Memory Channel Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 42pt;text-indent: 0pt;text-align: left;">Parameter Name</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default Value</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_013.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">AXI_DATA_WIDTH</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">256</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI interface data width.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_014.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">AXI_ADDR_WIDTH</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">42</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI interface address width.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_015.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">LINEAR_PKTS</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set to 1 to make packets have linear counts.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_016.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">LINEAR_ADDR</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set to 1 to have linear addresses.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_017.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">MAX_BURST_LEN</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Maximum number of AXI packets in a burst.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_018.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_WIDTH</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address width.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_019.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_PAD_WIDTH</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address padding.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_020.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_ID</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address ID.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_021.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">RAND_DATA_INIT</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Random value for data starting point.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_022.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NO_AR_LIMIT</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Minimum gap to prevent GDDR/DDR pipeline reordering.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_023.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NUM_REGS</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">8</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Number of read and write registers used in the channel.</p></td></tr><tr style="height:31pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_024.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">CHANNEL_CLK_FREQ</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">400</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 38pt;text-indent: 0pt;text-align: left;">Frequency of channel clock, also used to calibrate performance monitor.</p></td></tr><tr style="height:25pt"><td style="width:151pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="148" height="18" alt="image" src="Image_025.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">OUTPUT_PIPELINE_LENGTH</p></td><td style="width:127pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">4</p></td><td style="width:214pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Length of output pipeline.</p></td></tr></table><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark9">&zwnj;</a>Ports</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 2 • AXI Memory Channel Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_026.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_ch_clk</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel clock.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:35pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_027.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Register clock. Must match the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="148" height="18" alt="image" src="Image_028.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">register_control_block <span style=" color: #000;">clock.</span></p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="83" height="18" alt="image" src="Image_029.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_ch_reset_n</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Negative reset on channel clock.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_030.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_regs_write</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_031.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-right: 2pt;text-indent: 0pt;text-align: center;">32x <span style=" color: #172B4C;">NUM_REGS</span></p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Array of registers to configure channels.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_032.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">axi_if</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input/Output</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI4 interface.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_033.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_regs_read</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="57" height="17" alt="image" src="Image_034.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-right: 2pt;text-indent: 0pt;text-align: center;">32x <span style=" color: #172B4C;">NUM_REGS</span></p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Array of registers to monitor channel.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="17" alt="image" src="Image_035.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_running</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Indicates test is running.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_036.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_done</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Indicates test is complete.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_037.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fail</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Indicates test has failed.</p></td></tr></table><p style="padding-top: 15pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark10">&zwnj;</a>Registers</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">Each memory channel uses 11 registers for configuration and monitoring. Only registers 0 and 2 can be written from the register control block, all other registers are read-only. The following table lists the registers and their respective functions.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: justify;">Table 3 • CONTROL_REG (Offset : 0x00_0000)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name <span class="s15">(†)</span></p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="83" height="17" alt="image" src="Image_038.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gen_rstn_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_039.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Packet generator reset.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="83" height="17" alt="image" src="Image_040.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">chk_rstn_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_041.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Packet checker reset.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_042.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fifo_rstn_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">2</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_043.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">FIFO reset.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="83" height="18" alt="image" src="Image_044.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">mon_rstn_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">3</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_045.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Performance monitor reset.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_046.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fifo_flush_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">4</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_047.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Flushes the FIFO.</p></td></tr><tr style="height:48pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_048.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">max_bursts_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">5</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_049.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_050.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_051.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 12pt;text-indent: 0pt;line-height: 142%;text-align: left;">Determines whether the AXI packet generator creates maximum length packets ( <span style=" color: #172B4C;">1&#39;b1 </span>) or variable length packets ( <span style=" color: #172B4C;">1&#39;b0 </span>).</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_052.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gen_start_pre</p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">6</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_053.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Start packet generator.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name <span class="s15">(†)</span></p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:7]</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_054.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">25&#39;b0</p></td><td style="width:175pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:56pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="5"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="60" alt="image" src="Image_055.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† The signals above are synchronized to the channel clock after being read in via the register control block clock.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 4 • STATUS_REG (Offset: 0x00_0004)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="83" height="18" alt="image" src="Image_056.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">test_running</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_057.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when transactions are still running.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_058.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">test_done</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_059.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when transactions are complete.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_060.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gen_running</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">2</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_061.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when transactions are still running.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="17" alt="image" src="Image_062.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gen_done</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">3</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_063.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when transactions are complete.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_064.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pkt_error</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">4</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_065.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when a packet mismatch occurs.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_066.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_error</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">5</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_067.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when a writing error occurs.</p></td></tr><tr style="height:25pt"><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[7:6]</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_068.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">2&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:31pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_069.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">outstanding_compares</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[15:8]</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_070.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">8&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">8-bit number comparing transactions read against transactions compared.</p></td></tr><tr style="height:25pt"><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:16]</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_071.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">16&#39;b0</p></td><td style="width:166pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 5 • NUM_TRANSFERS_REG (Offset: 0x00_0008)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:109pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:176pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:31pt"><td style="width:109pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="115" height="17" alt="image" src="Image_072.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">num_transfers_reg</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:67pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RW</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_073.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">32&#39;b0</p></td><td style="width:176pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Sets number of transactions to run during test. Performs continuous transactions if set to 0.</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 6 • TEST_GEN_COUNT (Offset: 0x00_000C)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:31pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_074.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">test_gen_count</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:77pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_075.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">32&#39;b0</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Stores number of remaining transactions to run in test.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 7 • BW_RESULTS_RD (Offset: 0x00_0010)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_076.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">rd_bw_min_norm</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[9:0]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_077.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">10&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Minimum read bandwidth.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_078.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">rd_bw_max_norm</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[19:10]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_079.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">10&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Maximum read bandwidth.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_080.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">rd_bw_norm</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[29:20]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_081.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">10&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Average read bandwidth.</p></td></tr><tr style="height:25pt"><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:30]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_082.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">2&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 8 • BW_RESULTS_WR (Offset: 0x00_0014)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_083.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_bw_min_norm</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[9:0]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_084.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">10&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Minimum write bandwidth.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_085.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_bw_max_norm</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[19:10]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_086.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">10&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Maximum write bandwidth.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_087.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_bw_norm</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[29:20]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_088.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">10&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Average write bandwidth.</p></td></tr><tr style="height:25pt"><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:30]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_089.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">2&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 9 • LATENCY_RESULTS_CURRENT (Offset: 0x00_0018)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 41pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_090.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">latency_counter_write</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[11:0]</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_091.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Latest write latency.</p></td></tr><tr style="height:25pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[15:12]</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_092.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:25pt"><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_093.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">latency_counter_read</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[27:16]</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_094.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Latest read latency.</p></td></tr><tr style="height:25pt"><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:28]</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_095.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:128pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 10 • LATENCY_RESULTS_AVG (Offset: 0x00_001C)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_096.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_lat_avg</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[11:0]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_097.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Average write latency.</p></td></tr><tr style="height:25pt"><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[15:12]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_098.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_099.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">rd_lat_avg</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[27:16]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_100.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Average read latency.</p></td></tr><tr style="height:25pt"><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:28]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_101.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 11 • LATENCY_RESULTS_MAX(Offset: 0x00_0020)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_102.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_lat_max</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[11:0]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_103.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Maximum write latency.</p></td></tr><tr style="height:25pt"><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[15:12]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_104.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:25pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_105.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">rd_lat_max</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[27:16]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_106.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Maximum read latency.</p></td></tr><tr style="height:25pt"><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:28]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_107.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 12 • LATENCY_RESULTS_MIN(Offset: 0x00_0024)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_108.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">wr_lat_min</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[11:0]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_109.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Minimum write latency.</p></td></tr><tr style="height:25pt"><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[15:12]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_110.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:25pt"><td style="width:107pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_111.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">rd_lat_min</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[27:16]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_112.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">12&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Minimum read latency.</p></td></tr><tr style="height:25pt"><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:28]</p></td><td style="width:78pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:86pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_113.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:135pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 13 • CLOCK_FREQUENCY_DATA_WIDTH(Offset: 0x00_0028)</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 45pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_114.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">data_width</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[15:0]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_115.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">16&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI data bus width.</p></td></tr><tr style="height:25pt"><td style="width:116pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_116.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">clock_frequency</p></td><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[29:16]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_117.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">14&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock frequency in MHz.</p></td></tr><tr style="height:25pt"><td style="width:82pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:30]</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:83pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_118.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">2&#39;b0</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark11">&zwnj;</a>AXI Packet Generator</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The AXI data generator module generates AXI4 transactions of varying burst lengths and memory addresses. The generated data and address can be either sequential or random packets targeting sequential or random addresses using the AXI4 interface.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The generator can be configured to accommodate the memory subsystems as either NAP or DCI connections. The generator output can be stored in a FIFO for later checking using an AXI packet checker.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark12">&zwnj;</a>Parameters</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 14 • AXI Packet Generator Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 44pt;text-indent: 0pt;text-align: left;">Parameter Name</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default Value</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_119.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">LINEAR_PKTS</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set to 1 for packets with linear counts.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_120.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">LINEAR_ADDR</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set to 1 for linear addresses.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_121.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_WIDTH</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address width.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_122.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_PAD_WIDTH</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address padding.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_123.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_ID</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address ID.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_124.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_DATA_WIDTH</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target data width.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="89" height="17" alt="image" src="Image_125.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">MAX_BURST_LEN</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Maximum number of AXI packets in a burst.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_126.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">AXI_ADDR_WIDTH</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Width of axi_if address field.</p></td></tr><tr style="height:25pt"><td style="width:155pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_127.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">RAND_DATA_INIT</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:198pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Random value for data starting point.</p></td></tr></table><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark13">&zwnj;</a>Ports</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 15 • AXI Packet Generator Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_128.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_clk</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input clock.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_129.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reset_n</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Negative synchronous reset.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_130.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_start</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Start sequence when applied.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_131.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_enable</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Generate new packet when set.</p></td></tr><tr style="height:48pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_132.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">i_max_burst</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_133.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_134.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;padding-right: 8pt;text-indent: 0pt;line-height: 127%;text-align: left;">Generate bursts of size <span style=" color: #172B4C;">MAX_BURST_LEN </span>when set, otherwise increment bursts from 0 to <span style=" color: #172B4C;">MAX_BURST_LEN </span>.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_135.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">axi_if</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input/Output</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI4 interface.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_136.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_wr_error</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set when a writing error occurs.</p></td></tr><tr style="height:25pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_137.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_addr_written</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_138.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">TGT_ADDR_WIDTH</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI write address output.</p></td></tr><tr style="height:31pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_139.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_len_written</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">8</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Applied to data written into FIFO for checking algorithm.</p></td></tr><tr style="height:31pt"><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_140.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_written_valid</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:168pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 8pt;text-indent: 0pt;text-align: left;">Set high when data is successfully written from generator.</p></td></tr></table><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark14">&zwnj;</a>AXI Packet Checker</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The AXI packet checker fetches packet addresses and lengths (usually stored in a FIFO) then performs a read from the specified address comparing the received data against its own internal random data generator which has the same sequence as the random data generator in the accompanying AXI packet generator. If the read data matches the expected data, the checker indicates the memory transaction was successful. If there is a mismatch between</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_141.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">o_pkt_error</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the read data and expected data, the        is set high, indicating a failed transaction has occurred.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark15">&zwnj;</a>Parameters</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 16 • AXI Packet Checker Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">Parameter Name</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default Value</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_142.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">LINEAR_PKTS</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set to 1 for packets with linear counts.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_143.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_WIDTH</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address width.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_144.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_PAD_WIDTH</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address padding.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_145.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_ADDR_ID</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target address ID.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_146.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">TGT_DATA_WIDTH</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Target data width.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_147.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">AXI_ADDR_WIDTH</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_148.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Width of <span style=" color: #172B4C;">axi_if </span>address field.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_149.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">RAND_DATA_INIT</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Random value for data starting point.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_150.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NO_AR_LIMIT</p></td><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Gap to prevent GDDR/DDR pipeline reordering.</p></td></tr></table><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark16">&zwnj;</a>Ports</p><h1 style="padding-top: 13pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 17 • AXI Packet Checker Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_151.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_clk</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input clock.</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_152.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reset_n</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Negative synchronous reset.</p></td></tr><tr style="height:31pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="83" height="17" alt="image" src="Image_153.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">i_xact_avail</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when a transaction is available to read.</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_154.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_xact_addr</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_155.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">TGT_ADDR_WIDTH</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Packet address received from FIFO.</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_156.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_xact_len</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">8</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Packet length received from FIFO.</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="17" alt="image" src="Image_157.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">axi_if</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input/Output</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AXI interface.</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_158.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_xact_read</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted when data is ready to be read.</p></td></tr><tr style="height:31pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_159.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_pkt_compared</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted at the end of each packet comparison.</p></td></tr><tr style="height:25pt"><td style="width:112pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_160.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_pkt_error</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:105pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Asserted if a packet mismatch occurs.</p></td></tr></table><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark17">&zwnj;</a>AXI Performance Monitor</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">The AXI performance monitors are designed to measure the read and write data rates, along with latency, through the respective AXI interfaces. The monitor computes a moving average of the read and write bandwidth on an AXI data word level over a definable sample window.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition, the monitor calculates the average read and write latencies over a definable number of transactions. Further, the monitor measures the minimum and maximum values of both bandwidth and latency.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The monitor can be directly connected to the register control block.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark18">&zwnj;</a>Operating Modes</p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_161.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_start</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_162.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_stop</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The monitor can be operated in various modes:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><ul id="l1"><li data-list-text="•"><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Manual start and stop – to start and stop performance measurement, the</p><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">and</p><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">signal</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">need to be asserted. The result reflects the variations in bandwidth (BW) at the end of the measurement.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Auto Start – measurement starts after first AXI read data is received, stop is still manually asserted.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Auto Stop – measurement is manually started, but stops after a predefined number of clock cycles.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Automated – measurement starts after first AXI read data is received and stops after the defined number of</p><p style="padding-left: 31pt;text-indent: 0pt;text-align: left;">clock cycles.</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark19">&zwnj;</a>Parameters</p><h1 style="padding-top: 13pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 18 • AXI Performance Monitor Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 36pt;text-indent: 0pt;text-align: left;">Parameter Name</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">Default Value</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:31pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_163.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">BW_WINDOW_SIZE</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;text-indent: 0pt;text-align: center;">2048</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Size of the moving window for the bandwidth calculation. Maximum of 2048 used as default. Power of 2 number &lt;= 2048.</p></td></tr><tr style="height:48pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_164.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">LAT_AVERAGE_SIZE_EXP</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">5</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="35" height="17" alt="image" src="Image_165.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="138" height="18" alt="image" src="Image_166.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;line-height: 143%;text-align: left;">Quantity of the transactions used to calculate the average latency. The number of samples averaged is <span style=" color: #172B4C;">(2 ^ LAT_AVERAGE_SIZE_EXP) </span>.</p></td></tr><tr style="height:35pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_167.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">STOP_COUNT</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">If non-zero, stop measuring on this number of cycles. Ignore</p><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="17" alt="image" src="Image_168.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_stop <span style=" color: #000;">. Within the range of [0–2^15 – 1]</span></p></td></tr><tr style="height:35pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_169.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">AUTO_START</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">If enabled, start counting when first read word is received. Ignore</p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_170.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_start <span style=" color: #000;">.</span></p></td></tr><tr style="height:40pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_171.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">CLOCK_FREQ</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">500</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 7pt;text-indent: 0pt;text-align: justify;">Operating clock frequency of the AXI interface in MHz. This value gets propagated to the register interface. Eases the computation of latency and bandwidth.</p></td></tr><tr style="height:40pt"><td style="width:140pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_172.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">DATA_WIDTH</p></td><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 2pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">32</p></td><td style="width:235pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Data width of the AXI interface in bytes. This value gets propagated to the register interface. Eases the computation of bandwidth.</p></td></tr></table><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark20">&zwnj;</a>Ports</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 19 • AXI Performance Monitor Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 41pt;text-indent: 0pt;text-align: left;">Signal Name</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_173.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_clk</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_174.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock input. Must be assigned to <span style=" color: #172B4C;">axi_if </span>master clock.</p></td></tr><tr style="height:25pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_175.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reset_n</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Negative synchronous reset.</p></td></tr><tr style="height:25pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_176.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_start</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Assert to start the performance measurement.</p></td></tr><tr style="height:25pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_177.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_stop</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Assert to stop the performance measurement.</p></td></tr><tr style="height:25pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_178.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_counter_reset</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Assert to reset the performance counters.</p></td></tr><tr style="height:31pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_179.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">axi_if</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 3pt;text-indent: 0pt;text-align: left;">Direct connection to AXI interface signals in monitor mode.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 41pt;text-indent: 0pt;text-align: left;">Signal Name</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:77pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_180.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_bw_results_rd</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">A combined 32-bit word that contains average, max and min read bandwidth:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_181.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">[31:30] – reserved. Returns <span style=" color: #172B4C;">2&#39;b0 </span>.</p><p class="s14" style="padding-top: 1pt;padding-left: 4pt;text-indent: 0pt;line-height: 11pt;text-align: left;">[29:20] – average read bandwidth. <span class="s17">(1)</span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 10pt;text-align: left;">[19:10] – maximum read bandwidth. <span class="s17">(1)</span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 11pt;text-align: left;">[9:0] – minimum read bandwidth. <span class="s17">(1)</span></p></td></tr><tr style="height:77pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_182.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_bw_results_wr</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">A combined 32-bit word that contains average, max and min write bandwidth:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_183.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">[31:30] – reserved. Returns <span style=" color: #172B4C;">2&#39;b0 </span>.</p><p class="s14" style="padding-top: 1pt;padding-left: 4pt;text-indent: 0pt;line-height: 11pt;text-align: left;">[29:20] – average write bandwidth. <span class="s17">(1)</span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 10pt;text-align: left;">[19:10] – maximum write bandwidth. <span class="s17">(1)</span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 11pt;text-align: left;">[9:0] – minimum write bandwidth. <span class="s17">(1)</span></p></td></tr><tr style="height:79pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="167" height="18" alt="image" src="Image_184.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_latency_results_current</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">A combined 32 bit word measuring the read and write latency of the latest transactions:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_185.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">[31:28] – reserved. Returns <span style=" color: #172B4C;">4&#39;b0 </span>.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_186.png"/></span></p><p class="s14" style="padding-top: 1pt;padding-left: 4pt;padding-right: 80pt;text-indent: 0pt;line-height: 127%;text-align: left;">[27:16] – latest read latency. [15:12] – reserved. Returns <span style=" color: #172B4C;">4&#39;b0 </span>. [11:0] – latest write latency.</p></td></tr><tr style="height:79pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_187.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_latency_results_avg</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 3pt;text-indent: 0pt;text-align: left;">A combined 32-bit word measuring average read and write latency:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_188.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 80pt;text-indent: 0pt;line-height: 127%;text-align: left;">[31:28] – reserved, returns <span style=" color: #172B4C;">4&#39;b0 </span>. [27:16] – average read latency. [15:12] – reserved, returns <span style=" color: #172B4C;">4&#39;b0 </span>.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_189.png"/></span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 8pt;text-align: left;">[11:0] – average write latency.</p></td></tr><tr style="height:79pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_190.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_latency_results_max</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">A combined 32-bit word measuring maximum read and write latency:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_191.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 80pt;text-indent: 0pt;line-height: 127%;text-align: left;">[31:28] – reserved, returns <span style=" color: #172B4C;">4&#39;b0 </span>. [27:16] – maximum read latency. [15:12] – reserved, returns <span style=" color: #172B4C;">4&#39;b0 </span>.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_192.png"/></span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 8pt;text-align: left;">[11:0] – maximum write latency.</p></td></tr><tr style="height:79pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_193.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_latency_results_min</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">A combined 32-bit word measuring minimum read and write latency:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_194.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 80pt;text-indent: 0pt;line-height: 127%;text-align: left;">[31:28] – reserved, returns <span style=" color: #172B4C;">4&#39;b0 </span>. [27:16] – minimum read latency. [15:12] – reserved, returns <span style=" color: #172B4C;">4&#39;b0 </span>.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_195.png"/></span></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;line-height: 8pt;text-align: left;">[11:0] – minimum write latency.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 41pt;text-indent: 0pt;text-align: left;">Signal Name</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:113pt"><td style="width:131pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="154" height="18" alt="image" src="Image_196.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_clock_freq_data_width</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">32</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:203pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">A combined 32-bit word that reports the clock frequency and the data width of the AXI port:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_197.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;line-height: 127%;text-align: left;">[31:30] – <span style=" color: #172B4C;">2&#39;b00 </span>. Indicates AXI performance monitor. [29:16] – clock frequency in MHz. Equivalent to <span style=" color: #172B4C;">CLOCK_FREQ </span>.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_198.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_199.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">[15:0] – AXI data bus width. Equivalent to <span style=" color: #172B4C;">DATA_WIDTH </span>.</p><p class="s14" style="padding-top: 3pt;padding-left: 4pt;padding-right: 25pt;text-indent: 0pt;text-align: left;">This register is intended to allow software to automatically calculate the bandwidth and latency values without requiring access to the RTL source.</p></td></tr><tr style="height:59pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="648" height="64" alt="image" src="Image_200.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">1. Values are normalized to 10-bit values (1024).</p></td></tr></table><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark21">&zwnj;</a>Calculations</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To calculate the bandwidth in Mbytes per second, the following formula can be used:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="456" height="21" alt="image" src="Image_201.png"/></span></p><p style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;"><span class="s8">(o_bw_results_XX /1024) × (CLOCK_FREQ </span><span class="s10" style=" background-color: #F3F4F7;"> ×</span><span class="s8"> AXI_DATA_WIDTH)</span></p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 6pt;padding-bottom: 2pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Bandwidth (bytes per second) =</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To calculate the latency in ns the following formula can be used:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="320" height="21" alt="image" src="Image_202.png"/></span></p><p style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;"><span class="s8">o_latency_results_YY </span><span class="s10" style=" background-color: #F3F4F7;"> ×</span><span class="s8"> 1000/CLOCK_FREQ</span></p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 10pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Latency (ns) =</p></li></ul><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark22">&zwnj;</a>Clock Domain Considerations</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">All inputs and outputs are synchronous to the clock input,</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_203.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_clk</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">, which must be connected to the AXI interface</p><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_204.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">axi_if</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">clock that drives     .</p><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">It is supposed that the AXI performance monitor is directly connected to the register control block. In these instances, it is necessary to consider the multiple clock domains between the monitor and the register block. The following methods are suggested to ensure data integrity when reading the result registers:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_205.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_clk</p><p style="text-indent: 0pt;text-align: left;"/><ol id="l2"><li data-list-text="1."><p style="padding-top: 9pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Connect the register control block to the same clock as    . In many designs this might not be desirable if</p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_206.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_start</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_207.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_stop</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_208.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_stop</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">the register control block controls many functions of the design, or for timing closure reasons.</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="2."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Start and stop the measurements using</p><p style="padding-top: 3pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">and</p><p style="padding-top: 3pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">. Read the results after</p><p style="padding-top: 3pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">has been</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">issued, when the output result registers are stable. This is the method used in the provided reference designs.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="456" height="67" alt="image" src="Image_209.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">× 32-bits ×</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="3."><p style="padding-top: 7pt;padding-left: 31pt;text-indent: -13pt;line-height: 149%;text-align: left;">Insert clock domain crossing synchronizers ( <span style=" color: #172B4C;">ACX_SYNCHRONIZER </span>) on all AXI performance monitor register outputs (not required on <span style=" color: #172B4C;">o_clock_freq_data_width </span>as this is a constant value). This results in an</p></li></ol><p style="padding-left: 31pt;text-indent: 0pt;text-align: left;">additional <span style=" color: #172B4C;">6 registers           2 flops per synchronizer = 384 </span>registers.</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark23">&zwnj;</a>Instantiation</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The provided design consists of three separate modules. The AXI performance monitor combines two sub-</p><p style="text-indent: 0pt;text-align: left;"><span><img width="120" height="21" alt="image" src="Image_210.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">axi_bw_monitor</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">modules, with the bandwidth measurement being performed by          , and the latency</p><p style="text-indent: 0pt;text-align: left;"><span><img width="338" height="67" alt="image" src="Image_211.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">measurement by <span style=" color: #172B4C;">axi_lat_monitor </span>. These two modules are then combined within</p><p class="s8" style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: justify;">axi_performance_monitor <span style=" color: #000;">to create the combined bandwidth and latency monitor as described above. It is</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="604" alt="image" src="Image_212.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;line-height: 111%;text-align: justify;">expected that the the full <span style=" color: #172B4C;">axi_performance_monitor </span>would normally be instantiated, however if the user design requires it, it is possible to instantiate both of the sub-modules separately. Instantiation templates for all three instances are shown in the following example.</p><p style="padding-top: 9pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;line-height: 112%;text-align: left;">// Instantiate AXI performance monitor axi_performance_monitor #(</p><p style="padding-left: 76pt;text-indent: 0pt;text-align: left;">.BW_WINDOW_SIZE            (1024),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.LAT_AVERAGE_SIZE_EXP       (5)</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.STOP_COUNT               (STOP_COUNT),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.AUTO_START                (AUTO_START),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.CLOCK_FREQ                (CLOCK_FREQ),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.DATA_WIDTH                (AXI_DATA_WIDTH)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_axi_performance_monitor_nap (</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">// Inputs</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_clk                   (clk),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_reset_n                 (reset_n),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_start                 (start),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_stop                   (stop),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.i_counter_reset            (counter_reset),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 76pt;text-indent: 0pt;text-align: left;">// Interfaces</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.axi_if                   (axi_if),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 76pt;text-indent: 0pt;text-align: left;">// Outputs</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_bw_results_rd            (bw_results_rd),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_bw_results_wr             (bw_results_wr),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_current     (latency_results_current),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_avg        (latency_results_avg),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_max       (latency_results_max),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_latency_results_min        (latency_results_min),</p><p style="padding-top: 1pt;padding-left: 76pt;text-indent: 0pt;text-align: left;">.o_clock_freq_data_width      (clock_freq_data_width)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;line-height: 112%;text-align: left;">// Instantiate submodule AXI bandwidth monitor axi_bw_monitor #(</p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">.BW_WINDOW_SIZE          (BW_WINDOW_SIZE),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.STOP_COUNT             (STOP_COUNT),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.AUTO_START              (AUTO_START),</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="746" alt="image" src="Image_213.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="746" alt="image" src="Image_214.png"/></span></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">.CLOCK_FREQ             (CLOCK_FREQ),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.DATA_WIDTH              (DATA_WIDTH)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_axi_bw_monitor_nap (</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">// Inputs</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_clk                  (i_clk),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_reset_n                (i_reset_n),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_start                 (i_start),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_stop                  (i_stop),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_counter_reset            (i_counter_reset),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Interfaces</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.axi_if                  (axi_if),</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Outputs</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_bw_results_rd            (bw_results_rd),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_bw_results_wr            (bw_results_wr),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_clock_freq_data_width     (clock_freq_data_width)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;line-height: 112%;text-align: left;">// Instantiate submodule AXI latency monitor axi_latency_monitor #(</p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">.LAT_AVERAGE_SIZE_EXP        (LAT_AVERAGE_SIZE_EXP),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.STOP_COUNT               (STOP_COUNT),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.AUTO_START               (AUTO_START),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.CLOCK_FREQ               (CLOCK_FREQ),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.DATA_WIDTH               (DATA_WIDTH)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_axi_latency_monitor_nap (</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">// Inputs</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_clk                  (i_clk),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_reset_n                (i_reset_n),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_start                 (i_start),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_stop                  (i_stop),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_counter_reset            (i_counter_reset),</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Interfaces</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.axi_if                  (axi_if),</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">// Outputs</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_current    (latency_results_current),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_avg        (latency_results_avg),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_max       (latency_results_max),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_latency_results_min        (latency_results_min),</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_215.png"/></span></p><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">.o_clock_freq_data_width</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">(clock_freq_data_width)</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark24">&zwnj;</a>Register Control Block</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The register control block creates a set of control and status registers within the user design. It uses a ACX_NAP_AXI_MASTER to read and write the registers. The NAP can be accessed via either the PCIe subsystem, or via the device JTAG port. The registers allow the user to control functionality, read status results, and measure performance both in simulation and at runtime. The block contains four fixed registers, Major, Minor, Patch and Revision Control, which can be used for versioning and traceability across multiple builds.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within the reference design, the register control block is used to start and stop the tests and to ensure that all tests have passed. In addition, where applicable, traffic monitors are read to measure the throughput and latency of targeted data paths, particularly those from the hardened interface subsystems.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark25">&zwnj;</a>Header Files</p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_216.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_control_block.sv</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">The directory:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_217.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/include</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">file requires two header files, which are included in the</p><h1 style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 20 • Register Control Block Include Files</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Filename</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="154" height="18" alt="image" src="Image_218.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">reg_control_defines.svh  <span class="s17">(†)</span></p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_219.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Defines the type <span style=" color: #172B4C;">t_ACX_USER_REGS </span>as a 32-bit logic vector.</p></td></tr><tr style="height:40pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="129" height="18" alt="image" src="Image_220.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">version_defines.svh</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Defines the values of the four fixed-version registers. These values can be used for versioning of the user design. They may be changed on each build to reflect different releases.</p></td></tr><tr style="height:80pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="91" alt="image" src="Image_221.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: justify;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 13pt;padding-right: 38pt;text-indent: 0pt;line-height: 127%;text-align: justify;">† The registers are set to a width of 32-bits, with addressing of registers on a 4-byte boundary. If registers wider than 32-bits are required, use two registers in parallel or modify the <span style=" color: #172B4C;">reg_control_block.sv </span>file to accommodate the new width and greater address span between registers.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark26">&zwnj;</a>Parameters</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 21 • Register Control Block Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:32pt"><td style="width:109pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 8pt;padding-left: 29pt;text-indent: 0pt;text-align: left;">Parameter</p></td><td style="width:123pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">Supported Values <span class="s19">(†)</span></p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 8pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Default Value</p></td><td style="width:150pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:38pt"><td style="width:109pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="111" height="21" alt="image" src="Image_222.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">NUM_USER_REGS</p></td><td style="width:123pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2–1024</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2</p></td><td style="width:150pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">Number of read and write registers.</p></td></tr><tr style="height:32pt"><td style="width:109pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="21" alt="image" src="Image_223.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">IN_REGS_PIPE</p></td><td style="width:123pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0–4</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:150pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-right: 1pt;text-indent: 0pt;text-align: center;">Pipeline added to input registers.</p></td></tr><tr style="height:38pt"><td style="width:109pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="113" height="21" alt="image" src="Image_224.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">OUT_REGS_PIPE</p></td><td style="width:123pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0–4</p></td><td style="width:110pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:150pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">Pipeline added to output registers.</p></td></tr><tr style="height:71pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="80" alt="image" src="Image_225.png"/></span></p><p class="s22" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s21" style="padding-top: 6pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† There is no actual limit to the maximum values shown for all supported values. Higher values may be used,</p><p class="s21" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">however considerable fabric resources might be consumed.</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark27">&zwnj;</a>Ports</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 22 • Register Control Block Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:158pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction <span class="s15">(†)</span></p></td><td style="width:195pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:158pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_226.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_clk</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:195pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock.</p></td></tr><tr style="height:25pt"><td style="width:158pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_227.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reset_n</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:195pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Negative synchronous reset.</p></td></tr><tr style="height:39pt"><td style="width:158pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_228.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">i_user_regs_in</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:195pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="130" height="36" alt="image" src="Image_229.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Array of <span style=" color: #172B4C;">NUM_USER_REGS </span>of type</p><p class="s13" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">t_ACX_USER_REGS <span style=" color: #000;">.</span></p></td></tr><tr style="height:39pt"><td style="width:158pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_230.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">o_user_regs_out</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:195pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="36" alt="image" src="Image_231.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Array of <span style=" color: #172B4C;">NUM_USER_REGS </span>of type</p><p class="s13" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">t_ACX_USER_REG <span style=" color: #000;">.</span></p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:158pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:139pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">Direction <span class="s15">(†)</span></p></td><td style="width:195pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:70pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="3"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="648" height="79" alt="image" src="Image_232.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† The input and output registers are provided separately as Read-Only and Write-Only registers. In order to create a Read-Write register,</p><p class="s14" style="padding-top: 3pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">assign the respective <span style=" color: #172B4C;">i_user_regs_in </span>to the corresponding <span style=" color: #172B4C;">o_user_regs_out </span>.</p></td></tr></table><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark28">&zwnj;</a>Instantiation</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Instantiation of the register control block is shown in the following example.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="488" alt="image" src="Image_233.png"/></span></p><p style="padding-left: 46pt;text-indent: 0pt;text-align: left;">// Include definitions of register types</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">`include &quot;reg_control_defines.svh&quot;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;text-align: left;">// Define number of registers</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">localparam   NUM_USER_REGS = (REGS_PER_ETH_CH*MAX_ETH_CHANNELS)+9;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;text-align: left;">// Define the registers</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;line-height: 112%;text-align: left;">t_ACX_USER_REG user_regs_write [NUM_USER_REGS -1:0]; t_ACX_USER_REG user_regs_read [NUM_USER_REGS -1:0];</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;line-height: 112%;text-align: left;">// Instantiate the register control block reg_control_block #(</p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;">.NUM_USER_REGS    (NUM_USER_REGS),   // Number of user registers</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.IN_REGS_PIPE    (2),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.OUT_REGS_PIPE   (1)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">) i_reg_control_block (</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_clk         (i_reg_clk),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_reset_n      (reg_rstn),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.i_user_regs_in   (user_regs_read),</p><p style="padding-top: 1pt;padding-left: 70pt;text-indent: 0pt;text-align: left;">.o_user_regs_out  (user_regs_write)</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 46pt;text-indent: 0pt;text-align: left;">//--------------------------------------------------------------------</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">// Make top register a scratch register, looping back on itself</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">//--------------------------------------------------------------------</p><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">assign user_regs_read[NUM_USER_REGS-1] = user_regs_write[NUM_USER_REGS-1];</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark29">&zwnj;</a>Addressing</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within the SystemVerilog code, each register occupies a single index. Consecutive registers can be addressed by incrementing the index by 1. However, when addressing each register from the NAP, as each register is 4-bytes wide, consecutive registers are at 4-byte boundary addresses and are 4-bytes apart. Register address definition is shown in the following example.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="228" alt="image" src="Image_234.png"/></span></p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;line-height: 112%;text-align: left;">// Register definition in SystemVerilog localparam CONTROL_REG_ADDR    = 0;</p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 112%;text-align: left;">localparam STATUS_REG_ADDR = 1; localparam NUM_PKTS_TX_REG_ADDR  = 2;</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">localparam SCRATCH_REG_ADDR     = NUM_USER_REGS-1;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 112%;text-align: left;"># Same registers defined in demo Tcl script, (formatted to hex) set CONTROL_REG_ADDR    [format %X [expr {0 * 4}]]</p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 112%;text-align: left;">set STATUS_REG_ADDR    [format %X [expr {1 * 4}]] set NUM_PKTS_TX_REG_ADDR  [format %X [expr {2 * 4}]]</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">set SCRATCH_REG_ADDR    [format %X [expr {($NUM_USER_REGS-1) * 4}]]</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The register control block does not support partial writes to a register, it requires all 32-bits to be written in each transaction.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark30">&zwnj;</a>Demo Tcl Script</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The register control block can be used in both simulation and for runtime. In both cases, the sequence to drive the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="21" alt="image" src="Image_235.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/demo/scripts/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">register control block is defined by the demo Tcl script located in</p><p style="text-indent: 0pt;text-align: left;"><span><img width="180" height="21" alt="image" src="Image_236.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_demo.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 135pt;line-height: 111%;text-align: left;">. Use of the same source script ensures the sequence of operations in simulation is consistent with that at runtime on hardware. For details of the demo Tcl script format, refer to Runtime Programming Scripts.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark31">&zwnj;</a>Access Functions</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The functions to read and write from the ACX_NAP_AXI_MASTER are provided within the ACE runtime register library and are documented in Runtime Programming Scripts. The three specific functions are detailed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 23 • Register Control Block Access Funtions</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:148pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Function</p></td><td style="width:142pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Arguments <span class="s15">(†)</span></p></td><td style="width:202pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:39pt"><td style="width:148pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="182" height="36" alt="image" src="Image_237.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">&lt;device_namespace&gt;::nap_axi_ write</p></td><td style="width:142pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_238.png"/></span></p><p class="s13" style="padding-right: 6pt;text-indent: 0pt;text-align: center;">NAP_SPACE <span style=" color: #000;">row col address value</span></p></td><td style="width:202pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Write a value to a register.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:148pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Function</p></td><td style="width:142pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 44pt;text-indent: 0pt;text-align: left;">Arguments <span class="s15">(†)</span></p></td><td style="width:202pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:44pt"><td style="width:148pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="184" height="36" alt="image" src="Image_239.png"/></span></p><p class="s13" style="padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">&lt;device_namespace&gt;::nap_axi_ read</p></td><td style="width:142pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="17" alt="image" src="Image_240.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_SPACE <span style=" color: #000;">row col address</span></p></td><td style="width:202pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Read a value from a register. Returns a hex value in the range</p><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_241.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_242.png"/></span></p><p class="s13" style="padding-top: 2pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">32&#39;h0 <span style=" color: #000;">– </span>32&#39;hffff_ffff <span style=" color: #000;">.</span></p></td></tr><tr style="height:87pt"><td style="width:148pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="182" height="36" alt="image" src="Image_243.png"/></span></p><p class="s13" style="padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">&lt;device_namespace&gt;::nap_axi_ verify</p></td><td style="width:142pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_244.png"/></span></p><p class="s13" style="padding-left: 4pt;padding-right: 32pt;text-indent: 2pt;line-height: 118%;text-align: left;">NAP_SPACE <span style=" color: #000;">row col address exp_value</span></p></td><td style="width:202pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Verify a value from a register. If the verify value is incorrect:</p><ul id="l3"><li data-list-text="•"><p class="s14" style="padding-top: 1pt;padding-left: 20pt;padding-right: 6pt;text-indent: -8pt;text-align: left;">In simulation – the FCU BFM asserts an error flag, which can be used in the testbench to indicate test failure.</p></li><li data-list-text="•"><p class="s14" style="padding-top: 4pt;padding-left: 20pt;padding-right: 3pt;text-indent: -8pt;text-align: left;">In hardware – the verify function returns an error code (–1) which can be used to issue a fail message.</p></li></ul></td></tr><tr style="height:168pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="3"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="209" alt="image" src="Image_245.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† Argument values:</p><ul id="l4"><li data-list-text="•"><p class="s14" style="padding-top: 4pt;padding-left: 29pt;padding-right: 34pt;text-indent: -8pt;line-height: 149%;text-align: left;">row – decimal value, range 1–8. Must match the values in the testbench <span style=" color: #172B4C;">ACX_BIND </span>statement and <span style=" color: #172B4C;">/src/constraints/ ace_placements.pdc </span>.</p></li><li data-list-text="•"><p class="s14" style="padding-top: 4pt;padding-left: 29pt;padding-right: 35pt;text-indent: -8pt;line-height: 149%;text-align: left;">col – decimal value range 1–10. Must match the values in the testbench <span style=" color: #172B4C;">ACX_BIND </span>statement and <span style=" color: #172B4C;">/src/constraints/ ace_placements.pdc </span>.</p></li><li data-list-text="•"><p class="s14" style="padding-top: 1pt;padding-left: 29pt;text-indent: -7pt;text-align: left;">address – hex value, range 0–(4 × (NUM_USER_REGS – 1)). This is the register address, not NAP address.</p></li><li data-list-text="•"><p class="s14" style="padding-top: 7pt;padding-left: 29pt;text-indent: -7pt;text-align: left;">value – hex value, range <span style=" color: #172B4C;">32&#39;h0 </span>– <span style=" color: #172B4C;">32&#39;hffff_ffff </span>. May have <span style=" color: #172B4C;">0x </span>prefix.</p></li><li data-list-text="•"><p class="s14" style="padding-top: 8pt;padding-left: 29pt;text-indent: -7pt;text-align: left;">exp_value – hex value, range <span style=" color: #172B4C;">32&#39;h0 </span>– <span style=" color: #172B4C;">32&#39;hffff_ffff </span>. Must not have <span style=" color: #172B4C;">0x </span>prefix.</p></li></ul></td></tr></table><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark32">&zwnj;</a>Simulation</p><p style="text-indent: 0pt;text-align: left;"><span><img width="93" height="44" alt="image" src="Image_246.png"/></span></p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The simulation <span style=" color: #172B4C;">Makefile </span>processes the demo Tcl script with ACE to create a Simulation Command File (.txt).</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;line-height: 118%;text-align: left;">This file is written to the <span style=" color: #172B4C;">/sim </span>directory. The simulation command file has the same format as the &quot;Configuration File Format&quot; shown in Device Simulation Model.</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The testbench reads this file after the DSM has entered user mode, and applies the sequence via the DSM FCU to the ACX_NAP_AXI_MASTER, and to the register array. This flow is shown in the following diagram.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="500" height="105" alt="image" src="Image_247.png"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: center;">Figure 1 • Register Control Block Simulation Flow</h1><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">For further details on the simulation flow, please refer to Simulating the Reference Design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark33">&zwnj;</a>Runtime JTAG</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_248.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">puts</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_249.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">message</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In runtime, the demo Tcl script is read in the ACE Tcl console window, and is applied directly to the JTAG port of the</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">connected device. In runtime, both the Tcl command</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">and the ACE built-in command</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">can be</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">used to provide status as the script is run. The runtime flow is shown in the following diagram.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="500" height="137" alt="image" src="Image_250.png"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: center;">Figure 2 • Register Control Block Runtime Flow</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark34">&zwnj;</a>Runtime PCIe</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The ACX_NAP_AXI_MASTER used by the register control block is accessible from any of the programming methods into the device. Therefore the register control block can be accessed and controlled via any of the devices PCIe ports. For details of PCIe drivers please contact Achronix support.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark35">&zwnj;</a>Top-Level Register Map</p><h1 style="padding-top: 13pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 24 • Speedster7t AC7t1400 and AC7t1500 Register Addresses</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Target</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Address</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:31pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="17" alt="image" src="Image_251.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">GDDR_CONTROL_REG</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">0x0000</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RW</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 9pt;text-indent: 0pt;text-align: left;">Currently not in use. Kept for future control such as resets.</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="129" height="18" alt="image" src="Image_252.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">GDDR_STATUS_REG_NOC</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0004</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Status register for all NAP channels.</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="129" height="18" alt="image" src="Image_253.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">GDDR_STATUS_REG_DCI</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0008</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Status register for all DC interface channels.</p></td></tr><tr style="height:44pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_254.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">TRAIN_CONTROL_REG</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">0x000C</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_255.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 20pt;text-indent: 0pt;line-height: 127%;text-align: left;">Status register for GDDR6 training. Connected to <span style=" color: #172B4C;">ACX_DEVICE_MANAGER </span>status output.</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="89" height="17" alt="image" src="Image_256.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="51" height="17" alt="image" src="Image_257.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_0 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0010</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s24" style="padding-left: 4pt;padding-right: 9pt;text-indent: 0pt;text-align: left;"><a href="#bookmark40" style=" color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt;">Refer to </a><a href="#bookmark40" class="s23">AXI Memory </a>Channel <span style=" color: #000;">and corresponding offsets.</span></p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="17" alt="image" src="Image_258.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="51" height="17" alt="image" src="Image_259.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_1 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x003C</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Target</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Address</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_260.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_261.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_2 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0068</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="10"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_262.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_263.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_3 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0094</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_264.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_265.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_4 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x00C0</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_266.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_267.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_5 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x00EC</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_268.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_269.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_6 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0118</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_270.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_271.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">NAP_REGS_BASE <span style=" color: #000;">( </span>GDDR6_7 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0144</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_272.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_273.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">DCI_REGS_BASE <span style=" color: #000;">( </span>GDDR6_1 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0170</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_274.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_275.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">DCI_REGS_BASE <span style=" color: #000;">( </span>GDDR6_2 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x019C</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="17" alt="image" src="Image_276.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="51" height="17" alt="image" src="Image_277.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">DCI_REGS_BASE <span style=" color: #000;">( </span>GDDR6_3 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x01C8</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="89" height="17" alt="image" src="Image_278.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="51" height="17" alt="image" src="Image_279.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">DCI_REGS_BASE <span style=" color: #000;">( </span>GDDR6_4 <span style=" color: #000;">)</span></p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x01F4</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_280.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">SCRATCH_REG</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0x0220</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:0]</p></td><td style="width:68pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RW</p></td><td style="width:162pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Scratch Register.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 25 • GDDR_STATUS_REG_NOC</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_281.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_lock</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_282.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_283.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set if the PLLs of <span style=" color: #172B4C;">i_nap_clk </span>are locked.</p></td></tr><tr style="height:25pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">-</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[3:1]</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_284.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">3&#39;b0</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:54pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_285.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">nap_fail</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[11:4]</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_286.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">8&#39;b0</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Indicates which NAP channels have failed transactions with bit 4 corresponding to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_287.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_288.png"/></span></p><p class="s13" style="padding-top: 2pt;padding-left: 4pt;padding-right: 7pt;text-indent: 2pt;line-height: 118%;text-align: left;">GDDR6_0 <span style=" color: #000;">, bit 5 corresponding to </span>GDDR6_1 <span style=" color: #000;">, etc.</span></p></td></tr><tr style="height:72pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="17" alt="image" src="Image_289.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">nap_done</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[19:12]</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="17" alt="image" src="Image_290.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">8&#39;b0</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 3pt;text-indent: 0pt;text-align: left;">Indicates which NAP channels have completed all of their respective transactions as specified</p><p style="text-indent: 0pt;text-align: left;"><span><img width="121" height="54" alt="image" src="Image_291.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;padding-right: 3pt;text-indent: 0pt;line-height: 149%;text-align: left;">in <span style=" color: #172B4C;">NUM_TRANSFERS_REG </span>with bit 12 corresponding to <span style=" color: #172B4C;">GDDR6_0 </span>, bit 13 corresponding to <span style=" color: #172B4C;">GDDR6_1 </span>, etc.</p></td></tr><tr style="height:48pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_292.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">nap_running</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[27:20]</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_293.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">8&#39;b0</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="36" alt="image" src="Image_294.png"/></span></p><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 16pt;text-indent: 0pt;line-height: 142%;text-align: justify;">Indicates which NAP channels are still running with bit 20 corresponding to <span style=" color: #172B4C;">GDDR6_0 </span>, bit 21 corresponding to <span style=" color: #172B4C;">GDDR6_1 </span>, etc.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:93pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">-</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:28]</p></td><td style="width:69pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_295.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 26 • GDDR_STATUS_REG_DCI</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Access</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Default</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:31pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_296.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci_lock</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">0</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_297.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set if the PLL for the west GDDR6 DC interface channels is locked.</p></td></tr><tr style="height:31pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_298.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci_lock</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_299.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set if the PLL for the east GDDR6 DC interface channels is locked.</p></td></tr><tr style="height:25pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">-</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[3:2]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_300.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">2&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr><tr style="height:72pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_301.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">dci_fail</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[7:4]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_302.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 9pt;text-indent: 0pt;text-align: left;">Indicates which DC interface channels have failed transactions with bit 4 corresponding to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_303.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="130" height="54" alt="image" src="Image_304.png"/></span></p><p class="s13" style="padding-top: 2pt;padding-left: 4pt;padding-right: 2pt;text-indent: 2pt;line-height: 149%;text-align: left;">GDDR6_1 <span style=" color: #000;">, bit 5 corresponding to </span>GDDR6_2 <span style=" color: #000;">, bit 6 corresponding to </span>GDDR6_5 <span style=" color: #000;">, and bit 7 corresponding to </span>GDDR6_6 <span style=" color: #000;">.</span></p></td></tr><tr style="height:99pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_305.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">dci_done</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[11:8]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_306.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Indicates which DC interface channels have completed all of their respective transactions</p><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="91" alt="image" src="Image_307.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;padding-right: 9pt;text-indent: 0pt;line-height: 149%;text-align: left;">as specified in <span style=" color: #172B4C;">NUM_TRANSFERS_REG </span>with bit 8 corresponding to <span style=" color: #172B4C;">GDDR6_1 </span>, bit 9 corresponding to <span style=" color: #172B4C;">GDDR6_2 </span>, bit 10 corresponding to <span style=" color: #172B4C;">GDDR6_5 </span>, and bit 11 corresponding to <span style=" color: #172B4C;">GDDR6_6 </span>.</p></td></tr><tr style="height:72pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_308.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">dci_running</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">[15:12]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_309.png"/></span></p><p class="s13" style="text-indent: 0pt;text-align: center;">4&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Indicates which DC interface channels are still</p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">running with bit 12 corresponding to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_310.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_311.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="36" alt="image" src="Image_312.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">GDDR6_1 <span style=" color: #000;">, bit 13 corresponding to </span>GDDR6_2 <span style=" color: #000;">, bit 14 corresponding to </span>GDDR6_5 <span style=" color: #000;">, and bit 15 corresponding to </span>GDDR6_6 <span style=" color: #000;">.</span></p></td></tr><tr style="height:25pt"><td style="width:113pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">-</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">[31:16]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">RO</p></td><td style="width:71pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="39" height="18" alt="image" src="Image_313.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">16&#39;b0</p></td><td style="width:172pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 27 • TRAIN_CONTROL_REG</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">Access</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Default</p></td><td style="width:159pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 52pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:38pt"><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="21" alt="image" src="Image_314.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ip_status[0]</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">RO</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_315.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:159pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set when startup is complete and successful.</p></td></tr><tr style="height:32pt"><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="21" alt="image" src="Image_316.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ip_status[1]</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">RO</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_317.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:159pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set when startup is complete.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Bits</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">Access</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">Default</p></td><td style="width:159pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 52pt;text-indent: 0pt;text-align: left;">Description</p></td></tr><tr style="height:31pt"><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">-</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">[31:2]</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">RO</p></td><td style="width:80pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_318.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">30&#39;b0</p></td><td style="width:159pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reserved.</p></td></tr></table><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark36">&zwnj;</a>Test Structure Using the 2D NoC-GDDR6 Interface</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following diagram shows the AXI memory channel modules interaction with the GDDR6 subsystems via the 2D NoC on the Speedster7t AC7t1400 and AC7t1500 FPGAs. The number of 2D NoC or DC interface-enabled GDDR6 subsystems can be configured and the target controller ID for each can be set in the top-level module.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="504" height="416" alt="image" src="Image_319.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Figure 3 • Speedster7t AC7t1400 and AC7t1500 GDDR6 Generator and Checker Logic Via 2D NoC</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark37">&zwnj;</a>Addressing</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Each packet generator/checker logic block is bound to a NAP to interface with an associated target GDDR6 subsystem. The values in the table below are used in the controller ID field of the NoC address scheme for GDDR6</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s6" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="a" target="_blank">to indicate the target GDDR6 endpoint for each NAP to send and receive memory transactions. More details on the NAP address scheme can be found in the </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="s4" target="_blank">Speedster7t 2D Network on Chip User Guide </a>(UG089)<span style=" color: #000;">.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark41">&zwnj;</a>Table 28 • GDDR6 Subsystem Control IDs on Speedster7t AC7t1400 and AC7t1500</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 77pt;text-indent: 0pt;text-align: left;">GDDR6 Controller</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 84pt;text-indent: 0pt;text-align: left;">Control ID [36:33]</p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_320.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_0</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_321.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b1100</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_322.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b1101</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_323.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_1</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_324.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b0100</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_325.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b0101</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_326.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_2</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_327.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b0000</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_328.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b0001</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_329.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_3</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_330.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b1000</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_331.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b1001</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_332.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_4</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_333.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b1111</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_334.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b1110</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_335.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_5</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_336.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b0111</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_337.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b0110</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_338.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_6</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_339.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b0011</span></p></td></tr><tr style="height:32pt"><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_340.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b0010</span></p></td></tr><tr style="height:32pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_341.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">GDDR6_7</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_342.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 0 – <span style=" color: #172B4C;">4&#39;b1011</span></p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 77pt;text-indent: 0pt;text-align: left;">GDDR6 Controller</p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 84pt;text-indent: 0pt;text-align: left;">Control ID [36:33]</p></td></tr><tr style="height:31pt"><td style="width:239pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:253pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_343.png"/></span></p><p class="s21" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Channel 1 – <span style=" color: #172B4C;">4&#39;b1010</span></p></td></tr></table><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">To construct the GDDR6 memory addresses according to the NoC address map, these Control ID values are defined</p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_344.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">GDDR6_ID_NOC_CH1</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="198" alt="image" src="Image_345.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">// GDDR6 target address ID. Pages are defined in 2D NoC User Guide, Address Mapping</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Defined as 9 bit field. 9th bit(LSB) controls channel selection. All 2D NoC interfaces are set to channel 1</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">localparam [71:0] GDDR6_ID_NOC_CH1 = {9&#39;d10, 9&#39;d2, 9&#39;d6, 9&#39;d14, 9&#39;d9, 9&#39;d1, 9&#39;d5, 9&#39;d13};</p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 2pt;text-indent: 0pt;line-height: 15pt;text-align: left;">The GDDR6 controllers on the east side use even addresses for channel 1, whereas the west side uses odd addresses. Therefore, four <span style=" color: #172B4C;">GDDR6_ID_NOC_CH1 </span>values are even, and four are odd.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">as 9-bit values in the            local parameter in the top-level RTL file.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="40" alt="image" src="Image_346.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">The DC Interface is only applicable to Speedster7t AC7t1400 and AC7t1500 FPGAs</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark38">&zwnj;</a>Test Structure Using the DC Interface</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s6" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="#bookmark41" class="a">The following diagram shows the AXI memory channel modules interaction with the GDDR6 subsystems via the DC interface. There are four GDDR6 subsystems, namely GDDR6 1, 2, 5 and 6, that support the direct-to-fabric connect interface as shown in the figure. The desired subsystem can be specified as shown in the table </a><a href="#bookmark41" class="s5">GDDR6 Subsystem Control ID</a><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="a" target="_blank">. In this reference design, all DC interfaces are connected to channel 0 of the GDDR6 subsystems. For further details on the DC interface connection, refer to the </a><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="s4" target="_blank">Speedster7t GDDR6 User Guide </a>(UG091)<span style=" color: #000;">.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="505" height="416" alt="image" src="Image_347.png"/></span></p><h1 style="padding-top: 12pt;padding-left: 40pt;text-indent: 0pt;text-align: left;">Figure 4 • Speedster7t AC7t1400 and AC7t1500 Generator/Checker Logic Via DC Interface</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark39">&zwnj;</a>Simulation</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This design supports simulation in one of two modes: bus-functional model (BFM) mode or standalone mode. Full- chip RTL simulation is not available and standalone mode simulation is not supported for Riviera .</p><ul id="l5"><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">In BFM mode, the testbench incorporates BFMs for the GDDR6 subsystem and memories.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">In standalone mode, only the fabric RTL is simulated along with behavioral modules of the 2D NoC. DC Interface channels are not simulated.</p></li></ul><p class="s2" style="padding-top: 15pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark42">&zwnj;</a>Ports and Parameters</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_348.png"/></span></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark43">&zwnj;</a>Top-Level Parameters</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design top-level RTL module has the following parameters:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark46">&zwnj;</a>Table 29 • Speedster7t AC7t1400 and AC7t1500 GDDR6 Reference Design Top-Level RTL Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:133pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-right: 25pt;text-indent: 0pt;text-align: right;">Parameter Name</p></td><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Default Value</p></td><td style="width:234pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:120pt"><td style="width:133pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="21" alt="image" src="Image_349.png"/></span></p><p class="s20" style="padding-right: 28pt;text-indent: 0pt;text-align: right;">GDDR6_NOC_CONFIG</p></td><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="95" height="21" alt="image" src="Image_350.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">8&#39;b11111111</p></td><td style="width:234pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 13pt;text-indent: 0pt;text-align: left;">Signifies which of the 8 GDDR6 subsystems are enabled for 2D NoC interface testing (1 = enabled, 0 = disabled):</p><p style="text-indent: 0pt;text-align: left;"><span><img width="67" height="44" alt="image" src="Image_351.png"/></span></p><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">bit[0] – <span style=" color: #172B4C;">GDDR6_0</span></p><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">bit[1] – <span style=" color: #172B4C;">GDDR6_1</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_352.png"/></span></p><p class="s21" style="padding-top: 2pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">...</p><p class="s21" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">bit[7] – <span style=" color: #172B4C;">GDDR6_7</span></p></td></tr><tr style="height:125pt"><td style="width:133pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="21" alt="image" src="Image_353.png"/></span></p><p class="s20" style="padding-right: 28pt;text-indent: 0pt;text-align: right;">GDDR6_DCI_CONFIG</p></td><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="63" height="21" alt="image" src="Image_354.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">4&#39;b1111</p></td><td style="width:234pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 13pt;text-indent: 0pt;text-align: left;">Signifies which of the 4 GDDR6 subsystems are enabled for DC interface testing (1 = enabled, 0 = disabled):</p><p style="text-indent: 0pt;text-align: left;"><span><img width="66" height="89" alt="image" src="Image_355.png"/></span></p><p class="s21" style="padding-top: 9pt;padding-left: 4pt;padding-right: 151pt;text-indent: 0pt;line-height: 149%;text-align: justify;">bit[0] – <span style=" color: #172B4C;">GDDR6_1 </span>bit[1] – <span style=" color: #172B4C;">GDDR6_2 </span>bit[2] – <span style=" color: #172B4C;">GDDR6_5 </span>bit[7] – <span style=" color: #172B4C;">GDDR6_6</span></p></td></tr></table><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark44">&zwnj;</a>Memory Channel Parameters</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The NAP and DC interface channels can support up to 16-beat maximum and 64-beat maximum bursts,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="112" height="21" alt="image" src="Image_356.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">MAX_BURST_LEN</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">respectively. Therefore, when instantiating the memory channel, the declared accordingly.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark45">&zwnj;</a>Top-Level Ports</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design top-level RTL module has the following I/O ports:</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">parameter must be</p><h1 style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark47">&zwnj;</a>Table 30 • Speedster7t AC7t1400 and AC7t1500 GDDR6 Reference Design Top-Level RTL Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Signal Name</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_357.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_nap_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock driving the logic interfacing with the NAP running at 500 MHz.</p></td></tr><tr style="height:31pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_358.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">Clock driving the logic interfacing with the register control block running at 200 MHz.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_359.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_adm_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_360.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock driving the <span style=" color: #172B4C;">ACX_DEVICE_MANAGER </span>soft IP running at 100 MHz.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Signal Name</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:40pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_361.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">led_l</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">8</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">LED output bus to determine status of training and test which are tied to GPIO LED outputs on the VectorPath S7t-VG6 and 815 cards (only applicable to AC7t1500).</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_362.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0_clk</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock driving the logic interfacing with the DC interface.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_363.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0_*</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">DC interface AXI signals.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_364.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_365.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for clock <span style=" color: #172B4C;">i_nap_clk </span>.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_366.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_reg_adm_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_367.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_368.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for clocks <span style=" color: #172B4C;">i_reg_clk </span>and <span style=" color: #172B4C;">i_adm_clk.</span></p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_369.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_nap_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for PLLs driving eastern GDDR6 NAP channels</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_370.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PLL lock signal for DC interface channels on GDDR subsystems 5 and 6.</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_371.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_nap_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Lock signal for PLLs driving western GDDR6 NAP channels</p></td></tr><tr style="height:25pt"><td style="width:153pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_372.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci_lock</p></td><td style="width:81pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:258pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PLL lock signal for DC interface channels on GDDR subsystems 1 and 2.</p></td></tr></table><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark48">&zwnj;</a>Design Considerations</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="651" height="1" alt="image" src="Image_373.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within the design there are a number of considerations that must be taken into account.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark49">&zwnj;</a>Clocking</p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_374.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The source</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">files for the PLLs are located in the</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_375.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">directory. The clocks for the PLLs needed</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">to drive the design are detailed in the following tables.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 31 • Reference Design Clocks on Speedster7t AC7t1400 and AC7t1500</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Clock</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 33pt;padding-right: 23pt;text-indent: -9pt;text-align: left;">Frequency (MHz)</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_376.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_7</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">100</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for the PLL.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_377.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_nap_clk</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">500</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock for NAP memory channels.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_reg_adm</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_378.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_7</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">100</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_379.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for <span style=" color: #172B4C;">pll_reg_adm </span>.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Clock</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 33pt;padding-right: 23pt;text-indent: -9pt;text-align: left;">Frequency (MHz)</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_380.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">noc_clk <span class="s17">(†)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">200</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2D NOC Reference clock.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_381.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">200</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock for register control block logic.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_382.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_adm_clk</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">100</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_383.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock for <span style=" color: #172B4C;">ACX_DEVICE_MANAGER </span>soft IP.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci</p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_384.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_2</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">400</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_385.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci <span style=" color: #000;">.</span></p></td></tr><tr style="height:54pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="115" height="17" alt="image" src="Image_386.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5/6_dci_clk <span class="s17">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">275</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reference clock to the corresponding GDDR6 direct- connect interface. This clock is the source of the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_387.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;padding-right: 10pt;text-indent: 0pt;line-height: 118%;text-align: left;">GDDR6 DC interface <span style=" color: #172B4C;">gddr6_*_dc0_clk </span>input to the design.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_nap</p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_388.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_2</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">400</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_389.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_nap <span style=" color: #000;">.</span></p></td></tr><tr style="height:31pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="17" alt="image" src="Image_390.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr_ctlr_clk_NE <span class="s17">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">875 <span class="s17">(2)</span>, 1000 <span class="s17">(3)</span></p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 10pt;text-indent: 0pt;text-align: left;">Reference clock to GDDR6 controller subsystems on the east side of the FPGA.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci</p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_391.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_4</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">10</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_392.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci <span style=" color: #000;">.</span></p></td></tr><tr style="height:54pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="115" height="17" alt="image" src="Image_393.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1/2_dci_clk <span class="s17">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">275</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reference clock to the corresponding GDDR6 direct- connect interface. This clock is the source of the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_394.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;padding-right: 10pt;text-indent: 0pt;line-height: 118%;text-align: left;">GDDR6 DC interface <span style=" color: #172B4C;">gddr6_*_dc0_clk </span>input to the design.</p></td></tr><tr style="height:21pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_nap</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_395.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_4</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">10</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_396.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_nap <span style=" color: #000;">.</span></p></td></tr><tr style="height:31pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="17" alt="image" src="Image_397.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr_ctlr_clk_NW <span class="s17">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">875 <span class="s17">(2)</span>, 1000 <span class="s17">(3)</span></p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 10pt;text-indent: 0pt;text-align: left;">Reference clock to GDDR6 controller subsystems on the West side of the FPGA.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Clock</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 27pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 33pt;padding-right: 23pt;text-indent: -9pt;text-align: left;">Frequency (MHz)</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:96pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="113" alt="image" src="Image_398.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><ol id="l6"><li data-list-text="1."><p class="s14" style="padding-top: 5pt;padding-left: 29pt;padding-right: 29pt;text-indent: -11pt;text-align: left;">These clock outputs connect directly from the reference PLL to their respective destinations. The clocks are not routed via the FPGA fabric so are not available to the user logic.</p></li><li data-list-text="2."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -11pt;text-align: left;">The VectorPath S7t-VG6 GDDR6 controller clock targets 875 MHz</p></li><li data-list-text="3."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -12pt;text-align: left;">The VectorPath 815 GDDR controller clock targets 1000 MHz.</p></li></ol></td></tr></table><p style="padding-top: 15pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark50">&zwnj;</a>Clock Domains</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design consists of two parallel traffic generator and checker blocks, one for each NAP interface and one for each DC interface. The clock domains are listed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 32 • Clock Domains on Speedster7t AC7t1400 and AC7t1500</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Source <span class="s19">(†)</span></p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="21" alt="image" src="Image_399.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">i_nap_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">NAP interface clock source.</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="127" height="21" alt="image" src="Image_400.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Corresponding DC interface clock domain source.</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="21" alt="image" src="Image_401.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Register control block clock domain source.</p></td></tr><tr style="height:32pt"><td style="width:204pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="79" height="21" alt="image" src="Image_402.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">i_adm_clk</p></td><td style="width:288pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Achronix Device Manager clock domain source.</p></td></tr><tr style="height:152pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="188" alt="image" src="Image_403.png"/></span></p><p class="s27" style="padding-left: 13pt;text-indent: 0pt;text-align: left;"> <span class="s22">table note</span></p><p class="s21" style="padding-top: 2pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">† The frequencies of these clocks are set by their respective PLLs. For simulation, the clock frequencies</p><p class="s21" style="padding-top: 4pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">are defined by parameters in the top-level testbench file, <span style=" color: #007D39;">/src/tb/tb_gddr_ref_design.sv </span>.</p><p class="s21" style="padding-top: 2pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">These clocks are</p><p style="padding-left: 33pt;padding-right: 22pt;text-indent: 0pt;line-height: 145%;text-align: left;"><span class="s21">asynchronous to one another. Therefore, clock domain crossing circuits are employed for signals interfacing between these two domains. In addition, they are defined as separate clock groups in </span><span class="s20">/ </span><span class="s29" style=" background-color: #F3F4F7;">src/constraints/ace_constraints.sdc and /src/constraints/</span><span class="s20"> synplify_constraints.sdc </span><span class="s21">.</span></p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_404.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">For consistency, maintain the same frequency/period values in both testbench and synthesis constraint files.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark51">&zwnj;</a>Resets</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design makes use of the PLL lock signals for reset handling.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Good design practice requires that resets are carefully synchronized and processed. The reference design uses</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_405.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">multiple instances of the              module which combines multiple sources, correctly</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">synchronizes them to the specified clock domains and subsequently pipelines the resets to allow for fan-out</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_406.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reset_processor_v2</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">control and re-timing. The output from the clock domain.</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design consists of five instances of the reset_processor:</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">module is a synchronous reset signal per</p><p style="text-indent: 0pt;text-align: left;"><span><img width="80" height="21" alt="image" src="Image_407.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">i_reg_clk</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l7"><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">One instance is for the 2D NoC circuits, which uses the PLL lock signals as asynchronous resets and generates</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_408.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">a reset,</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">clock domain.</p><p style="padding-top: 4pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">, that is synchronous to</p><p style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: center;">. This output also gets synchronized to the NAP</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Instances are instantiated for each DC interface, resulting in four instances in total. Each instance also uses</p></li></ul><p style="text-indent: 0pt;text-align: left;"><span><img width="120" height="21" alt="image" src="Image_409.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_input_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">the PLL lock signals as asynchronous resets, along with their respective DC interface,          ,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_410.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">dci_output_rstn</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">producing a local signal,           .</p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark52">&zwnj;</a>GDDR6 Channel Assignments for 2D NoC and DC Interfaces</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The reference design is configured to use channel 1 for all of the 2D NoC interfaces and channel 0 for all of the DC interfaces, so that the various AXI memory channels do not encounter conflict due to writing different values to the same memory space. However, it may be desirable in a user design for both of these interfaces to access the same address space in the memory, i.e., the 2D NoC writing to a memory location, and the DC interface reading from the same address or vice versa.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_411.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 9pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">For the DC interfaces, only the        signals are driven.</p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark53">&zwnj;</a>BMC Interface Module</p><p style="text-indent: 0pt;text-align: left;"><span><img width="80" height="21" alt="image" src="Image_412.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">BW_BMC_IF</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 73pt;text-indent: -62pt;line-height: 136%;text-align: left;">VectorPath S7t-VG6 cards revision 3 or greater with BMC firmware 1.4.0 or greater require an instantiation of the module within the user-generated fabric design. VectorPath 815 cards also require instantiation of</p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 9pt;text-align: left;">this module. This fabric module allows continuous monitoring of the temperature through the Bittware SDK while</p><p style="text-indent: 0pt;text-align: left;"><span><img width="80" height="21" alt="image" src="Image_413.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">BW_BMC_IF</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">the VectorPath S7t-VG6/815 card&#39;s JTAG connection is open.</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">also optionally instantiates the I<span class="s30">2</span>C Initiator module which controls the communication between</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the Speedster7t FPGA and QSFP/QSFP-DD ports on the VectorPath S7t-VG6/815 cards.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="80" height="21" alt="image" src="Image_414.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">BW_BMC_IF</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The       module instantiates a NAP_AXI_SLAVE/MASTER pair at column 9, row 2 of the fabric as the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">default location. Therefore, it is important for VectorPath S7t-VG6/815 card fabric designs to not place any other</p><p style="text-indent: 0pt;text-align: left;"><span><img width="119" height="44" alt="image" src="Image_415.png"/></span></p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 139%;text-align: left;">components in that region. However, if the design is not intended to provide the host access to the <span style=" color: #172B4C;">BW_BMC_IF </span>module over the USB cable, then these NAPs can be placed anywhere within the fabric. The <span style=" color: #172B4C;">BW_BMC_IF </span>module also requires another NAP_AXI_MASTER to be available in the fabric if the I<span class="s30">2</span>C initiator module is instantiated.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="72" alt="image" src="Image_416.png"/></span></p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// Include the BittWare BMC and I2C interface</p><p style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`include &quot;BW_BMC_IF.svp&quot;</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_417.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/include</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;line-height: 118%;text-align: left;">This module is placed in the placed in the top-level RTL file:</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">directory within the design. The following line of code must be</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark54">&zwnj;</a>Parameters</p><h1 style="padding-top: 13pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 33 • BW_BMC_IF Module Parameters</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 50pt;text-indent: 0pt;text-align: left;">Parameter Name</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">Default Value</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_418.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">BMC_NAP_ROW</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">2</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Row for BMC NAP placement.</p></td></tr><tr style="height:25pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_419.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">BMC_NAP_COLUMN</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">9</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Column for BMC NAP placement.</p></td></tr><tr style="height:25pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_420.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">INCLUDE_I2C</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set to include I<span class="s17">2</span>C module.</p></td></tr><tr style="height:25pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_421.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">I2C_NAP_ROW</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">f</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Row for I<span class="s17">2</span>C initiator NAP.</p></td></tr><tr style="height:25pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_422.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">I2C_NAP_COLUMN</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">f</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Column for I<span class="s17">2</span>C initiator NAP.</p></td></tr><tr style="height:39pt"><td style="width:167pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="89" height="17" alt="image" src="Image_423.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">I2C_CLK_WIDTH</p></td><td style="width:119pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 34pt;padding-right: 34pt;text-indent: 0pt;text-align: center;">1000</p></td><td style="width:206pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Period of I<span class="s17">2</span>C interface clock input, <span style=" color: #172B4C;">i2c_clk_in </span>, in</p><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_424.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_425.png"/></span></p><p class="s13" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ACLK <span style=" color: #000;">cycles.</span></p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark55">&zwnj;</a>Ports</p><h1 style="padding-top: 13pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 34 • BW_BMC_IF Ports</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="38" height="17" alt="image" src="Image_426.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_clk</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">100 MHz clock.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Width</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_427.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_rstn</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Negative sense reset.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_428.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_timestamp</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">32</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Optionally add timestamp to build.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_429.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_fw_version</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">32</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Optionally add a version register to the build.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_430.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_adm_status</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">32</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Status from the Achronix Device Manager.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_431.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_fpga_avr_rxd</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input from the BMC.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_432.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_avr_txd</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output to the BMC.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_433.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_avr_txd_oe</p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_434.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output enable for <span style=" color: #172B4C;">o_fpga_avr_txd </span>.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_435.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_fpga_sys_scl_in <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface clock input.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_436.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_sys_scl_out <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface clock output.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_437.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_sys_scl_oe <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface clock output enable.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_438.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_fpga_sys_sda_in <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface data input.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_439.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_sys_sda_out <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface data output.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_440.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_fpga_sys_sda_oe <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface data output enable.</p></td></tr><tr style="height:31pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_441.png"/></span></p><p class="s13" style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_i2c_req_l <span class="s17">(1)(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface request signal from the Speedster7t FPGA.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="127" height="17" alt="image" src="Image_442.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">o_fpga_i2c_req_l_oe <span class="s17">(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface request enable.</p></td></tr><tr style="height:25pt"><td style="width:138pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="121" height="17" alt="image" src="Image_443.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_fpga_i2c_mux_gnt <span class="s17">(1)(2)</span></p></td><td style="width:72pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:101pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:181pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface grant signal from the BMC.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="199" alt="image" src="Image_444.png"/></span></p><h2 style="padding-top: 8pt;padding-left: 9pt;text-indent: 0pt;text-align: left;">Table Notes</h2><ol id="l8"><li data-list-text="1."><p style="padding-top: 10pt;padding-left: 29pt;text-indent: -12pt;line-height: 149%;text-align: left;"><span style=" color: #172B4C;">o_fpga_i2c_req_l </span>and <span style=" color: #172B4C;">i_fpga_i2c_mux_gnt </span>are discrete signals that control a shared I<span class="s30">2</span>C bus between the FPGA and the BMC. The <span style=" color: #172B4C;">o_fpga_i2c_req_l </span>signal is used by the FPGA to request access to the I<span class="s30">2</span>C bus. When <span style=" color: #172B4C;">o_fpga_i2c_req_l </span>is asserted, the BMC grants access to the bus by asserting the <span style=" color: #172B4C;">i_fpga_i2c_mux_gnt </span>signal. When the FPGA is finished with the bus, it must deassert the <span style=" color: #172B4C;">o_fpga_i2c_req_l </span>signal.</p></li><li data-list-text="2."><p style="padding-top: 4pt;padding-left: 28pt;text-indent: -13pt;text-align: left;">These pins are not instantiated when the parameter <span style=" color: #172B4C;">INCLUDE_I2C </span>is not set to 1.</p></li></ol><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark56">&zwnj;</a>Number of GDDR6 Subsystems</p><p class="s6" style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="#bookmark46" class="a">As shown in the table, </a>GDDR6 Reference Design Top-Level RTL Parameters<span style=" color: #000;">, parameters can be used to configure the number of GDDR6 subsystems used in this design. The default configuration is to enable all GDDR6 subsystems.</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="12" height="21" alt="image" src="Image_445.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 9pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If the design is configured to use only some of the GDDR6 subsystems, the default placement constraint file,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="276" height="21" alt="image" src="Image_446.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">src/constraints/ace_placements.pdc</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 218pt;text-indent: 0pt;text-align: left;">, must also be edited to only place the GDDR6 subsystems used.</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark57">&zwnj;</a>Continuous and Non-Continuous Transactions</p><p style="text-indent: 0pt;text-align: left;"><span><img width="180" height="21" alt="image" src="Image_447.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ac7t1500/demo/scripts/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To run the long-term stability test, make use of the script stored in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="244" height="21" alt="image" src="Image_448.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">gddr6_ref_design_long_term.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 185pt;line-height: 111%;text-align: left;">file. This script continuously performs transactions on the memory channels for 24 hours. Every hour, this script displays status messages on each memory channel, indicating if any of them have failed transactions. This test should only be run on silicon.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="180" height="21" alt="image" src="Image_449.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ac7t1500/demo/scripts/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To perform the non-continuous test, make use of the script stored in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="164" height="21" alt="image" src="Image_450.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">gddr6_ref_design.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 136pt;text-indent: 0pt;text-align: left;">file. This script performs 16 million transactions on each of the memory channels.</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">During simulation, this script is also in use. However, only 300 transactions are performed on each of the memory channels instead.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark58">&zwnj;</a>GDDR6 ACXIP Configurations</p><p class="s9" style="padding-top: 16pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark59">&zwnj;</a>VectorPath 815 Accelerator Card</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The GDDR6 banks are configured to interface with MT61K512M32-<u>E</u> Micron devices when targeting the Speedster7t AC7t1500 (production silicon) FPGA on the VectorPath 815 card. The design utilizes two PLL banks to configure the GDDR6 controller clocks at 1000 MHz and DC interface clocks at 275 MHz. The memory devices are configured to operate at a data rate of 16 Gbps in ×8 clamshell mode.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark60">&zwnj;</a>VectorPath 815 CLKIO and GPIO ACXIP Configurations</p><p style="text-indent: 0pt;text-align: left;"><span><img width="12" height="21" alt="image" src="Image_451.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="338" height="44" alt="image" src="Image_452.png"/></span></p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;line-height: 149%;text-align: left;">This design is compatible with the Achronix VectorPath 815 accelerator card. The provided bitstream in <span style=" color: #172B4C;">ac7t1500_vp815/demo/bitstream </span>can be downloaded to the VectorPath 815 card, and the test executed using the script in <span style=" color: #172B4C;">/ac7t1500_vp815/demo/scripts </span>. In addition, the design can be rebuilt to run on the card.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="208" height="21" alt="image" src="Image_453.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/ac7t1500_vp815/src/acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design includes the IP configuration (.acxip) files in                  , which specify the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">pinout of the VectorPath 815 card, including clock and GPIO signals. Included files for CLKIO and GPIO are shown in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 35 • VectorPath 815 CLKIO and GPIO IP Configuration Files</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">File <span class="s15">(†)</span></p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Ports Connected</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_454.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_clkio_ne.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_455.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pcie_perst_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe PERST</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_456.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_2</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">400 MHz differential</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_457.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_clkio_nw.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_458.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_3</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_459.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_4</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">10 MHz differential</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="18" alt="image" src="Image_460.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_clkio_se.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_461.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_5</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">400 MHz differential</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_462.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_6</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">50 MHz differential</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="134" height="17" alt="image" src="Image_463.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_clkio_sw.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_464.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_7</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">100 MHz differential</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_465.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">200 MHz differential</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="3"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_466.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_gpio_n_b0.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_467.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">exp_gpio_fpga[7:0]</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">General-purpose I/O</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_468.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ext_gpio_oe_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GPIO output enable</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_469.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">led_oe_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable LED outputs</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_470.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_gpio_n_b1.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="116" height="18" alt="image" src="Image_471.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ext_gpio_dir[7:0]</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GPIO signal direction</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_472.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">led_l[5:4]</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Board LEDs. active low</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_473.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_gpio_n_b2.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_474.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">led_l[7:6, 3:0]</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_475.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_gpio_s_b0.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_476.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_i2c_mux_gnt</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">File <span class="s15">(†)</span></p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Ports Connected</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="9"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_477.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_i2c_req_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_478.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_avr_txd</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">AVR interface</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_479.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_avr_rxd</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="89" height="17" alt="image" src="Image_480.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_ftdi_txd</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">FTDI interface</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="89" height="17" alt="image" src="Image_481.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_ftdi_rxd</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_482.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_rst_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Driven from BMC controller</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_483.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">irq_to_avr</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Interrupt</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_484.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">recov_clk_0</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Connect to inputs on clock chip on VP815</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_485.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">qsfp_int_fpga_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">QSFP interface. Active low</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="10"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="140" height="17" alt="image" src="Image_486.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_gpio_s_b1.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_487.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">u1pps_in</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="6"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Provide PPS connectivity to the front panel</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_488.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">u1pps_1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Inout</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_489.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">u1pps_2</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Inout</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_490.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">u1pps_1_dir</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_491.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">u1pps_2_dir</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_492.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">u1pps_en_l</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_493.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">freq_dec</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Tunes PLL clock frequency on VP815 clock device</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_494.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">freq_inc</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_495.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">clk_gpio0</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="3"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Connect to inputs on clock chip on VP815</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_496.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">clk_gpio1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="3"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="142" height="18" alt="image" src="Image_497.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">vp815_gpio_s_b2.acxip</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_498.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">recov_clk_1</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_499.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_sys_scl</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Inout</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">I<span class="s17">2</span>C interface</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="18" alt="image" src="Image_500.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_sys_sda</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Inout</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:125pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">File <span class="s15">(†)</span></p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Ports Connected</p></td><td style="width:92pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:157pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:56pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="60" alt="image" src="Image_501.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† If porting a user design to the VectorPath 815 card, it is recommended to use these files to define the interface to the card.</p></td></tr></table><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark61">&zwnj;</a>Simulation Configuration</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_502.png"/></span></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark62">&zwnj;</a>Simulation Modes</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This design supports the full-chip bus functional model (BFM) simulation mode using the VCS, Questa, or Riviera simulation tools. The standalone mode of simulation is supported using the VCS or Questa simulation tools. Check the simulation makefile for which modes are supported. The default simulation flow used by the makefile is the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_503.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW=STANDALONE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">full-chip BFM mode. To run the simulation in standalone mode, either append           to the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_504.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">make</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">simulation   command:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="45" alt="image" src="Image_505.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">&gt; make (other options) FLOW=STANDALONE</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="45" alt="image" src="Image_506.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">FLOW := STANDALONE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">...or edit the flow variable in the makefile to ensure that all future simulation runs use RTL mode:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark63">&zwnj;</a>GDDR6 BFM (BFM Mode Only)</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This module is the bus functional model (BFM) for the entire GDDR6 subsystem that mimics the GDDR6 controller, PHY and memory setup. The BFM delay models are also designed to account for delays in each of these corresponding blocks. Each of the eight instantiated GDDR6 BFMs for the 2D NoC use a unique NAP target address that indicates the NAP/2D NoC structure where each of the data packets need to be routed. The target address (indicated at the top-level design file) also has a designated bit to indicate which of the two channels in the GDDR6 subsystem is being used for the transactions. The GDDR6 BFM is configured to run at a data rate of 16 Gbps in this design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 71pt;text-indent: 0pt;text-align: left;"><span><img width="495" height="168" alt="image" src="Image_507.png"/></span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="text-indent: 0pt;text-align: right;">Figure 5 • Single GDDR6 Subsystem 2D NoC/DC Interface Test Structure Block Diagram</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark64">&zwnj;</a>GDDR6 Data Rate</p><p style="padding-top: 7pt;text-indent: 0pt;text-align: right;">The simulation GDDR6 data rate can also be defined by enabling the corresponding lines in the following file:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="288" height="21" alt="image" src="Image_508.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/&lt;simulator&gt;/system_files_bfm.f</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="62" alt="image" src="Image_509.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">FULLCHIP RTL mode is not supported in this release.</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l9"><li data-list-text="•"><p style="padding-top: 10pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">BFM mode –</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark65">&zwnj;</a>Installing the Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_510.png"/></span></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark66">&zwnj;</a>Downloading</p><p class="s6" style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="https://support.achronix.com/" class="a" target="_blank">Designs can be downloaded via the </a><a href="https://support.achronix.com/" class="s5" target="_blank">Achronix Support </a>website <span style=" color: #000;">(an Achronix support account is required). There are two knowledge base articles which in total contain the demonstration, reference and tutorial design downloads:</span></p></li><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">How do I Download Demonstration and Reference Designs? contains designs for reference and designs ported to the VectorPath card.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="80" alt="image" src="Image_511.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><a href="https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account" class="a" target="_blank">Login is required to access the above articles. To gain access, see </a><a href="https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account" class="s5" target="_blank">How Do I Register for an Achronix Support Account?</a><a href="https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account" target="_blank">.</a></p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p class="s6" style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;"><a href="https://support.achronix.com/hc/en-us/articles/19037332302356" class="s5" target="_blank">How do I Download </a>Tutorials? <span style=" color: #000;">for designs focused on the tool flow, using ACE and Synplify Pro.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark67">&zwnj;</a>Packaging</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design is packaged in a zip file archive, using the following format:</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="45" alt="image" src="Image_512.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_&lt;design_version&gt;_&lt;date_of_packaging&gt;.zip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The archive contains the following:</p></li><li data-list-text="•"><p style="padding-top: 5pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">All source code</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Scripts to build the design</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Simulation script files</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Optionally, GUI-based project files</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition, the root of the archive contains release notes identifying the change history of the design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark68">&zwnj;</a>Operating System<a name="bookmark79">&zwnj;</a></p><p class="s9" style="padding-top: 16pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark69">&zwnj;</a>Linux</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design build scripts and flows are natively designed for Linux and have been built and tested using Ubuntu 22.04LTS. The batch build flow uses a makefile and has been tested with Bash.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark70">&zwnj;</a>Windows</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Scripted simulation or implementation flows under Windows 10 require installing one of the following:</p></li><li data-list-text="•"><p class="s6" style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;"><a href="http://www.cygwin.com/" class="a" target="_blank">A Linux environment under Windows, such as </a>www.cygwin.com<span style=" color: #000;">. The installation should include a Tcl</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_513.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">make</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">interpreter and the    executable. When using Cygwin, which has a number of differences from native</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;"><a href="https://support.achronix.com/hc/en-us/articles/13899761403540" class="a" target="_blank">Linux, please refer to the Knowledge Base article, </a><a href="https://support.achronix.com/hc/en-us/articles/13899761403540" class="s5" target="_blank">How Do I Set Up My Cygwin Environment to Run the Achronix Tool Suite? </a><a href="https://support.achronix.com/hc/en-us/articles/13899761403540" class="a" target="_blank">available at </a><a href="https://support.achronix.com/hc/en-us/articles/13899761403540" target="_blank">support.achronix.com.</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_514.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">make</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 7pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">A Tcl interpreter and a    executable for Windows, if not included in cygwin. There are many variants</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">available, including both no-cost and licensed versions.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If any of the options above cannot be installed, it is still possible to run some of the flows under Windows:</p></li><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Implementation – GUI projects are provided for both Synplify and ACE allowing builds using the tools directly in</p><p style="padding-left: 31pt;text-indent: 0pt;text-align: left;">GUI mode.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Simulation – a Tcl script is provided which can be executed in the QuestaSim Tcl console. This script enables</p></li></ul><p style="padding-left: 31pt;text-indent: 0pt;text-align: left;">simulation using QuestaSim under Windows. For further details, refer to the Simulation section.</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="281" alt="image" src="Image_515.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;">For correct operation of any script flow, ACE must be installed in a directory without spaces in the path name. Examples of suitable paths are:</p><ul id="l10"><li data-list-text="•"><p style="padding-top: 3pt;padding-left: 19pt;text-indent: -8pt;text-align: left;">Windows –  <span style=" color: #172B4C;">C:\Achronix\ACE\x.y.z\Achronix_CAD_Environment</span></p></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 19pt;text-indent: -8pt;text-align: left;">Linux (single-user) –  <span style=" color: #172B4C;">/home/&lt;user_id&gt;/ACE/Achronix-linux</span></p></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 19pt;text-indent: -8pt;text-align: left;">Linux (shared) – <span style=" color: #172B4C;">/opt/ACE/Achronix-linux</span></p></li></ul><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;line-height: 117%;text-align: left;">Additionally, when installed under Windows, the environment variable <span style=" color: #172B4C;">ACE_INSTALL_DIR </span>must use &quot;/&quot; as path separators rather than &quot;\&quot;.</p><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">For example:</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">ACE_INSTALL_DIR = C:/Achronix/ACE/10.3.1/Achronix_CAD_Environment/Achronix</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark71">&zwnj;</a>Tool Versions</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">All designs are compatible with the following tools:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 36 • Minimum Tool Versions</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:32pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">Software</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Version <span class="s19">(†)</span></p></td></tr><tr style="height:26pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACE</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">10.3.1</p></td></tr><tr style="height:26pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Device Simulation Model</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">10.2</p></td></tr><tr style="height:26pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Synplify Pro</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">V-2023.09X</p></td></tr><tr style="height:26pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Mentor Questa</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">10.7c-1</p></td></tr><tr style="height:26pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Synopsys VCS</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">P-2019.06</p></td></tr><tr style="height:26pt"><td style="width:281pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Aldec Riviera Pro</p></td><td style="width:211pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2021.10-x64</p></td></tr><tr style="height:71pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="80" alt="image" src="Image_516.png"/></span></p><p class="s22" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s21" style="padding-top: 6pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† Tool versions are the minimum required. It is anticipated that more recent versions should also be</p><p class="s21" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">compatible with this design.</p></td></tr></table><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark72">&zwnj;</a>Environment Variables</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark73">&zwnj;</a>ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_517.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In order to support relocatable projects, the designs make use of an environment variable,           .</p><p class="s6" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark79" class="a">This variable should be set to point to the ACE installation directory (i.e., where the ace executable is installed). This variable is used by both synthesis and simulation to correctly locate the ACE library files. See </a><a href="#bookmark79" class="s5">Operating </a>System <span style=" color: #000;">for additional details.</span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark74">&zwnj;</a>SYNPLIFY_HOME</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">From versions 10.0 and above, ACE supports integrated synthesis; using Synplify Pro within the ACE design</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: justify;">environment. To support this, it is necessary to define the location of Synplify Pro. This is defined using the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="112" height="21" alt="image" src="Image_518.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">SYNPLIFY_HOME</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_519.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">SYNPLFY_HOME</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="112" height="21" alt="image" src="Image_520.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">SYNPLIFY_HOME</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_521.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">/bin</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 97pt;text-indent: 0pt;text-align: left;">environment variable. The         variable points to the installation directory of</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Synplify Pro. Within the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="71" alt="image" src="Image_522.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">The <span style=" color: #172B4C;">SYNPLIFY_HOME </span>variable must be set in the environment before ACE is started</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Pro executable.</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">directory should be the</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">directory that contains the Synplify</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="270" alt="image" src="Image_523.png"/></span></p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;"># Example of checking and then setting SYNPLIFY_HOME within Linux Bash shell. # Please check your particular shell <span class="h3">for </span>how to set environment variables</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">bash-<span style=" color: #090;">4.2</span>$ echo $SYNPLIFY_HOME Check <span class="h3">if </span>variable is set.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">#</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;"># A</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">blank response indicates that the variable is not set bash-<span style=" color: #090;">4.2</span>$ which synplify_pro</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">/opt/synopsys/SynplifyPro/V-<span style=" color: #090;">2023</span>.09X/bin/synplify_pro Find path to Synplify Pro installation</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">bash-<span style=" color: #090;">4.2</span>$ export SYNPLIFY_HOME=/opt/synopsys/SynplifyPro/V-<span style=" color: #090;">2023</span>.09X the variable to the installation directory</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">bash-<span style=" color: #090;">4.2</span>$ echo $SYNPLIFY_HOME Check variable is set correctly</p><p class="s25" style="text-indent: 0pt;text-align: left;">/opt/synopsys/SynplifyPro/V-<span style=" color: #090;">2023</span>.09X</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">#</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;"># Set</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;">#</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark75">&zwnj;</a>Directory Structure</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design has a directory structure that allows for easy navigation and separation of source and generated files. There is a top-level directory for each supported device. The directory structure can be easily modified to suit the preferred layout. However, if the structure is modified, the necessary makefiles and build scripts must be modified</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">to suit. To support portability, use relative paths as opposed to absolute paths with environment variables to select the root directory.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="638" alt="image" src="Image_524.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Not every directory exists in every design. Some designs do not require certain files.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If it is desired to change the device selected within a design, then please refer to the following Knowledge Base article : How do I Convert an Achronix Speedster Customer Design to a New Device?</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: center;">Figure 6 • Design Directory Structure</h1><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="72" alt="image" src="Image_525.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">The &lt;device&gt; sub-directories with a suffix such as &quot;s7tvg6&quot; indicate that the design files in the sub-</p><p style="text-indent: 0pt;text-align: left;">directory are targeted to a specific board. If the &lt;device&gt; sub-directory does not have a suffix appended to the sub-directory name, the source files residing in it may not target any specific board.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark76">&zwnj;</a>Language Support</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The reference designs support Verilog, SystemVerilog and VHDL RTL languages. These languages can be used for both building and standalone simulation. If using the full-chip BFM simulation, that environment requires Verilog or SystemVerilog for the top-level testbench. However, the design under test (DUT) may be written in VHDL.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark77">&zwnj;</a>Constraint Files</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The design is supplied with a full set of constraint files located under</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_526.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">. These files</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">demonstrate how various constraints and directives may be applied to the design. The constraint files and their usage are detailed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 37 • Constraint File Details</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">File Name</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Usage</p></td></tr><tr style="height:38pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="161" height="21" alt="image" src="Image_527.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ace_constraints.sdc</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Timing constraints used by ACE. More than one SDC file can be included in an ACE project.</p></td></tr><tr style="height:50pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="127" height="21" alt="image" src="Image_528.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">ace_options.tcl</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls ACE settings such as implementation options, flow mode, speed grade and reporting of unconstrained paths. Also used to define Synplify Pro options for ACE-driven integrated synthesis flow.</p></td></tr><tr style="height:38pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="153" height="21" alt="image" src="Image_529.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ace_placements.pdc <span class="s33">(†)</span></p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Fixes locations of elements within the ACE fabric and creation of placement regions.</p></td></tr><tr style="height:38pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="201" height="21" alt="image" src="Image_530.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">synplify_constraints.fdc</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Synplify FPGA design constraints. Sets attributes such as compile points, or default memory styles.</p></td></tr><tr style="height:44pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="198" height="21" alt="image" src="Image_531.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">synplify_constraints.sdc</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="158" height="21" alt="image" src="Image_532.png"/></span></p><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;line-height: 136%;text-align: left;">Synplify timing constraints. Clock and timing constraints. Should match those set in <span style=" color: #172B4C;">ace_constraints.sdc </span>.</p></td></tr><tr style="height:50pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="166" height="21" alt="image" src="Image_533.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">synplify_options.tcl</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls Synplify options for standalone synthesis flow, such as top module. Creates synthesis specific parameters, generics, and defines.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:186pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">File Name</p></td><td style="width:306pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Usage</p></td></tr><tr style="height:76pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="87" alt="image" src="Image_534.png"/></span></p><p class="s22" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s21" style="padding-top: 6pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† Pin placements between the fabric and the I/O ring are automatically created by the I/O ring designer, and</p><p class="s21" style="padding-top: 4pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">provided in the <span style=" color: #172B4C;">&lt;design_name&gt;_ioring.pdc </span>files.</p></td></tr></table><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark78">&zwnj;</a>I/O Ring Constraint Files</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition to the constraint files listed above, the ACE I/O Designer Toolkit generates constraint files specific to the interface between the fabric core and the I/O ring containing the interface subsystems. These constraint files can</p><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_535.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">optionally be re-generated by ACE from the respective     files. However, to aid the build flow, pre-</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">generated files are provided for projects that require configuration of the I/O ring interface subsystems. These files</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_536.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ioring</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">are located under        . An explanation of some of the more useful files is below.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 38 • I/O Ring Constraint File Details</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:237pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">File Name</p></td><td style="width:255pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Usage</p></td></tr><tr style="height:38pt"><td style="width:237pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="201" height="21" alt="image" src="Image_537.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_ioring.sdc</p></td><td style="width:255pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 2pt;text-indent: 0pt;text-align: left;">I/O timing constraints for direct connection interfaces between the fabric and the I/O ring.</p></td></tr><tr style="height:38pt"><td style="width:237pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="201" height="21" alt="image" src="Image_538.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_ioring.pdc</p></td><td style="width:255pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 20pt;text-indent: 0pt;text-align: left;">Placement of the fabric I/O pins to assign them to the direct connection interfaces in the I/O ring.</p></td></tr><tr style="height:49pt"><td style="width:237pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="298" height="44" alt="image" src="Image_539.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 4pt;text-indent: 3pt;line-height: 149%;text-align: left;">&lt;design_name&gt;_ioring_delays_&lt;speed_gr ade&gt;_&lt;temperature&gt;_&lt;fast/slow&gt;.sdc</p></td><td style="width:255pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 8pt;padding-left: 4pt;padding-right: 2pt;text-indent: 0pt;text-align: left;">Timing constraints from the I/O ring peripheral signals to the core fabric</p></td></tr><tr style="height:38pt"><td style="width:237pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="238" height="21" alt="image" src="Image_540.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_ioring_util.xml</p></td><td style="width:255pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 2pt;text-indent: 0pt;text-align: left;">Used by ACE to generate a combined utilization report including the fabric and I/O ring resources.</p></td></tr><tr style="height:38pt"><td style="width:237pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="245" height="21" alt="image" src="Image_541.png"/></span></p><p class="s20" style="padding-top: 10pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_ioring_power.xml</p></td><td style="width:255pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 2pt;text-indent: 0pt;text-align: left;">Used by ACE to generate an estimated power report for the design.</p></td></tr></table><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark80">&zwnj;</a>Building the Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_542.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The designs make use of a consistent build environment, using a makefile and scripts to run both Synplify Pro and ACE in batch mode.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark81">&zwnj;</a>Prerequisites</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Before building the design, ensure the following are configured:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_543.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l11"><li data-list-text="•"><p style="padding-top: 10pt;padding-left: 129pt;text-indent: -106pt;text-align: left;">environment variable. This variable must point to the ACE installation directory</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">containing the ACE executable.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_544.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">$ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">ACE should be in the environment path. Add</p></li><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Synplify Pro should be in the environment path.</p><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">to the path variable.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="139" height="44" alt="image" src="Image_545.png"/></span></p></li><li data-list-text="•"><p style="padding-top: 8pt;padding-left: 31pt;text-indent: -8pt;line-height: 149%;text-align: left;">If using ACE integrated synthesis (ACE 10.0 onward) the environment variable <span style=" color: #172B4C;">$SYNPLIFY_HOME </span>must point to the Synplify Pro installation directory (the level which contains the <span style=" color: #172B4C;">/bin </span>directory) or the</p></li></ul><p style="text-indent: 0pt;text-align: left;"><span><img width="192" height="21" alt="image" src="Image_546.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">$ACX_SYNPLIFY_TOOL_PATH</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 31pt;text-indent: 0pt;text-align: left;">environment variable                 must be set to point to the synplify_pro executable.</p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark82">&zwnj;</a>I/O Ring Files<a name="bookmark98">&zwnj;</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="44" height="21" alt="image" src="Image_547.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="44" height="21" alt="image" src="Image_548.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="149" height="44" alt="image" src="Image_549.png"/></span></p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;line-height: 136%;text-align: left;">For the Speedster7t family of devices, the hardened subsystems (GDDR, Ethernet, etc.) have individual configuration files specifying the configuration of each of the subsystems. These files are located in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="144" height="21" alt="image" src="Image_550.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">multi_acxip_files</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 1pt;padding-left: 46pt;text-indent: 0pt;text-align: left;">directory and are included within the ACE project, either directly in the <span style=" color: #172B4C;">/src/ace </span>GUI project file, or for</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the batch flow, under the</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">section of the <span style=" color: #172B4C;">/src/filelist.tcl </span>file.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_551.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">In order for ACE to compile and place and route a design, it is necessary to use these source    configuration</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">files to generate I/O ring constraint files. These I/O ring files specify the timing and placement constraints between the hardened subsystems (which form an I/O ring around the programmable fabric) and the fabric logic itself.</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Further, the I/O ring files include the bitstream programming information for the hardened subsystems.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_552.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ioring</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">For all Speedster7t reference designs, the pre-generated I/O ring files are included in the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">directory. These files are pre-generated using the specified ACE version which can be found in the Release Notes for the design.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="110" alt="image" src="Image_553.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">Before updating the <span style=" color: #172B4C;">/src/ioring </span>files, ensure that the files are writable. In addition, the <span style=" color: #172B4C;">/src/</span></p><p class="s8" style="padding-top: 3pt;text-indent: 0pt;line-height: 14pt;text-align: left;">acxip <span style=" color: #000;">files also must be writable as newer versions of ACE might update them. As delivered, the files are set to be read-only.</span></p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">It might be necessary to regenerate these I/O ring files if using an updated version of ACE. Use the following steps to update the files.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_554.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">$ make ioring_only</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark83">&zwnj;</a>I/O Ring Batch Flow</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="114" height="44" alt="image" src="Image_555.png"/></span></p><ol id="l12"><li data-list-text="1."><p style="padding-top: 5pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Use either the <span style=" color: #172B4C;">$ make </span>default flow (no arguments) or the</p><p style="padding-top: 5pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">flow to re-generate the</p><p style="padding-top: 5pt;padding-left: 31pt;text-indent: 0pt;line-height: 117%;text-align: left;">I/O ring files. The <span style=" color: #172B4C;">ioring_only </span>option only generates the I/O ring files, it does not run synthesis or ACE place and route.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="235" height="66" alt="image" src="Image_556.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="154" height="44" alt="image" src="Image_557.png"/></span></p></li><li data-list-text="2."><p style="padding-left: 31pt;text-indent: -13pt;line-height: 149%;text-align: left;">The directory that the I/O ring files are written to is set with the <span style=" color: #172B4C;">generate_ioring_path </span>variable within the <span style=" color: #172B4C;">/src/filelist.tcl </span>file. The path is relative to the <span style=" color: #172B4C;">/src/ace </span>project directory. By default, this variable is set to <span style=" color: #172B4C;">../ioring </span>, which results in the <span style=" color: #172B4C;">/src/ioring </span>directory being specified.</p></li></ol><p class="s9" style="padding-top: 12pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark84">&zwnj;</a>I/O Ring GUI Flow</p><ol id="l13"><li data-list-text="1."><p style="padding-top: 7pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">In the ACE GUI, select the IP Configuration perspective.</p></li><li data-list-text="2."><p style="padding-top: 4pt;padding-bottom: 1pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Ensure that, in the IP Problems window, there are no errors or warnings. If there are, then resolve those first.</p><p style="padding-left: 80pt;text-indent: 0pt;text-align: left;"><span><img width="502" height="135" alt="image" src="Image_558.jpg"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 194pt;text-indent: 0pt;text-align: left;">Figure 7 • IP Problems Window</h1><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="3."><p style="padding-left: 31pt;text-indent: -13pt;text-align: left;">To prompt I/O ring design file generation, use one of the GUI methods below:</p><p style="padding-top: 4pt;padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="3" height="3" alt="image" src="Image_559.png"/></span><span class="s34"> </span>Open any of the project hardened subsystem configuration files located under the <b>Project → IP </b>selection.</p><p style="padding-left: 51pt;text-indent: 0pt;text-align: left;">In the open IP configuration file, select <b>Generate</b>.</p><p style="padding-top: 4pt;padding-bottom: 1pt;padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="3" height="3" alt="image" src="Image_560.png"/></span><span class="s34"> </span>Click the <b>Generate I/O ring Design Files </b>button in the toolbar.</p><p style="padding-left: 71pt;text-indent: 0pt;text-align: left;"><span><img width="552" height="93" alt="image" src="Image_561.jpg"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 134pt;text-indent: 0pt;text-align: left;">Figure 8 • Toolbar Button toGenerates I/O Ring Design Files</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_562.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ioring</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="4."><p style="padding-left: 31pt;text-indent: -13pt;text-align: left;">ACE prompts for the directory in which to save the I/O ring files. Select        . Do not use the ACE</p><p style="text-indent: 0pt;text-align: left;"><span><img width="184" height="21" alt="image" src="Image_563.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ace/ioring_design</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">default of                .</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 61pt;text-indent: 0pt;text-align: left;"><span><img width="547" height="207" alt="image" src="Image_564.jpg"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 148pt;text-indent: 0pt;text-align: left;">Figure 9 • ACE Select IP Generated Files Directory</h1><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="5."><p style="padding-left: 31pt;text-indent: -13pt;text-align: left;">Click <b>Finish </b>in the IO Ring File Generation Configuration dialog box to generate the I/O ring files.</p></li></ol><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_565.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ioring</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When the I/O ring files have been re-generated, the         directory can be checked to ensure that the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">new files are present, and that the versions of these files match those of the ACE version used to generate them.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark85">&zwnj;</a>Changing Speed Grades</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_566.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.sdc</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">ACE generates I/O ring    delay files named according to the speed grade selected within the ACE project</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="134" alt="image" src="Image_567.png"/></span></p><p class="s35" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Warning!</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">When using the batch flow and changing speed grade, if I/O ring generation is selected using the default flow, the ACE project has the new speed grade constraint files for that run. However, on any subsequent</p><p class="s26" style="padding-top: 3pt;text-indent: 0pt;text-align: left;">run, the ACE project is built on the fly using the files specified in <span style=" color: #172B4C;">/src/filelist.tcl </span>. Therefore, if a</p><p class="s26" style="padding-top: 5pt;text-indent: 0pt;line-height: 109%;text-align: left;">new speed grade is selected, the <span style=" color: #172B4C;">filelist.tcl </span>file must be updated to include the new files appropriate to the chosen speed grade.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">(<b>Projects Perspective → Options → Speed Grade</b>). If the speed grade is changed, ACE generates new files named accordingly. These new files are added to the ACE project in both batch and GUI mode (be sure to remove previous speed grade files from the project).</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark86">&zwnj;</a>Batch Flow</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In the root directory, there is a</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_568.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">directory containing</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_569.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">Makefile</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">. Before running the makefile, ensure</p><p style="text-indent: 0pt;text-align: left;"><span><img width="12" height="21" alt="image" src="Image_570.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="44" height="21" alt="image" src="Image_571.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">build</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 46pt;text-indent: -35pt;line-height: 149%;text-align: left;">the prerequisites above have been met. The relative paths within the makefile are intended to be run from the directory. If the makefile is moved to a new location or called outside of this directory, the paths must be</p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 8pt;text-align: left;">amended accordingly.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The batch flow can be used with either ACE-driven integrated synthesis or standalone synthesis in Synplify Pro.</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="62" alt="image" src="Image_572.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">The default flow uses ACE-driven integrated synthesis which requires ACE 10.0 or later.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark87">&zwnj;</a>ACE-Driven Integrated Synthesis (default)</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In this flow, the following folders are created</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="240" height="21" alt="image" src="Image_573.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build/results/ace/impl_1/syn</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">•</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">netlist.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="240" height="21" alt="image" src="Image_574.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build/results/ace/impl_1/pnr</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 8pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">•</p><p class="s34" style="padding-top: 9pt;padding-left: 51pt;text-indent: -9pt;line-height: 117%;text-align: left;"><span><img width="3" height="3" alt="image" src="Image_575.png"/></span> <span class="p">Within this directory, the download and runtime.</span></p><ul id="l14"><li data-list-text="–"><p style="padding-top: 3pt;padding-left: 33pt;text-indent: -7pt;text-align: left;">contains a generated Synplify Pro project and the generated</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="–"><p style="padding-left: 33pt;text-indent: -7pt;text-align: left;">contains the placed and routed design.</p></li></ul><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_576.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/output</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 9pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">directory contains the bitstream and any other files needed for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="264" height="21" alt="image" src="Image_577.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/ace_options.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="62" alt="image" src="Image_578.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">ACE 10.0 or later is required to run ACE-driven integrated synthesis flow.</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l15"><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Custom Synplify Pro options and ACE options can be set in                       .</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark88">&zwnj;</a>Standalone Synthesis in Synplify Pro</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The standalone synthesis makefile target is &quot;make run_ss&quot;. For ACE versions prior to 10.0, or if using the standalone synthesis flow with ACE 10.0 and later, the following folders are created:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="459" height="67" alt="image" src="Image_579.png"/></span></p></li><li data-list-text="•"><p class="s8" style="padding-top: 9pt;padding-left: 31pt;text-indent: -8pt;line-height: 149%;text-align: justify;">/build/results/syn  <span style=" color: #000;">directory – Synplify Pro is executed in batch mode, synthesizing the design, which generates a netlist in </span>/build/results/syn/rev_1/&lt;design_name&gt;.vm <span style=" color: #000;">. If synthesis is unsuccessful, consult </span>/build/results/syn/rev_1/&lt;design_name&gt;.srr <span style=" color: #000;">for details of any synthesis failure.</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="304" height="21" alt="image" src="Image_580.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/synplify_options.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p class="s34" style="padding-top: 4pt;padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="3" height="3" alt="image" src="Image_581.png"/></span> <span class="p">Custom Synplify Pro options can be set in</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_582.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build/results/ace</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 147pt;text-indent: -124pt;text-align: left;">(pre 10.0) directory or</p></li></ul><p style="padding-top: 2pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">contains the placed and routed design.</p><p style="padding-top: 4pt;padding-left: 99pt;text-indent: 0pt;text-align: left;">.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="184" height="21" alt="image" src="Image_583.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build/results/ace/pnr</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 9pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">(10.0 onwards) directory –</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_584.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/output</p><p style="text-indent: 0pt;text-align: left;"/><p class="s34" style="padding-top: 3pt;padding-left: 51pt;text-indent: -9pt;line-height: 117%;text-align: left;"><span><img width="3" height="3" alt="image" src="Image_585.png"/></span> <span class="p">Within this directory, the download and runtime.</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="264" height="21" alt="image" src="Image_586.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/ace_options.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p class="s34" style="padding-top: 6pt;padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="3" height="3" alt="image" src="Image_587.png"/></span> <span class="p">ACE options can be set in</span></p><p style="padding-top: 3pt;padding-left: 25pt;text-indent: 0pt;text-align: center;">directory contains the bitstream and any other files needed for</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark89">&zwnj;</a>Change Default Flow</p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_588.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">REV_DIR</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_589.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">REV_DIR</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If using ACE 10.0 or later and standalone synthesis flow is desired as the default, then a modification is needed to</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">variable of the makefile. Change the</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">variable to a value other than &quot;ace&quot; to force the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">standalone synthesis flow.</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="45" alt="image" src="Image_590.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">$&gt; make run_ss</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="131" alt="image" src="Image_591.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"># Set $REV_DIR = <span style=" color: #036;">&quot;ace&quot; </span><span class="h3">for </span>integrated ACE synthesis by <span class="h3">default</span>, ACE <span style=" color: #090;">10.0 </span>onwards</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Set $REV_DIR to another value, i.e. rev_1, to use separate standalone synthesis by</p><h3 style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">default</h3><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># To override the <span class="h3">default </span>setting of REV_DIR, use the run_ss receipe REV_DIR := ace</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;">Alternatively, call the make flow with the <span style=" color: #172B4C;">run_ss </span>recipe.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark90">&zwnj;</a>Makefile Options</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The makefile supports multiple build flow options:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Command</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Usage</p></td></tr><tr style="height:39pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;line-height: 115%;text-align: left;">Default flow. Regenerate all files in /src/ioring. Synthesize and build a single implementation with ACE.<span class="s33">(†)</span></p></td></tr><tr style="height:27pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make run</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Same as &quot;make, except does not regenerate the ioring files.<span class="s33">(†)</span></p></td></tr><tr style="height:26pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make syn_only</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Synthesis only, using standalone Synplify Pro.</p></td></tr><tr style="height:38pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make pnr_only</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">Run ACE place and route only. This requires synthesis to have previously been run.</p></td></tr><tr style="height:38pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make run_mp</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">Run multiprocess. Synthesize and build multiple implementations with ACE multiprocess.</p></td></tr><tr style="height:26pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make run_ss</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Same as &quot;make run&quot; except uses standalone Synplify Pro.</p></td></tr><tr style="height:26pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make ioring_only</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Regenerate all files in /src/ioring.</p></td></tr><tr style="height:26pt"><td style="width:189pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">$ make clean</p></td><td style="width:303pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Delete all generated and temporary files.</p></td></tr><tr style="height:59pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="64" alt="image" src="Image_592.png"/></span></p><p class="s27" style="padding-left: 13pt;text-indent: 0pt;text-align: left;"> <span class="s22">Note</span></p><p class="s21" style="padding-top: 2pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">† By default uses ACE-driven integrated synthesis (ACE 10.0 or later)</p></td></tr></table><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark91">&zwnj;</a>Constraint Files</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="107" alt="image" src="Image_593.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p class="s26" style="text-indent: 0pt;text-align: left;">At this time, Achronix recommends separate timing constraint ( <span style=" color: #172B4C;">.sdc </span>) files for Synplify Pro and</p><p class="s26" style="padding-top: 5pt;text-indent: 0pt;line-height: 109%;text-align: left;">ACE. Specifically, Achronix does not recommend using the generated <span style=" color: #172B4C;">.scf </span>file from Synplify Pro to constrain the timing within ACE.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition to any I/O ring constraint files, additional constraint files are used in any build flow. Please refer to the Installing the Design → Constraint Files section for a full description of all available constraint files.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="44" height="21" alt="image" src="Image_594.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 2pt;text-indent: 0pt;text-align: left;">/src/</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="100" height="21" alt="image" src="Image_595.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">filelist.tcl</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="87" alt="image" src="Image_596.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">Some designs use multiple <span style=" color: #172B4C;">filelist.tcl </span>files with varying prefixes or suffixes to the &quot;filelist&quot;</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;">filename.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-bottom: 3pt;padding-left: 88pt;text-indent: -77pt;line-height: 149%;text-align: left;">The full list of the files used in the flow, and by which tool, can be determined by referring to the relevant file.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark92">&zwnj;</a>GUI Flow</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="261" alt="image" src="Image_597.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;">When using the GUI projects, any generated files are placed in the GUI project file directory.</p><ul id="l16"><li data-list-text="•"><p style="padding-left: 20pt;text-indent: -8pt;text-align: left;">If generating an entirely separate Synplify Pro project, the netlist generated from that project needs to be imported accordingly into the ACE project.</p></li><li data-list-text="•"><p style="padding-top: 7pt;padding-left: 19pt;text-indent: -8pt;text-align: left;">For ACE, any implementation directory is generated as <span style=" color: #172B4C;">/src/ace/impl_&lt;name&gt; </span>. While using</p><p style="padding-top: 5pt;padding-left: 20pt;text-indent: 0pt;line-height: 117%;text-align: left;">integrated synthesis within the implementation directory there are <span style=" color: #172B4C;">/pnr </span>and <span style=" color: #172B4C;">/syn </span>directories containing the place and route, and integrated synthesis results respectively.</p></li><li data-list-text="•"><p style="padding-top: 2pt;padding-left: 20pt;text-indent: -8pt;line-height: 136%;text-align: left;">For ACE, when I/O Designer is used to generate new IP configuration files, the reference design target directory for those files is <span style=" color: #172B4C;">/src/ioring </span>.</p></li></ul><p style="padding-top: 2pt;text-indent: 0pt;line-height: 17pt;text-align: left;">ACE defaults to <span style=" color: #172B4C;">/src/ace/ioring_design </span>. When saving these files it is necessary to explicitly specify the <span style=" color: #172B4C;">/src/ioring </span>path.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">The design has a pre-generated GUI project file for ACE. This file is located in the file to interactively edit or run builds.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_598.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ace</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">directory. Open this</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="120" height="21" alt="image" src="Image_599.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build/results</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When running builds using the batch flow, both the relevant project files are written under the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">directory. Within this directory are the generated project files for both ACE and Synplify Pro . Both of these project files can be opened in GUI mode and interactively re-run or the builds edited.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark93">&zwnj;</a>Timing Closure</p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_600.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">README.txt</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="144" height="21" alt="image" src="Image_601.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">Release_Notes.txt</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">All of the Achronix customer designs are set to meet timing using the tool versions that they were released</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">against. Please refer to any</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">or</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">files in the root of the project for details of</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="62" alt="image" src="Image_602.png"/></span></p><p class="s35" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Caution!</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Timing closure for the design is not guaranteed when compiling on Windows systems.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the tool versions. Timing is met in both batch and GUI flows on Linux systems.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">For designs compatible with ACE 10.0 or later, timing is met when ACE integrated synthesis is used. Standalone synthesis may have differing synthesis options. Therefore, timing closure on builds using standalone synthesis will not be guaranteed for those designs.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If newer tools are used than those the design was released against, it is generally expected that timing is met. In the event timing is not met, it is suggested the to run ACE multiprocess in order to find a new set of implementation options that close timing. It is suggested to first reset all implementation options to default values before running ACE multiprocess.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_603.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ace_options.tcl</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l17"><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">In GUI mode, when opening the project with a new version of ACE, select <b>Reset all options</b></p><p style="text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="•"><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -8pt;line-height: 117%;text-align: left;">In batch mode, remove any options from the extracted from multiprocess.</p></li></ul><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">file listed under the section marked as</p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark94">&zwnj;</a>Device Setup</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">All reference designs are pre-configured for each device in this way, &lt;DESIGN&gt;/&lt;DEVICE&gt;; however, it might be</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">necessary to change the selected device in synthesis and place and route to match the device being implemented.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark95">&zwnj;</a>Verilog Macro Defines</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To aid in changing between devices, ACE libraries include device-specific simulation and synthesis files. For</p><p style="text-indent: 0pt;text-align: left;"><span><img width="340" height="21" alt="image" src="Image_604.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;ACE_INSTALL_DIR&gt;/libraries/device_models/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">synthesis, these files are named</p><p style="text-indent: 0pt;text-align: left;"><span><img width="156" height="21" alt="image" src="Image_605.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">&lt;DEVICE&gt;_synplify.v</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 128pt;text-indent: 0pt;text-align: left;">. These files include device-specific defines that include or exclude required portions of</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the code.</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">These created defines are named</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="240" height="21" alt="image" src="Image_606.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_&lt;full device name&gt;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">. The code example below shows how</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="143" alt="image" src="Image_607.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 31pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// Support for the AC7t1400 device</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// If this design is intended to be targeted to the AC7t1400 device,</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// then it is necessary to instantiate the SRM, (Serial Rate Monitor).</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// This is required in all AC7t1400 designs, as shown below</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// The define ACX_DEVICE_AC7t1400 is set as follows :</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the defines are used in a design to optionally include device-specific modules:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="239" alt="image" src="Image_608.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">//</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">In simulation by $ACE_INSTALL_DIR/libraries/device_models/</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">AC7t1400_simmodels.v</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">//</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">In synthesis by $ACE_INSTALL_DIR/libraries/device_models/</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">AC7t1400_synplify.v</p><p class="s25" style="padding-top: 1pt;padding-left: 21pt;text-indent: 0pt;text-align: left;">//</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">For this design the above files are selected as follows</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">In simulation, in the appropriate /sim/&lt;simulator&gt;/Makefile In batch build flow, the selection is done in /scripts/</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">create_syn_project.tcl based on the selected device</p><p class="s25" style="padding-top: 1pt;padding-left: 21pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 21pt;text-indent: 0pt;text-align: left;">`ifdef ACX_DEVICE_AC7t1400</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">(* must_keep *) ACX_SRM x_ACX_SRM () /* synthesis syn_noprune=1 */;</p><p class="s25" style="padding-top: 1pt;padding-left: 21pt;text-indent: 0pt;text-align: left;">`endif</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark96">&zwnj;</a>GUI Flow</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When first changing the device, it is necessary to run the GUI flow to target the IP definition files,</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_609.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/acxip</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">, to the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_610.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/ioring</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">new device, and then create new IP generation files,        , properly configured to the new device.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s37" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="a0">Synthesis</a></p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If standalone synthesis is being used, then the first step is to create a netlist targeted to the new device using the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_611.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.prj</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Synplify Pro GUI project. Within    file, make the following changes:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="248" alt="image" src="Image_612.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">#project files</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">add_file -verilog &quot;$ACE_INSTALL_DIR/libraries/device_models/AC7t1400_synplify.v&quot; # &lt;-</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">Update library file to new device</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;">#device options</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">set_option -part AC7t1400 # &lt;- Update selected part</p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;line-height: 127%;text-align: left;">It is suggested to edit the Synplify Pro project file with a text editor, rather than from within the tool. The tool does not recognise the environment variable, <span style=" color: #172B4C;">ACE_INSTALL_DIR </span>that is used to create relative paths to the ACE library files. If the project is edited within the tool, the relative paths are replaced with</p><p style="text-indent: 0pt;line-height: 9pt;text-align: left;">absolute paths, which reduces project portability.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When the above changes are made, synthesis can be performed and a netlist generated.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s37" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="a1">ACE</a></p><p style="padding-top: 6pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">The ACE GUI project must be updated with the following steps:</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><ol id="l18"><li data-list-text="1."><p style="padding-bottom: 1pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">From the <b>Projects Perspective, Options </b>tab, select the new <b>Target Device</b>.</p><p style="padding-left: 136pt;text-indent: 0pt;text-align: left;"><span><img width="354" height="143" alt="image" src="Image_613.jpg"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_614.png"/></span></p><h1 style="padding-left: 25pt;text-indent: 0pt;text-align: center;">Figure 10 • ACE Select Target Device</h1><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="2."><p style="padding-bottom: 1pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Open each of the IP definition files from the <b>Project Perspective, Projects </b>tab, <b>IP </b>selection.</p><p style="padding-left: 155pt;text-indent: 0pt;text-align: left;"><span><img width="301" height="174" alt="image" src="Image_615.jpg"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_616.png"/></span></p><h1 style="padding-left: 25pt;text-indent: 0pt;text-align: center;">Figure 11 • ACE Select IP</h1><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p></li><li data-list-text="3."><p style="padding-bottom: 1pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Within each IP definition file, select the new <b>device</b>.</p><p style="padding-left: 155pt;text-indent: 0pt;text-align: left;"><span><img width="298" height="146" alt="image" src="Image_617.jpg"/></span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_618.png"/></span></p><h1 style="padding-left: 25pt;text-indent: 0pt;text-align: center;">Figure 12 • Select IP Device</h1><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_619.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">acxip</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="4."><h2 style="padding-left: 69pt;text-indent: -52pt;line-height: 136%;text-align: left;">Save <span class="p">all of the IP definition files, (either </span>Ctrl → S <span class="p">on each file, or else the I/O ring generation process saves all files).</span></h2></li><li data-list-text="5."><p class="s6" style="padding-top: 1pt;padding-left: 31pt;text-indent: -13pt;text-align: left;"><a href="#bookmark98" class="a">Run I/O ring generation, in </a><a href="#bookmark98" class="s5">I/O Ring </a>Files<span style=" color: #000;">.</span></p></li></ol><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When the above changes have been made, the design can be placed and routed normally.</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark97">&zwnj;</a>Batch Flow</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_620.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/build/Makefile</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_621.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">DEVICE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">It is recommended that, before running the batch build flow with a new device, the GUI flow is used to update the ACE generated IP files as detailed above. When these files are updated, do the following to change the device:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><ol id="l19"><li data-list-text="1."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">In</p><p style="padding-top: 3pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">, modify the</p><p style="padding-top: 3pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">variable:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="126" alt="image" src="Image_622.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">#</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># If targeting Speedster7t AC7t1500 device, enable the lines below # If using a Speedcore, disable this section</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">#</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Currently supported devices, AC7t1500, AC7t1400, AC7t800 DEVICE  := &quot;AC7t1500&quot;</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="45" alt="image" src="Image_623.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">$&gt; make DEVICE=AC7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_624.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">Makefile</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="2."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -13pt;line-height: 117%;text-align: left;">Alternately, in any call to the invocation:</p></li></ol><p style="padding-top: 3pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">, the default device can be overridden on the command line</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s2" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark99">&zwnj;</a>Running the Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="651" height="1" alt="image" src="Image_625.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This reference design can be targeted to silicon. Pre-compiled bitstreams are included. Runtime scripts are provided to enable running the design. If the design is rebuilt, the same methods and scripts can be used to confirm operation of the new design on the card(s) supported by the design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark100">&zwnj;</a>References</p><p class="s6" style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/runtime-programming-speedster-fpgas-an025" class="a" target="_blank">For full details on how to program bitstreams, run the Tcl script flow and reference the available Tcl commands, refer to </a><a href="https://www.achronix.com/documentation/runtime-programming-speedster-fpgas-an025" class="s4" target="_blank">Runtime Programming of Speedster FPGAs </a>(AN025)<span style=" color: #000;">.</span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark101">&zwnj;</a>Prerequisites</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="64" alt="image" src="Image_626.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;">ACE versions 9.2 or greater supports the bitstream processes detailed in the section below.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The card hosting the supported device must be powered up and connected via USB to the host computer. It is recommended that the host computer should have the same ACE version that was used to build the design. For the specific ACE version used, consult the release notes or the README files within the design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="173" alt="image" src="Image_627.png"/></span></p><p class="s35" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Warning</h2><p style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;"><a href="https://www.achronix.com/documentation/ace-installation-and-licensing-guide-ug002" class="s38" target="_blank">If ACE is installed on Linux, it is often necessary to grant permission to ACE to access the USB ports. This process can vary according to the Linux distribution. For full details on installing ACE, refer to the </a><a href="https://www.achronix.com/documentation/ace-installation-and-licensing-guide-ug002" class="s4" target="_blank">ACE Installation and Licensing Guide </a><a href="https://www.achronix.com/documentation/ace-installation-and-licensing-guide-ug002" class="s5" target="_blank">(UG002)</a><a href="https://www.achronix.com/documentation/ace-installation-and-licensing-guide-ug002" class="s38" target="_blank">.</a></p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;">As of ACE release 10.3, Achronix will no longer publish ACE GUI help in the form of a PDF user guide. The contents are accessible via the the built-in ACE help system.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark102">&zwnj;</a>Files and Directories</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The runtime bitstreams and scripts are distributed in the following directories:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="500" height="180" alt="image" src="Image_628.jpg"/></span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: center;">Figure 13 • Runtime File Directory Structure</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark103">&zwnj;</a>Runtime</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Program the hex bitstream and execute the runtime script to demonstrate the design on the FPGA.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark104">&zwnj;</a>Programming the Bitstream</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Download the reference design, then follow these steps:</p><ol id="l20"><li data-list-text="1."><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Open ACE.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="352" height="21" alt="image" src="Image_629.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;/&lt;device&gt;_&lt;board&gt;/demo/scripts</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="2."><p style="padding-top: 8pt;padding-left: 31pt;text-indent: -13pt;line-height: 118%;text-align: left;">Within the Tcl console window, navigate to the directory.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_630.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACVPxxxxxx</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="3."><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Obtain the JTAG ID of the connected card. The ID should be in the form       .</p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_631.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">jtag_id</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="4."><p style="padding-top: 9pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Assign this value to the Tcl variable     .</p><p style="padding-top: 6pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">The sequence for these steps is illustrated in the following example.</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="600" height="160" alt="image" src="Image_632.jpg"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_633.png"/></span></p><h1 style="padding-left: 173pt;text-indent: 0pt;text-align: left;">Figure 14 • Setting the jtag_id Variable</h1><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_634.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">program_hex_file</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="5."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Program the bitstream, ensuring the correct device version,</p></li></ol><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_635.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">program_hex_file</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="600" height="243" alt="image" src="Image_636.jpg"/></span></p><p style="padding-top: 9pt;padding-left: 31pt;text-indent: 0pt;line-height: 118%;text-align: left;">It is recommended to use relative paths from the current directory. The JTAG port if it has not yet been opened.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 32pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_637.png"/></span></p><h1 style="padding-top: 2pt;padding-left: 173pt;text-indent: 0pt;text-align: left;">Figure 15 • Programming the Bitstream</h1><p style="padding-top: 3pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">, is used.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 12pt;text-indent: 0pt;text-align: left;">opens the</p><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="63" alt="image" src="Image_638.png"/></span></p><p class="s39" style="padding-top: 9pt;padding-left: 29pt;text-indent: -20pt;line-height: 112%;text-align: left;"><span class="s3"> </span>Some designs may contain scripts within the <span style=" color: #172B4C;">demo/scripts </span>directory, performing all the steps listed above. For more information, consult the release notes/readme stored in each design.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark105">&zwnj;</a>Running the Design</p><ol id="l21"><li data-list-text="1."><p style="padding-top: 7pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Source the runtime script to execute it. This publishes status and results to the console.</p></li></ol><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 42pt;text-indent: 0pt;text-align: left;"><span><img width="600" height="195" alt="image" src="Image_639.jpg"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="217" alt="image" src="Image_640.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;padding-left: 20pt;text-indent: 0pt;text-align: justify;">The warning that the JTAG port is already open is expected. The JTAG port was opened in the previous programming step. The runtime scripts include a command to open the JTAG port in the event that it was closed since the device was programmed.</p><p style="padding-top: 4pt;padding-left: 20pt;text-indent: 0pt;text-align: justify;">To aid revision control of builds, the Achronix supplied tool flow creates bitstreams with the major and minor version numbers included into the bitstream name,</p><p style="padding-top: 3pt;padding-left: 20pt;text-indent: 0pt;text-align: justify;">( <span style=" color: #172B4C;">my_design_top.1.12.hex </span>). The major and minor version numbers are defined within the</p><p class="s8" style="padding-top: 4pt;padding-left: 20pt;text-indent: 3pt;line-height: 111%;text-align: justify;">/src/include/version_defines.svh <span style=" color: #000;">file; in addition these values populate the version registers within the register control block. Thus, it is possible to correlate between the name of a bitstream and the internal version used to indicate which build is being used.</span></p><p style="text-indent: 0pt;text-align: left;"/><h1 style="padding-left: 170pt;text-indent: 0pt;text-align: left;">Figure 16 • Executing the Runtime Script</h1><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark106">&zwnj;</a>Monitoring the Board Status</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If applicable, observe the four multicolor LEDs on the card and ensure they match the design documented behavior. The color displayed on a specific LED is determined by the setting of the pair of bits for each LED in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_641.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">led_l</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">8-bit    bus as illustrated in the following tables.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 39 • VectorPath S7t-VG6 Card Multicolor LEDs</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s41" style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">LED<span class="s42">(†)</span></p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">Signal</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">FPGA Pin</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Color</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Behavior</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">FPGA Pin Name</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">Vertical Location</p></td></tr><tr style="height:31pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">D3</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_642.png"/></span></p><p class="s13" style="padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[0]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AP17</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 0</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Bottom (nearest the board).</p></td></tr><tr style="height:31pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="17" alt="image" src="Image_643.png"/></span></p><p class="s13" style="padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[4]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AN16</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE1_BIT_1 0</p></td></tr><tr style="height:25pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">D4</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_644.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[1]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">AR17</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">GPIO_N0_BYTE2_BIT_1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Second position.</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s41" style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">LED<span class="s42">(†)</span></p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">Signal</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">FPGA Pin</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Color</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Behavior</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">FPGA Pin Name</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">Vertical Location</p></td></tr><tr style="height:31pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_645.png"/></span></p><p class="s13" style="padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[5]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AR16</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE1_BIT_1 1</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:31pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">D5</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_646.png"/></span></p><p class="s13" style="padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[2]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AT17</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 2</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Third position.</p></td></tr><tr style="height:31pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_647.png"/></span></p><p class="s13" style="padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[6]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AR19</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 6</p></td></tr><tr style="height:31pt"><td style="width:35pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">D6</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_648.png"/></span></p><p class="s13" style="padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[3]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AV18</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 3</p></td><td style="width:104pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Top position.</p></td></tr><tr style="height:25pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_649.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-right: 18pt;text-indent: 0pt;text-align: right;">led_l[7]</p></td><td style="width:65pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">AT20</p></td><td style="width:55pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Green</p></td><td style="width:74pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:95pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">GPIO_N0_BYTE2_BIT_7</p></td></tr><tr style="height:60pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="7"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="66" alt="image" src="Image_650.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 8pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† An LED turns yellow when both <span style=" color: #172B4C;">led_l </span>bits for that particular LED are set low.</p></td></tr></table><h1 style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 40 • VectorPath 815 Card Multicolor LEDs</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s41" style="padding-top: 6pt;padding-left: 10pt;text-indent: 0pt;text-align: left;">LED<span class="s42">(†)</span></p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-right: 19pt;text-indent: 0pt;text-align: right;">Signal</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">FPGA Pin</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Color</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Behavior</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">FPGA Pin Name</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">Vertical Location</p></td></tr><tr style="height:31pt"><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">LED1</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_651.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[0]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AP17</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 0</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Bottom (nearest the board).</p></td></tr><tr style="height:31pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_652.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[4]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AN16</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE1_BIT_1 0</p></td></tr><tr style="height:31pt"><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">LED2</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_653.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[1]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AR17</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 1</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Second position.</p></td></tr><tr style="height:31pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_654.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[5]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AR16</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE1_BIT_1 1</p></td></tr><tr style="height:31pt"><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">LED3</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_655.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[2]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AT17</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 2</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Third position.</p></td></tr><tr style="height:31pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_656.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[6]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AR19</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 6</p></td></tr><tr style="height:31pt"><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">LED4</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_657.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[3]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AV18</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Green</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 3</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Top position.</p></td></tr><tr style="height:31pt"><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="18" alt="image" src="Image_658.png"/></span></p><p class="s13" style="padding-right: 17pt;text-indent: 0pt;text-align: right;">led_l[7]</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">AT20</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Orange</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Active Low</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 5pt;text-indent: 0pt;text-align: left;">GPIO_N0_BYTE2_BIT_ 7</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:44pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s41" style="padding-top: 6pt;padding-left: 10pt;text-indent: 0pt;text-align: left;">LED<span class="s42">(†)</span></p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">Signal</p></td><td style="width:64pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">FPGA Pin</p></td><td style="width:50pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">Color</p></td><td style="width:73pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">Behavior</p></td><td style="width:94pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">FPGA Pin Name</p></td><td style="width:103pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">Vertical Location</p></td></tr><tr style="height:61pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="7"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="66" alt="image" src="Image_659.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 8pt;padding-left: 13pt;text-indent: 0pt;text-align: left;">† An LED turns yellow when both <span style=" color: #172B4C;">led_l </span>bits for that particular LED are set low.</p></td></tr></table><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark107">&zwnj;</a>Simulating the Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_660.png"/></span></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark108">&zwnj;</a>Supported Simulators</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Reference designs are provided with a simulation environment. Scripts for Mentor QuestaSim, Synopsys VCS and Aldec Riviera simulators are included.</p><p class="s7" style="padding-top: 15pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark109">&zwnj;</a>Location</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="44" alt="image" src="Image_661.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_662.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/vcs</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="12" height="21" alt="image" src="Image_663.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="21" alt="image" src="Image_664.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">questa</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 52pt;text-indent: -41pt;line-height: 149%;text-align: left;">All designs have a <span style=" color: #172B4C;">/sim </span>directory located in the design root directory. Within this directory there are     , and <span style=" color: #172B4C;">/riviera </span>directories for each of the simulators.</p><p class="s7" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark110">&zwnj;</a>Simulation Flows</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Where applicable, the simulation supports a number of flow options which offer a balance between speed and accuracy. Not all flow options are available for all reference designs. The relevant makefiles list the flow options that can be set.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark111">&zwnj;</a>Standalone</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Any NAP in the design uses a standalone model bound to the NAP, modelling memory behavior. This mode is the quickest simulation to run, but is the least cycle accurate. The NAP only interacts with its own memory model.</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Therefore, this mode does not support multiple NAPs designed to access a common memory. To enable this mode</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_665.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_666.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">STANDALONE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">in the supplied reference design, set the    variable in the simulation makefile to        .</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: justify;"><a name="bookmark112">&zwnj;</a>Full-Chip BFM</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;">This uses a model of the full chip, with cycle-accurate NoC. There are bus functional models (BFMs) for all the hardened interfaces around the NoC. These BFMs have representative delays, allowing this mode to offer near cycle-accurate simulations. This mode does not require the interface subsystems to perform initialization and calibration steps, offering a quicker iterative time compared to a full cycle-accurate simulation.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: justify;"><a name="bookmark113">&zwnj;</a>Full-Chip RTL</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This mode uses the full Register Transfer Level (RTL) of the subsystem combined, if necessary, with a cycle- accurate model of any necessary external component (such as a memory). This configuration gives a fully cycle-</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_667.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">To obtain the encrypted RTL of the GDDR/DDR or PCIe subsystems, a second licensed simulation package is required. Please contact Achronix Support to arrange licensing and access to this package.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">accurate simulation representing the final silicon operation. For most of these simulations, it is necessary to configure the relevant subsystems using the provided configuration files. As these simulations are using the full RTL of the subsystem, they run slower than the BFM equivalent simulations, while offering complete timing accuracy.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_668.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To enable this mode in the supplied reference design, set the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_669.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 89pt;text-indent: 0pt;text-align: left;">.</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">variable in the simulation makefile to</p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark114">&zwnj;</a>Build Options</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within each simulator directory is a makefile. This makefile can be edited to configure the simulation to suit the user design. The following variables need to be set:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="44" alt="image" src="Image_670.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW <span style=" color: #000;">– to match</span></p><p class="s8" style="padding-top: 5pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_BFM</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_671.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">STANDALONE</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l22"><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 111pt;text-indent: -88pt;text-align: left;">the selected simulation flow. The options (detailed in the makefile) are       ,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_672.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 111pt;text-indent: 0pt;text-align: left;">or         .</p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_673.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">TOP_LEVEL_MODULE</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 135pt;text-indent: -112pt;text-align: left;">– preset for the supplied design. However, if the design is ported to the user</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">testbench, this variable must be updated.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="444" height="44" alt="image" src="Image_674.png"/></span></p></li><li data-list-text="•"><p class="s8" style="padding-top: 8pt;padding-left: 34pt;text-indent: -11pt;text-align: left;">ACX_DEVICE_INSTALL_DIR <span style=" color: #000;">– points to the directory (normally under ACE) where the target device files</span></p><p style="padding-top: 5pt;padding-left: 31pt;text-indent: 0pt;line-height: 117%;text-align: left;">are stored. For example, <span style=" color: #172B4C;">$ACE_INSTALL_DIR/system/data/AC7t1500 </span>. For further information consult the I/O ring simulation installation instructions.</p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark115">&zwnj;</a>Prerequisites</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Before running any installation, ensure the following are configured:</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_675.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 10pt;padding-left: 31pt;text-indent: -8pt;line-height: 117%;text-align: left;">	environment variable. This should point to the ACE installation directory where the ACE executable is located.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_676.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">VCS_HOME</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Path to the required simulator. For VCS this should also include the      environment variable.</p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark116">&zwnj;</a>Auto File List Generation</p><p style="text-indent: 0pt;text-align: left;"><span><img width="470" height="67" alt="image" src="Image_677.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="28" height="21" alt="image" src="Image_678.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">../</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;line-height: 149%;text-align: left;">The simulation file list is auto-generated from the <span style=" color: #172B4C;">../../src/filelist.tcl </span>file. The script to create the simulation file list is <span style=" color: #172B4C;">../../scripts/create_sim_project.tcl </span>, and it uses a template file</p><p style="text-indent: 0pt;text-align: left;"><span><img width="198" height="44" alt="image" src="Image_679.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">resultant file, <span style=" color: #172B4C;">sim_filelist.f</span></p><p class="s8" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">filelist.tcl <span style=" color: #000;">.</span></p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="84" height="21" alt="image" src="Image_680.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">../../src/</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">scripts/sim_template.f <span style=" color: #000;">or </span>../../scripts/sim_template_bfm.f <span style=" color: #000;">to define the general simulation options. The create script is called by the specific simulator makefile as detailed in the following example. The</span></p><p style="padding-top: 2pt;padding-left: 159pt;text-indent: 0pt;text-align: left;">, combines the template contents with the specific list of files in</p><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark117">&zwnj;</a>Files</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_681.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/vendor</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In each</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_682.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">makefile</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-left: 25pt;text-indent: -2pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">simulation.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_683.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_bfm.f</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 8pt;padding-left: 25pt;text-indent: -2pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 38pt;text-indent: 0pt;text-align: left;">directory the following scripts are located:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">– makefile supporting the various simulation flows. Default target is to compile and run the</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 67pt;text-indent: 0pt;text-align: left;">– (Full-chip BFM flow only) List of system files used by the full-chip BFM flow. Any</p><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">user defines can also be added to this file.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_684.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 8pt;padding-left: 132pt;text-indent: -124pt;text-align: center;">– (Full-chip RTL flow only) List of system files used by the full-chip RTL flow. Also</p><p style="text-indent: 0pt;text-align: left;"><span><img width="176" height="21" alt="image" src="Image_685.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;subsystem name&gt;_FULL</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_686.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">GDDR6_2_FULL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 25pt;text-indent: 0pt;text-align: center;">contains any defines required to specify which subsystems should be cycle-accurate RTL rather than BFM.</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;line-height: 117%;text-align: left;">The defines are named as added to this file.</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">, i.e.,</p><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">. Any user defines can also be</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark118">&zwnj;</a>VCS Only</p><p style="text-indent: 0pt;text-align: left;"><span><img width="224" height="21" alt="image" src="Image_687.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">fullchip_bfm_vcs_waiver.cfg</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 10pt;padding-left: 25pt;text-indent: -2pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="272" height="21" alt="image" src="Image_688.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">session.sim_output_pluson.vpd.tcl</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 25pt;text-indent: -2pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><br/></p><ul id="l23"><li data-list-text="–"><p style="padding-left: 18pt;text-indent: -7pt;text-align: left;">(Full-chip BFM flow only) Waiver file to remove benign warnings.</p><p style="padding-top: 9pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">– session file for DVE waveform viewer.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_689.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">wave.do</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark119">&zwnj;</a>QuestaSim and Riviera Only</p><p style="text-indent: 0pt;text-align: left;"><br/></p></li></ul></li><li data-list-text="•"><p style="padding-top: 3pt;padding-left: 2pt;text-indent: -2pt;text-align: right;"/></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 2pt;text-indent: -2pt;text-align: right;"/></li></ul><p style="padding-top: 3pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">– waveform file.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="176" height="21" alt="image" src="Image_690.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">qsim_&lt;design_name&gt;.do</p><p style="text-indent: 0pt;text-align: left;"/><ul id="l24"><li data-list-text="–"><p style="padding-left: 21pt;text-indent: -7pt;text-align: left;">non-makefile GUI flow. OS independent.</p></li></ul><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark120">&zwnj;</a>RTL Simulation Defines</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_691.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FLOW</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="104" height="21" alt="image" src="Image_692.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FULLCHIP_RTL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To compile and run the Full-Chip RTL flow, it is necessary to enable SystemVerilog defines for the simulation</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">compilation. Setting the simulation makefile</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">variable to</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">instructs the makefile to include</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_693.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the              file in the compilation command line.</p><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Any required defines to toggle simulation blocks from BFM model to full RTL are enabled within the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_694.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="152" height="21" alt="image" src="Image_695.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">system_files_rtl.f</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 116pt;line-height: 117%;text-align: left;">file. For example, if using the GDDR6 reference design, and it is desired to simulate GDDR6 memory controller 1 with the full RTL, but leave all other GDDR6 controllers using the BFM model, the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="127" alt="image" src="Image_696.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;"># Define GDDR Data Rate</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">+define+GDDR6_DATA_RATE_16</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="padding-left: 48pt;text-indent: -48pt;line-height: 115%;text-align: left;"># &lt;----- For GDDR6 RTL simulation the user must enable one of the data rates.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_14</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">//+define+GDDR6_DATA_RATE_12</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;"># Turn on GDDR RTL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 127pt;text-indent: 0pt;text-align: left;">file must be edited as follows:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="175" alt="image" src="Image_697.png"/></span></p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Enable the desired GDDR memory controllers below</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"># Any undefined controllers will use their BFM model</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_0_FULL</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">+define+ACX_GDDR6_1_FULL   # &lt;--- User enables this define</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_2_FULL</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_3_FULL</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_4_FULL</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_5_FULL</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_6_FULL</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//+define+ACX_GDDR6_7_FULL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The available defines to enable full RTL for each module, rather than the BFM, are listed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 41 • Simulation RTL defines</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s41" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Module <span class="s42">(1)(2)</span></p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Define</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 0</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_0_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 1</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_1_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 2</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_2_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 3</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_3_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 4</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_4_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 5</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_5_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 6</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_6_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6 controller 7</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_7_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">DDR4 controller</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DDR4_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet subsystems (both)</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_ETHERNET_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe Controller 0 (×8)</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_PCIE_0_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">PCIe controller 1 (×16)</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_PCIE_1_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GPIO North block</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GPIO_N_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GPIO South block</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_GPIO_S_FULL</p></td></tr><tr style="height:21pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">All SerDes lanes</p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_SERDES_FULL</p></td></tr><tr style="height:31pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">All PLLs and Clock Generators <span class="s17">(3)</span></p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_CLK_NW_FULL, ACX_CLK_NE_FULL, ACX_CLK_SW_FULL, ACX_CLK_SE_FULL</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:220pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s41" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Module <span class="s42">(1)(2)</span></p></td><td style="width:272pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Define</p></td></tr><tr style="height:115pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="2"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="138" alt="image" src="Image_698.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><ol id="l25"><li data-list-text="1."><p class="s14" style="padding-top: 5pt;padding-left: 29pt;padding-right: 15pt;text-indent: -11pt;text-align: left;">Locations and names of each of the interface subsystems are visible using the ACE IP Configuration perspective, and selecting the I/O layout diagram.</p></li><li data-list-text="2."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;padding-right: 18pt;text-indent: -11pt;text-align: left;">Not all interface subsystems are available in every device. Please consult the device datasheet to confirm the precise number and naming of each subsystem.</p></li><li data-list-text="3."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;padding-right: 23pt;text-indent: -12pt;text-align: left;">All four defines, one for each corner, must be defined together. Due to shared entities, it is not possible to only define a subset of PLLs and clock generators for RTL simulation.</p></li></ol></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_699.png"/></span></p><p class="s35" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Warning!</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">Enabling full RTL simulation for modules increases simulation time. If several modules are enabled, the simulation time could be extended by significant amounts.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark121">&zwnj;</a>GDDR6 BFM Memory Size</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">As previously described, the GDDR6 is supported with both BFM and RTL models for simulation. To set the supported memory size in RTL, the appropriate GDDR6 model must be instantiated in the testbench. Alternatively, when using the GDDR6 BFM model it is possible to switch the model between supporting a 16Gb and an 8Gb sized device.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">By default, the GDDR6 BFM is configured to support a 16Gb device (two 8Gb channels). To set the GDDR6 BFM to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="67" alt="image" src="Image_700.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">ACX_GDDR6_BFM_8Gb</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;">It is recommended that the define is set in the <span style=" color: #172B4C;">/sim/&lt;simulator&gt;/system_files_bfm.f </span>file.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">support only 8Gb per device (two 4Gb channels), set the following define for all GDDR6 controller modules:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="98" alt="image" src="Image_701.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p class="s26" style="text-indent: 0pt;text-align: left;">The define <span style=" color: #172B4C;">ACX_GDDR6_BFM_8Gb </span>applies to all GDDR6 BFMs within the DSM. It is not possible to set</p><p class="s26" style="padding-top: 2pt;text-indent: 0pt;line-height: 88%;text-align: left;">different GDDR6 BFMs to different memory sizes. This applies to simulation only. In hardware, GDDR6 controllers may be individually configured to match the size of the respective connected GDDR6 devices.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark122">&zwnj;</a>Runtime Programming Scripts</p><p style="text-indent: 0pt;text-align: left;"><span><img width="44" height="21" alt="image" src="Image_702.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Many of the reference designs make use of a control module within the user design (</p><p style="text-indent: 0pt;text-align: left;"><span><img width="164" height="21" alt="image" src="Image_703.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">reg_control_block.sv</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 123pt;line-height: 109%;text-align: left;">). This module creates a set of user registers within the reference design which are used for controlling and monitoring the test during runtime (when the chip is in user mode). The programming of these registers is distinct from the configuration phase of the device, when the static configuration is loaded into the various interface subsystems CSR (Control and Status Registers) memory space. These user registers give the</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">design flexibility in configuration, can be used for version control and to determine design capabilities, and can control and monitor sequences and tests.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark123">&zwnj;</a>Simulation Command Files</p><p style="text-indent: 0pt;text-align: left;"><span><img width="144" height="21" alt="image" src="Image_704.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_control_block</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The            contains a ACX_NAP_AXI_MASTER, which controls the generated user registers.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_705.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.txt</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Programming of these registers can then be performed using a simulation command file. In simulation, this command file is read by the BFM model of the FPGA Configuration Unit (FCU). The commands in the simulation command file are transferred to the ACX_NAP_AXI_MASTER, which in turn performs the desired operation on the</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">user registers in the reference design. By convention, simulation command files are text files with a</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">extension. They have the same format as the &quot;Configuration File Format&quot; shown in Device Simulation Model.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark124">&zwnj;</a>Runtime Programming Scripts</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Simulation command files are generated from a runtime programming script. Runtime programming scripts are written in Tcl, and can be executed in the ACE Tcl console directly on the hardware. By using the same runtime programming script to generate the simulation command file, the same sequence of operations can be tested in both simulation and hardware.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="431" alt="image" src="Image_706.png"/></span></p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;"># Include any utility files that may have common functions source AC7t1500_common_utils.tcl</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;"># Define simulation command filename name and location. # Path is relative to this script location</p><p class="s25" style="text-indent: 0pt;text-align: left;">set OUTPUT_FILENAME &quot;../../sim/&lt;simulation command filename&gt;.txt&quot;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;"># Process any input arguments</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;line-height: 115%;text-align: left;"># IMPORTANT : This must be included for the reg_lib_sim_generate option ac7t1500::process_args $argc $argv</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;"># Open the simulation command file.</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;line-height: 115%;text-align: left;"># File will only be created if not running under ACE # Pass script name, ($argv0), for header ac7t1500::open_command_file $OUTPUT_FILENAME $argv0</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;"># When running under ACE, ensure jtag port is open</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;"># When generating a simulation command file, this call is ignored. ac7t1500::open_jtag</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: justify;"># # #</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">Test code starts here</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;"># #</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">Test code ends here</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">There are a number of key sections to a runtime programming script. These are detailed as follows:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="220" alt="image" src="Image_707.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">#</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;"># Close command file</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;"># File will only exist when not running under ACE ac7t1500::close_command_file $OUTPUT_FILENAME</p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;line-height: 128%;text-align: left;">The register library Tcl functions make use of a namespace, based on the device, in order to use common function names across multiple devices. The format of a command is <span style=" color: #172B4C;">&lt;device</span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;line-height: 109%;text-align: left;">namespace&gt;::function() <span style=" color: #333;">. The previous example is for the Speedster7t AC7t1500 FPGA. When using a different device, change the namespace of the command to the respective desired device.</span></p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark125">&zwnj;</a>Simulation Command File Generation</p><p class="s6" style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/runtime-programming-speedster-fpgas-an025" class="a" target="_blank">The runtime programming script and the simulation command file both make use of the device register library built into ACE. Full details on this register library can be found in </a><a href="https://www.achronix.com/documentation/runtime-programming-speedster-fpgas-an025" class="s4" target="_blank">Runtime Programming of Speedster FPGAs </a>(AN025)<span style=" color: #000;">. To generate the simulation command file, ACE is run in batch mode using the runtime programming script, as follows:</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="78" alt="image" src="Image_708.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"># Call to ACE in batch mode to create a simulation command file</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;">ace -batch -script_file &lt;path to runtime programming script&gt; -script_args &quot;- reg_lib_sim_generate 1 -device $(BASE_NAME)&quot;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">For the reference designs that make use of a simulation command file, the generation command is included in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="208" height="21" alt="image" src="Image_709.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/&lt;simulator&gt;/Makefile</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_710.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 156pt;line-height: 149%;text-align: left;">. The simulation command file is generated in the location specified in the runtime programming script. In the reference designs, the simulation command file is written to the</p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 8pt;text-align: left;">directory so it is available for all simulators. An example simulation command file can be found in the section</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">&quot;Configuration File Format&quot;.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark126">&zwnj;</a>reg_lib_sim_generate</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">It is necessary for ACE to distinguish between a runtime programming script that is being executed in hardware (and so might need to open jtag ports, or poll for register responses) and a runtime programming script that is being used to create a simulation command file. In order to separate these two modes, an embedded variable in the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_711.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_lib_sim_generate</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">device register library is used:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_712.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_lib_sim_generate</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">When ACE is running against hardware, executed directly in the ACE Tcl console.</p><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When ACE is executed in batch mode, using the</p><p style="padding-top: 3pt;padding-left: 34pt;text-indent: 0pt;text-align: left;">.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 78pt;text-indent: 0pt;text-align: left;">is not set, and the Tcl script commands are</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="21" alt="image" src="Image_713.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ace</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">command from the previous example,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_714.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_lib_sim_generate</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 128pt;line-height: 117%;text-align: left;">is set. ACE therefore translates the runtime programming script Tcl commands into equivalent simulation commands and writes these to the simulation command file.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_715.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">reg_lib_sim_generate</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">If it is necessary for commands to vary between hardware and simulation (for example, in hardware it is possible to run extended tests with many millions of transactions which would be infeasible to simulate) then the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="68" height="21" alt="image" src="Image_716.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;device</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="308" height="21" alt="image" src="Image_717.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">namespace&gt;::get_reg_lib_sim_generate()</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 128pt;line-height: 149%;text-align: left;">variable can be used within the runtime programming script to select separate hardware and simulation control flows. The state of the variable can be read using the Tcl function,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="174" alt="image" src="Image_718.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Use function get_reg_lib_sim_generate to determine if this script is being run under hardware or simulation</p><p class="s25" style="padding-left: 32pt;text-indent: -21pt;line-height: 115%;text-align: left;">if { ![ac7t1500::get_reg_lib_sim_generate] } { # Hardware test - test 10M packets</p><p class="s25" style="padding-left: 32pt;text-indent: 0pt;text-align: left;">set num_pkts 10000000</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">} else {</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Simulation test - test 1000 packets set num_pkts 1000</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">}</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 242pt;text-indent: 0pt;text-align: left;">, as in the following example.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark127">&zwnj;</a>Testbench Sequence</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When using the simulation command file, it is important to ensure that it is applied in the right sequence to correspond to when it would be executed in hardware.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The runtime programming script is executed when the device is in user mode. This follows the configuration mode when the bitstream is loaded into the interface subsystems and the fabric. The mode is indicated by</p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_719.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FCU_CONFIG_USER_MODE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the               pin on a Speedster7t device. Execution of the simulation command file should</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">only occur when this signal has been asserted. For full details of the configuration pins and programming modes,</p><p class="s6" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-configuration-user-guide-ug094" class="a" target="_blank">see the </a><a href="https://www.achronix.com/documentation/speedster7t-configuration-user-guide-ug094" class="s4" target="_blank">Speedster7t Configuration User Guide </a>(UG094)<span style=" color: #000;">.</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="255" alt="image" src="Image_720.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;">// Create signal to indicate device configuration state</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;line-height: 115%;text-align: left;">// When set, device is in user mode logic chip_ready;</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;">// Instantiate the DSM model, (device dependant)</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME `ACX_DEVICE_NAME (</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">.FCU_CONFIG_USER_MODE (chip_ready)</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Programming sequence initial</p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;">begin</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// Device configuration phase. Use ACE generated configurations</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">An example sequence, showing the connections to the DSM model, the device configuration, and the runtime programming sequence follows.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="271" alt="image" src="Image_721.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">// These configurations perform the same function as loading the bitstream</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">`include &quot;../../src/ioring/&lt;design name&gt;_sim_config.svh&quot;</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">// Wait for device to enter user mode while ( chip_ready !== 1&#39;b1 )</p><p class="s25" style="padding-left: 21pt;text-indent: 0pt;text-align: left;">@(posedge clk);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;">// Device now in user mode</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">// Execute simulation command file to perform runtime programming</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME.fcu.configure( &quot;../&lt;simulation command file&gt;.txt&quot;, &quot;full&quot;);</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">// When simulation command file completes, test is done</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">$finish</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">end</p><p style="text-indent: 0pt;text-align: left;"/><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark128">&zwnj;</a>Running the Simulation</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_722.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">Makefile</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">For all simulator flows, there is a following build options.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="174" alt="image" src="Image_723.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">$ make</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">: Default flow. Compile with no debug options, run in batch mode</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">writing the output to a VPD file.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">$ make run</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">$ make debug variables).</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">: Same as &quot;make&quot;.</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: Build with debug options (increased visibility of lower level</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">$ make open_dve session file.</p><p class="s25" style="text-indent: 0pt;text-align: left;">$ make clean</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;">Run in batch mode writing to a VPD file.</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: Open the DVE waveform viewer and load the VPD file and viewing</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">: Delete all generated and temporary files.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark129">&zwnj;</a>VCS</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">located in the simulation directory. The makefiles support the</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="95" alt="image" src="Image_724.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">$ make</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">: Default flow. Compile with no debug options, run in batch mode</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">writing the output to a WLF file.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">$ make run</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">$ make debug variables).</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">: Default flow. Same as &quot;make&quot;.</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">: Build with debug options (increased visibility of lower level</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark130">&zwnj;</a>QuestaSim and Riviera</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="79" alt="image" src="Image_725.png"/></span></p><p class="s25" style="padding-top: 1pt;padding-left: 113pt;text-indent: 0pt;text-align: left;">Open GUI with wave.do and allow user to run interactively.</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;">$ make open_wave : Open the GUI waveform viewer. Load the generated WLF file and viewing wave.do file.</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">$ make clean   : Delete all generated and temporary files.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark131">&zwnj;</a>QuestaSim and Riviera Non-Makefile Flow</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To support environments that do not natively support makefiles (such as Windows), there is an additional</p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="21" alt="image" src="Image_726.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">.do</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="87" alt="image" src="Image_727.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;">The following example is shown for QuestaSim. The same steps can be used for Riviera, when run in the</p><p class="s8" style="padding-top: 4pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/riviera <span style=" color: #000;">directory</span></p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">QuestaSim and Riviera non-makefile flow using   files. The following steps are required to use this flow:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_728.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">sim/questa</p><p style="text-indent: 0pt;text-align: left;"/><ol id="l26"><li data-list-text="1."><p style="padding-top: 5pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Navigate to       .</p></li><li data-list-text="2."><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Launch QuestaSim GUI. Typically:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="45" alt="image" src="Image_729.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">$ vsim</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="45" alt="image" src="Image_730.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">$ <span class="h3">do </span>qsim_&lt;design_name&gt;.<span class="h3">do</span></p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="3."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Within the QuestaSim GUI, launch the script:</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="229" alt="image" src="Image_731.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><ul id="l27"><li data-list-text="•"><p style="padding-left: 8pt;text-indent: -8pt;line-height: 127%;text-align: left;">The QuestaSim and Riviera scripts make use of the <span style=" color: #172B4C;">ACE_INSTALL_DIR </span>environment variable. For correct operation of this (or any other) script flow, install ACE in a directory without spaces in the path name. Additionally, the environment variable, <span style=" color: #172B4C;">ACE_INSTALL_DIR </span>, must use &quot;/&quot; as path separators</p><p style="padding-left: 8pt;text-indent: 0pt;line-height: 10pt;text-align: left;">rather than &quot;\&quot;. For example:</p><p class="s8" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">ACE_INSTALL_DIR = C:/achronix/10.0/Achronix_CAD_Environment/Achronix</p></li><li data-list-text="•"><p style="padding-top: 9pt;padding-left: 8pt;text-indent: -8pt;text-align: left;">The <span style=" color: #172B4C;">do </span>script is configured for the <span style=" color: #172B4C;">FULLCHIP_BFM </span>flow. It can be modified to match the</p></li></ul><p class="s8" style="padding-top: 3pt;padding-left: 8pt;text-indent: 3pt;line-height: 14pt;text-align: left;">STANDALONE <span style=" color: #000;">or </span>FULLCHIP_RTL <span style=" color: #000;">flow by selecting the appropriate options commented within the script.</span></p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark132">&zwnj;</a>Results Verification</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">All designs make use of a self-checking testbench which compares the results generated from the RTL to a verified output. The verified output can come from a number of sources, either a math package, a software model, or an</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">RTL behavioral model. The details of the applicable verification source are provided in the details of each individual design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark133">&zwnj;</a>Changing Devices In Simulation</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">All reference designs are pre-configured for each device; However, It might be necessary to change the selected device in simulation to match the device being implemented.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark134">&zwnj;</a>Verilog Macro Defines</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To aid changing between devices, ACE libraries include device-specific simulation and synthesis files. For</p><p style="text-indent: 0pt;text-align: left;"><span><img width="340" height="21" alt="image" src="Image_732.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;ACE_INSTALL_DIR&gt;/libraries/device_models/</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">simulation, these files are named</p><p style="text-indent: 0pt;text-align: left;"><span><img width="172" height="21" alt="image" src="Image_733.png"/></span></p><p class="s8" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">&lt;DEVICE&gt;_simmodels.sv</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 140pt;text-indent: 0pt;text-align: left;">. These files include device-specific defines that include or exclude required portions</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">of the code.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="240" height="21" alt="image" src="Image_734.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_&lt;full device name&gt;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">These created defines are named</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">how the defines are used in a testbench to select the appropriate DSM.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">. The following code example shows</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="141" alt="image" src="Image_735.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 32pt;text-indent: 0pt;text-align: left;">// Include the appropriate DSM utility file which defines the appropriate macros</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">// If an unsupported device is selected, then compilation will fail</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`ifdef ACX_DEVICE_AC7t1500</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">`include &quot;ac7t1500_utils.svh&quot;</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`elsif ACX_DEVICE_AC7t800</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">`include &quot;ac7t800_utils.svh&quot;</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`endif</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="110" alt="image" src="Image_736.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">// Instantiate DSM</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// ACX_DEVICE_NAME is defined in the DSM utility file for the selected device</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME `ACX_DEVICE_NAME (</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">.FCU_CONFIG_USER_MODE (chip_ready)</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">In the previous example, the selected DSM utility file creates another define, ACX_DEVICE_NAME, which matches the full device name. This define is used throughout the testbench to refer to the DSM as shown in the following code example.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark135">&zwnj;</a>Changes Required</p><p style="text-indent: 0pt;text-align: left;"><span><img width="208" height="21" alt="image" src="Image_737.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/&lt;simulator&gt;/Makefile</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_738.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">DEVICE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following steps illustrate how to change the simulated device:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="31" alt="image" src="Image_739.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;"># Define the target device</p><p style="text-indent: 0pt;text-align: left;"/><ol id="l28"><li data-list-text="1."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">In</p><p style="padding-top: 3pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">, modify the</p><p style="padding-top: 3pt;padding-left: 18pt;text-indent: 0pt;text-align: left;">variable:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="47" alt="image" src="Image_740.png"/></span></p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Devices currently supported; AC7t1500, AC7t1400 and AC7t800ES0 DEVICE  := AC7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="45" alt="image" src="Image_741.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">$&gt; make DEVICE=AC7t800</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_742.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">Makefile</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="2."><p style="padding-top: 3pt;padding-left: 31pt;text-indent: -13pt;line-height: 117%;text-align: left;">Alternately, in any call to the invocation:</p><p style="padding-top: 3pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">, the default device can be overridden on the command line</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="631" height="110" alt="image" src="Image_743.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">#</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Define the target device #</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Devices currently supported; AC7t1500, AC7t1400 and AC7t800ES0 DEVICE  := &quot;AC7t1500&quot;</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="305" height="44" alt="image" src="Image_744.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">For Questa or Riviera GUI mode, modify the <span style=" color: #172B4C;">DEVICE</span></p><p class="s8" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">qsim_&lt;design&gt;_top_ref_design.do  <span style=" color: #000;">:</span></p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="100" height="21" alt="image" src="Image_745.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/sim/questa/</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="3."><p style="padding-top: 6pt;padding-left: 262pt;text-indent: -244pt;text-align: left;">variable in</p></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_746.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">The defines and device names are case sensitive. The correct capitalization must be applied when overriding or specifying a device name.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s2" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark136">&zwnj;</a>Device Simulation Model</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_747.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Many designs require a simulation overlay named the device simulation model (DSM). This package combines the full RTL of the 2D network on chip (NoC) with bus functional models (BFMs) of the interface subsystems that surround the NoC and FPGA fabric. This combination of true RTL for the 2D NoC and models for the interface subsystems allows developing designs within a fast responsive simulation environment, while achieving cycle- accurate interfaces from the NoC, and representative cycle responses from the hard interface subsystems. This simulation environment allows a designer to iterate rapidly to develop and debug their design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark137">&zwnj;</a>Description</p><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_748.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ac7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The DSM provides full RTL code for the NoC, combined with BFMs of the surrounding interface subsystems. The</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">structure is wrapped within a SystemVerilog module named per device (i.e.,</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">of this module within the top-level testbench.</p><p style="padding-top: 4pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">). Instantiate one instance</p><p style="text-indent: 0pt;text-align: left;"><span><img width="192" height="44" alt="image" src="Image_749.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_INITIATOR</p><p class="s8" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_ETHERNET</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="200" height="21" alt="image" src="Image_750.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_HORIZONTAL</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition, the DSM provides binding macros such that binding between elements of a design and the same elements within the device is possible. For example, the design might instantiate a 2D NoC access point (NAP). It is then necessary to bind this NAP instance to the NAP in the correct location within the 2D NoC by using the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="192" height="44" alt="image" src="Image_751.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_RESPONDER <span style=" color: #000;">,</span></p><p style="padding-top: 3pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">,                  ,</p><p class="s8" style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_VERTICAL <span style=" color: #000;">or</span></p><p style="padding-top: 5pt;padding-left: 14pt;text-indent: 0pt;text-align: left;">macro, whichever is appropriate for the design.</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Similarly, it is necessary to bind between the ports on the design and the direct-connection interface (DCI) for the interface subsystem. Each DCI within the device is connected to a SystemVerilog interface. This interface can then be directly accessed from the top-level testbench, and signals assigned between the SystemVerilog interface and the ports on the design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark138">&zwnj;</a>Selecting the Required DSM</p><p class="s9" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark139">&zwnj;</a>DSM Utility Package</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">There is a DSM package for each device, with each DSM representing the specific features of that device. It is therefore necessary to select the correct DSM within a simulation testbench. Selection of the correct DSM is achieved by including the appropriate DSM utility package. The package then creates macros and functions to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_752.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_NAME</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">access the appropriate DSM. The utility package defines the macro</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">instantiate and refer to the DSM. The following DSM utility packages are available.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 42 • DSM Utility Packages</h1><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">, which is then used to</p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Devices</p></td><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 36pt;text-indent: 0pt;text-align: left;">DSM Utility Package</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_NAME</p></td></tr><tr style="height:32pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t1500, AC7t1500ES0</p></td><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="150" height="21" alt="image" src="Image_753.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ac7t1500_utils.svh</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ac7t1500</p></td></tr><tr style="height:32pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t1400, AC7t1400ES0</p></td><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="150" height="21" alt="image" src="Image_754.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ac7t1400_utils.svh</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ac7t1400</p></td></tr><tr style="height:32pt"><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t800, AC7t800ES0</p></td><td style="width:170pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="143" height="21" alt="image" src="Image_755.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ac7t800_utils.svh</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ac7t800</p></td></tr></table><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark140">&zwnj;</a>Device-Specific Simulation Files</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To allow for reusable code, the Achronix simulation flow creates a macro for each device, of the form</p><p style="text-indent: 0pt;text-align: left;"><span><img width="240" height="21" alt="image" src="Image_756.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_&lt;full device name&gt;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 191pt;text-indent: 0pt;text-align: left;">. The appropriate macro is present in simulation (and synthesis) when</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">the appropriate ACE library file is included in the project. These ACE library files are located within the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="592" height="44" alt="image" src="Image_757.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;ACE_INSTALL_DIR&gt;/libraries/device_models/&lt;full device name&gt;_simmodels.sv <span style=" color: #000;">fil</span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;">following table lists the available <span style=" color: #172B4C;">simmodels.sv </span>files, and the device specific macro that each creates.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;text-indent: 0pt;text-align: right;">e. The</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 43 • Simulation Model Files and Defines</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Device</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">Simulation Model File</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">ACX_DEVICE Macro</p></td></tr><tr style="height:32pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t1500</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="174" height="21" alt="image" src="Image_758.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">AC7t1500_simmodels.sv</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_AC7t1500</p></td></tr><tr style="height:32pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t1500ES0</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="198" height="21" alt="image" src="Image_759.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">AC7t1500ES0_simmodels.sv</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_AC7t1500ES0</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Device</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 39pt;text-indent: 0pt;text-align: left;">Simulation Model File</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">ACX_DEVICE Macro</p></td></tr><tr style="height:32pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t1400</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="174" height="21" alt="image" src="Image_760.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">AC7t1400_simmodels.sv</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_AC7t1400</p></td></tr><tr style="height:32pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t1400ES0</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="198" height="21" alt="image" src="Image_761.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">AC7t1400ES0_simmodels.sv</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_AC7t1400ES0</p></td></tr><tr style="height:32pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t800</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="166" height="21" alt="image" src="Image_762.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">AC7t800_simmodels.sv</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_AC7t800</p></td></tr><tr style="height:31pt"><td style="width:137pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">AC7t800ES0</p></td><td style="width:182pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="190" height="21" alt="image" src="Image_763.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">AC7t800ES0_simmodels.sv</p></td><td style="width:173pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_AC7t800ES0</p></td></tr></table><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark141">&zwnj;</a>Instantiate DSM Utility Package</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="285" alt="image" src="Image_764.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 32pt;text-indent: 0pt;text-align: left;">// Include the appropriate DSM utility file which defines the appropriate macros</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">// If an unsupported device is selected, then compilation will fail</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`ifdef ACX_DEVICE_AC7t1500ES0</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">`include &quot;ac7t1500_utils.svh&quot;</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`elsif ACX_DEVICE_AC7t1500</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">`include &quot;ac7t1500_utils.svh&quot;</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`elsif ACX_DEVICE_AC7t800ES0</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">`include &quot;ac7t800_utils.svh&quot;</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">`endif</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 32pt;text-indent: 0pt;text-align: left;">// Instantiate the DSM</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">// ACX_DEVICE_NAME is defined in the DSM utility file for the selected device</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">// Connect the chip_ready signal</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME `ACX_DEVICE_NAME (</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">.FCU_CONFIG_USER_MODE  (chip_ready),</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Using the device specific macros, it is possible to create a general DSM instantiation that can be used for multiple devices. In the following example, the ACX_DEVICE_xxxx macro is used to select the appropriate DSM utility package. The macros subsequently created by the package are then used to select the appropriate DSM.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark142">&zwnj;</a>Version Control</p><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_765.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">readme</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The DSM is version controlled. Within a release, new functions might be added and older functions might be deprecated or replaced. The release is indicated both in the package name</p><p style="text-indent: 0pt;text-align: left;"><span><img width="432" height="21" alt="image" src="Image_766.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACE_&lt;major&gt;.&lt;minor&gt;.&lt;patch&gt;_DSM_sim_&lt;update&gt;.zip/tgz)</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">(</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">root directory of the package.</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">and in the</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">file placed in the</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To ensure that the correct version of the DSM is used, a task must be included within the design testbench to confirm the version compatibility. This function should be instantiated as follows:</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="142" alt="image" src="Image_767.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 21pt;line-height: 115%;text-align: left;">// The ACX_DEVICE_NAME macro is defined for each DSM within its appropriate utility package</p><p class="s25" style="padding-left: 32pt;text-indent: 0pt;text-align: left;">initial begin</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">// Ensure correct version of DSM is being used</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">// This design requires 10.1 as a minimum</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME.require_version(10, 1, 0, 0);</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">end</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark143">&zwnj;</a>require_version( ) Task</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The require_version task has four arguments. In order:</p><ol id="l29"><li data-list-text="1."><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Major Version – Matches the major version of the release</p></li><li data-list-text="2."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Minor Version – Matches the minor version of the release</p></li><li data-list-text="3."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Patch – Matches the patch version of the release (optional)</p></li><li data-list-text="4."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Update – Matches the update number of the release (optional)</p></li></ol><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="102" alt="image" src="Image_768.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">The values can be expressed either as numbers (0-9) or as strings (&quot;0&quot;–&quot;9&quot;) or as letters (&quot;a/A&quot;, &quot;b/B&quot;), with the letters &quot;a&quot; and &quot;b&quot; representing alpha or beta releases. When deciding on the priority of a release, a number represents a more recent release than a letter; therefore, 8.3.alpha (defined as 8,3,&quot;a&quot;,0) precedes the full 8.3 release (designated as 8,3,0,0).</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">If either patch or update is not specified, then these arguments should be set to 0. For example, for the 10.1 release, the arguments would be set as 10,1,0,0.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark144">&zwnj;</a>Example Design</p><p class="s6" style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="#bookmark162" class="a">An example structure of a user testbench, instantiating both the DSM and the user design under test is shown in the following </a>diagram<a href="#bookmark164" class="a">. This example shows the macros required for the responder NAPs, and the DCIs for two instances of the GDDR6 subsystem. For other forms of NAPs, or for other DCI types, such as DDR, consult the </a><a href="#bookmark164" class="s5">Bind Macros </a><a href="#bookmark165" class="a">and </a><a href="#bookmark164" class="s5">DSM Direct-Connect Interfaces </a><a href="#bookmark164">tables.</a></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="500" height="318" alt="image" src="Image_769.png"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: center;"><a name="bookmark162">&zwnj;</a>Figure 17 • Example Simulation Structure</h1><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_770.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">my_nap1</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_771.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">my_dc0_1</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="72" height="21" alt="image" src="Image_772.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">my_dc0_2</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In the previous example, there are two NAPs,</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">and</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">. In addition, there are two direct-connect</p><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_773.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">my_nap2</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">interfaces,</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">and</p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">. In the top-level, testbench bindings are made between the NAPs in the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">design and the NAPs within the device using the ACX_BIND_NAP_RESPONDER macro:</p><ul id="l30"><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">This macro supports inserting the coordinates of the NAP within the 2D NoC in order that the simulation is aligned with physical placement of the NAP on silicon.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">The DCIs are ports on the user design. These ports are assigned to the appropriate signals within the device direct-connect SystemVerilog interface.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="175" alt="image" src="Image_774.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 31pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// Instantiate the DSM</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// Connect the chip ready port</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">// Note : All DSM ports are defined, so can be directly connected if required</p><p class="s25" style="padding-top: 1pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME `ACX_DEVICE_NAME( .FCU_CONFIG_USER_MODE (chip_ready ) );</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 31pt;text-indent: 0pt;text-align: left;">// Set the verbosity options on the messages</p><p class="s25" style="padding-left: 31pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Use the inbuilt set_verbosity() task. initial begin</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The Verilog code to instantiate the example, based on using the Speedster7t AC7t1500 FPGA, follows.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 65pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME.set_verbosity(2);</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">end</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Bind NAPs</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Bind my_nap1 to location 4,5</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_AXI_RESPONDER(dut.my_nap1,4,5);</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Bind my_nap2 to location 2,2</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_AXI_RESPONDER(dut.my_nap2,2,2);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Connect to DC interfaces</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Create signals to attach to direct-connect interface logic                  my_dc0_1_clk;</p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_1_awvalid;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_1_awaddr;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_1_awready;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">.....</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_2_clk;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_2_awvalid;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_2_awaddr;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">logic                my_dc0_2_awready;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">.....</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">// Connect signals to gddr6_xx_dc0 interface within ac7t1500 device</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Inputs to device</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;line-height: 115%;text-align: left;">assign `ACX_DEVICE_NAME.gddr6_xx_dc0.awvalid  = my_dc0_1_awvalid; assign `ACX_DEVICE_NAME.gddr6_xx_dc0.awaddr  = my_dc0_1_awaddr;</p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">....</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Outputs from device</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">assign my_dc0_1_awready = `ACX_DEVICE_NAME.gddr6_xx_dc0.awready;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">....</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">// Connect signals to gddr6_xx_dc0 interface within ac7t1500 device</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Inputs to device</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;line-height: 115%;text-align: left;">assign `ACX_DEVICE_NAME.gddr6_yy_dc0.awvalid  = my_dc0_2_awvalid; assign `ACX_DEVICE_NAME.gddr6_yy_dc0.awaddr  = my_dc0_2_awaddr;</p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">....</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Outputs from device</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">assign my_dc0_2_awready = `ACX_DEVICE_NAME.gddr6_yy_dc0.awready;</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">....</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">// Remember to connect the clock!</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;line-height: 115%;text-align: left;">assign my_dc0_1_clk = `ACX_DEVICE_NAME.gddr6_xx_dc0.clk; assign my_dc0_2_clk = `ACX_DEVICE_NAME.gddr6_yy_dc0.clk;</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="799" alt="image" src="Image_775.png"/></span></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="181" alt="image" src="Image_776.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;">When using bind macros, the column and row coordinates of the target NAP can be specified. To ensure consistency between simulation and silicon, add matching placement constraints to the ACE</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;">placement <span style=" color: #172B4C;">.pdc </span>file, for example:</p><h2 style="padding-top: 2pt;text-indent: 0pt;text-align: left;">In simulation</h2><p class="s8" style="padding-top: 4pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">`ACX_BIND_NAP_AXI_RESPONDER(dut.my_nap1,4,5);</p><h2 style="padding-top: 2pt;text-indent: 0pt;text-align: left;">In place and route</h2><p class="s8" style="padding-top: 4pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">set_placement -fixed {i:my_nap} {s:x_core.NOC[4][5].logic.noc.nap_s}</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark145">&zwnj;</a>set_verbosity( ) Task</p><p style="text-indent: 0pt;text-align: left;"><span><img width="112" height="21" alt="image" src="Image_777.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">set_verbosity</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Alongside specifying the required simulation package version and instantiating the device, the verbosity of the messages that are output from the device simulation model can be controlled. These levels are controlled by the</p><p style="padding-top: 3pt;padding-left: 97pt;text-indent: 0pt;text-align: left;">task. Refer to the previous code sample for an example showing how to call this function.</p><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The verbosity levels are defined in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 44 • Verbosity Levels</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:190pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 58pt;text-indent: 0pt;text-align: left;">Verbosity Level</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:26pt"><td style="width:190pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Print no messages.</p></td></tr><tr style="height:26pt"><td style="width:190pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Print messages from initiator and responder interfaces only.</p></td></tr><tr style="height:26pt"><td style="width:190pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Print messages from level 1 and from each NoC data transfer.</p></td></tr><tr style="height:38pt"><td style="width:190pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">3</p></td><td style="width:302pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Print messages from level 2, port bindings and NoC performance statistics.</p></td></tr></table><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark146">&zwnj;</a>Chip Status Output<a name="bookmark163">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">From initial simulation start, the device operates similarly to its silicon equivalent with an initialization period when the device is in reset. In hardware this occurs during configuration as the bitstream is loaded. After this</p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_778.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FCU_CONFIG_USER_MODE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">initialization period, the device asserts the</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">mode, whereby the design starts to operate.</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">It is suggested that the top-level testbench monitor</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: right;">signal to indicate that it has entered user</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="168" height="21" alt="image" src="Image_779.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">FCU_CONFIG_USER_MODE</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: right;">and delay drive stimulus into the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_780.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">chip_ready</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">device until this signal is asserted (shown in the previous example by use of a testbench        signal).</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark147">&zwnj;</a>Bind Macros</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following bind statements are available.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark164">&zwnj;</a>Table 45 • Bind Macros</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:32pt"><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">Macro</p></td><td style="width:141pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 37pt;text-indent: 0pt;text-align: left;">Arguments <span class="s19">(1)</span></p></td><td style="width:187pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:49pt"><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="193" height="21" alt="image" src="Image_781.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">ACX_BIND_NAP_HORIZONTAL</p></td><td style="width:141pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="157" height="44" alt="image" src="Image_782.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">user_nap_instance <span style=" color: #000;">,</span></p><p class="s20" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">noc_colunm <span style=" color: #000;">, </span>noc_row</p></td><td style="width:187pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="153" height="21" alt="image" src="Image_783.png"/></span></p><p class="s21" style="padding-top: 5pt;padding-left: 4pt;padding-right: 26pt;text-indent: 0pt;line-height: 136%;text-align: left;">To bind a horizontal streaming NAP, instance <span style=" color: #172B4C;">ACX_NAP_HORIZONTAL </span>.</p></td></tr><tr style="height:49pt"><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="177" height="21" alt="image" src="Image_784.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">ACX_BIND_NAP_VERTICAL</p></td><td style="width:141pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="157" height="44" alt="image" src="Image_785.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">user_nap_instance <span style=" color: #000;">,</span></p><p class="s20" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">noc_colunm <span style=" color: #000;">, </span>noc_row</p></td><td style="width:187pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="137" height="21" alt="image" src="Image_786.png"/></span></p><p class="s21" style="padding-top: 5pt;padding-left: 4pt;padding-right: 26pt;text-indent: 0pt;line-height: 136%;text-align: left;">To bind a vertical streaming NAP, instance <span style=" color: #172B4C;">ACX_NAP_VERTICAL </span>.</p></td></tr><tr style="height:49pt"><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="203" height="44" alt="image" src="Image_787.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 4pt;padding-right: 7pt;text-indent: 3pt;line-height: 135%;text-align: left;">ACX_BIND_NAP_AXI_INITIATO <span class="s43">R </span><span class="s44">(2)</span></p></td><td style="width:141pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="157" height="44" alt="image" src="Image_788.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">user_nap_instance <span style=" color: #000;">,</span></p><p class="s20" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">noc_colunm <span style=" color: #000;">, </span>noc_row</p></td><td style="width:187pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">To bind an AXI initiator NAP, instance</p><p style="text-indent: 0pt;text-align: left;"><span><img width="174" height="21" alt="image" src="Image_789.png"/></span></p><p class="s20" style="padding-top: 4pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ACX_NAP_AXI_INITIATOR <span style=" color: #000;">.</span></p></td></tr><tr style="height:49pt"><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="206" height="44" alt="image" src="Image_790.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 4pt;padding-right: 7pt;text-indent: 3pt;line-height: 135%;text-align: left;">ACX_BIND_NAP_AXI_RESPONDE <span class="s43">R </span><span class="s44">(2)</span></p></td><td style="width:141pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="160" height="44" alt="image" src="Image_791.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">user_nap_instance <span style=" color: #000;">,</span></p><p class="s20" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">noc_colunm <span style=" color: #000;">, </span>noc_row</p></td><td style="width:187pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">To bind an AXI responder NAP, instance</p><p style="text-indent: 0pt;text-align: left;"><span><img width="174" height="21" alt="image" src="Image_792.png"/></span></p><p class="s20" style="padding-top: 4pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ACX_NAP_AXI_RESPONDER <span style=" color: #000;">.</span></p></td></tr><tr style="height:49pt"><td style="width:164pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="177" height="21" alt="image" src="Image_793.png"/></span></p><p class="s20" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">ACX_BIND_NAP_ETHERNET</p></td><td style="width:141pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="157" height="44" alt="image" src="Image_794.png"/></span></p><p class="s20" style="padding-top: 6pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">user_nap_instance <span style=" color: #000;">,</span></p><p class="s20" style="padding-top: 5pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">noc_colunm <span style=" color: #000;">, </span>noc_row</p></td><td style="width:187pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">To bind an Ethernet NAP instance,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="137" height="21" alt="image" src="Image_795.png"/></span></p><p class="s20" style="padding-top: 4pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">ACX_NAP_ETHERNET <span style=" color: #000;">.</span></p></td></tr><tr style="height:126pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="3"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="153" alt="image" src="Image_796.png"/></span></p><p class="s22" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s20" style="padding-top: 5pt;padding-right: 39pt;text-indent: 0pt;text-align: center;">user_nap_instance  <span style=" color: #000;">would be of the form  </span>DUT.&lt;hierarchical_path_to_nap&gt; <span style=" color: #000;">.</span></p><p class="s21" style="padding-top: 5pt;padding-left: 29pt;text-indent: 0pt;text-align: left;">and <span style=" color: #172B4C;">ACX_BIND_NAP_AXI_RESPONDER </span>.</p></td></tr></table><ol id="l31"><li data-list-text="1."><p class="s20" style="padding-top: 10pt;padding-left: 15pt;padding-right: 40pt;text-indent: -15pt;text-align: center;">user_nap_instance <span style=" color: #000;">is relative to the testbench, not to the top of the simulation. Normally</span></p></li><li data-list-text="2."><p class="s21" style="padding-top: 9pt;padding-left: 29pt;text-indent: -13pt;text-align: left;">For the Speedster7t AC7t800 FPGA, these macros are <span style=" color: #172B4C;">ACX_BIND_NAP_AXI_INITIATOR</span></p></li></ol><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark148">&zwnj;</a>Direct-Connect Interfaces</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within the device, the non-NAP connections between the high-speed interface subsystems (such as GDDR, DDR, Ethernet and SerDes) and the fabric are known as direct-connect interfaces (DCIs). These are comprised of:</p></li><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Additional data ports in the case of the memory interfaces (AXI)</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Dedicated data interfaces for SerDes (direct mode)</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Status and control for Ethernet</p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 157%;text-align: left;">For full details of each of the subsystem DCI ports, refer to the appropriate interface subsystem user guide. Connecting from the user design to the DCI ports involves one of two methods:</p></li><li data-list-text="•"><p style="padding-left: 31pt;text-indent: -8pt;line-height: 11pt;text-align: left;">Connecting directly using the interfaces built into the DSM</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_797.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 5pt;text-indent: 0pt;line-height: 11pt;text-align: left;">The Speedster7t AC7t800 FPGA only incorporates DCIs for the SerDes direct mode. All other data flows</p><p class="s26" style="text-indent: 0pt;line-height: 11pt;text-align: left;">between interface subsystems and the fabric are made using the NAP and 2D NoC.</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Using an ACE-generated port binding file</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark149">&zwnj;</a>Suggested Flows</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In general, the direct connection to the DSM ports is used at the commencement of a project, when an ACE project might not yet have been developed. The decision can be made later in the process to use the ACE bindings file.</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Both methods achieve the same objective —connecting the DUT I/O ports to the appropriate locations within the</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">DSM.</p></li><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">Direct connect method – makes use of SystemVerilog interfaces. Therefore, it is possible to add additional</p><p style="padding-left: 31pt;text-indent: 0pt;text-align: left;">features such as protocol checking and performance measurements into these interfaces.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">ACE port binding method – assists with confirming consistency of the DUT ports as presented to ACE (from both the netlist and the ACE generated IP files). This flow can be used to help debug any port naming mismatches prior to committing to place and route.</p></li></ul><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The two methods are detailed as follows.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark150">&zwnj;</a>DSM DC Interfaces</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The DSM has a SystemVerilog interface for each DCI port. The available interfaces are listed in the following table.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark165">&zwnj;</a>Table 46 • DSM Direct-Connect Interfaces</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">Subsystem</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">Interface Name</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 15pt;text-indent: 5pt;text-align: left;">Physical Location <span class="s15">(1)</span></p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">GDDR6</p><p class="s12" style="padding-left: 17pt;text-indent: 0pt;text-align: left;">Channel</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">SystemVerilog Interface Type</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Data Width</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 21pt;padding-right: 16pt;text-indent: -4pt;text-align: left;">Address Width</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_798.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1_dc0</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_799.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_800.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1_dc1</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_801.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_802.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2_dc0</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_803.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_804.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2_dc1</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_805.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_806.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5_dc0</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_807.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_808.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5_dc1</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_809.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">Subsystem</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 7pt;text-indent: 0pt;text-align: left;">Interface Name</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 15pt;text-indent: 5pt;text-align: left;">Physical Location <span class="s15">(1)</span></p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">GDDR6</p><p class="s12" style="padding-left: 17pt;text-indent: 0pt;text-align: left;">Channel</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">SystemVerilog Interface Type</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Data Width</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 21pt;padding-right: 16pt;text-indent: -4pt;text-align: left;">Address Width</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_810.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6_dc0</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_811.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">GDDR6</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="17" alt="image" src="Image_812.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6_dc1</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_813.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">33</p></td></tr><tr style="height:25pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">DDR4</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="58" height="17" alt="image" src="Image_814.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ddr4_dc0</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="70" height="17" alt="image" src="Image_815.png"/></span></p><p class="s13" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">t_ACX_AXI4</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">512</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">40</p></td></tr><tr style="height:39pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_816.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet_0_dc</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">North West</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="100" height="36" alt="image" src="Image_817.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 35pt;text-indent: -26pt;line-height: 149%;text-align: left;">t_ACX_ETHERNET_ DCI</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:39pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_818.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet_1_dc</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">North East</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="98" height="36" alt="image" src="Image_819.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 35pt;text-indent: -26pt;line-height: 149%;text-align: left;">t_ACX_ETHERNET_ DCI</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:39pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Serdes</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="87" height="36" alt="image" src="Image_820.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">serdes_eth0_q 0_dc</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">North West</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="100" height="36" alt="image" src="Image_821.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 40pt;padding-right: 7pt;text-indent: -31pt;line-height: 149%;text-align: left;">t_ACX_SERDES_DC I</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">128</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:39pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Serdes</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="86" height="36" alt="image" src="Image_822.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">serdes_eth0_q 1_dc</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">North West</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="98" height="36" alt="image" src="Image_823.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 40pt;padding-right: 7pt;text-indent: -31pt;line-height: 149%;text-align: left;">t_ACX_SERDES_DC I</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">128</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:39pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Serdes</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="87" height="36" alt="image" src="Image_824.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">serdes_eth1_q 0_dc</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">North East<span class="s17">(2)</span></p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="100" height="36" alt="image" src="Image_825.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 40pt;padding-right: 7pt;text-indent: -31pt;line-height: 149%;text-align: left;">t_ACX_SERDES_DC I</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">128</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:39pt"><td style="width:58pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">Serdes</p></td><td style="width:76pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="86" height="36" alt="image" src="Image_826.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 4pt;text-indent: 2pt;line-height: 149%;text-align: left;">serdes_eth1_q 1_dc</p></td><td style="width:75pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">North East<span class="s17">(2)</span></p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="98" height="36" alt="image" src="Image_827.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 40pt;padding-right: 7pt;text-indent: -31pt;line-height: 149%;text-align: left;">t_ACX_SERDES_DC I</p></td><td style="width:63pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">128</p></td><td style="width:66pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:101pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="7"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="120" alt="image" src="Image_828.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><ol id="l32"><li data-list-text="1."><p class="s14" style="padding-top: 5pt;padding-left: 29pt;padding-right: 19pt;text-indent: -11pt;text-align: left;">Physical orientation west-to-east is with regards to viewing the die in the floorplan view within ACE. The die is actually rotated about its vertical axis when packaged. Therefore, an interface shown on the floorplan, and listed in this table, as being on the west is physically on the east side of the device when located on the PCB. The north-to-south orientation is not affected and matches with this table, the ACE view, and the device on board.</p></li><li data-list-text="2."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -11pt;text-align: left;">Present on the Speedster7t AC7t800 DSM.</p></li></ol></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="75" alt="image" src="Image_829.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">Not all interfaces are available in all devices. Please consult the appropriate device datasheet to understand which interfaces are present in the selected device.</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;"><a name="bookmark151">&zwnj;</a>Direct Connect to DSM Interfaces</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark165" class="a">To connect to any of these interfaces, create a signal in the testbench, and connect it as a port on the DUT. Also, connect the signal to the DSM, using the DSM instance name, the interface name from the </a><a href="#bookmark165" class="s5">DSM Direct-Connect Interfaces </a><a href="#bookmark165" class="a">table, and the element </a><a href="#bookmark165">name.</a></p><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="349" alt="image" src="Image_830.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">// Declare the signals in the testbench</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Note : In order to switch between port binding file and direct connect easily, the signal</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;">//  names must match the DUT IO port names. logic  dut_awready;</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">logic dut_awvalid;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">// Connect to the DSM GDDR_1, DC port 0.</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// awready is an output from the DSM, and an input to the DUT</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">assign dut_awready = `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready;</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// awvalid is an input to the DSM, and an output from the DUT</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">assign `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready = dut_awvalid;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 32pt;text-indent: -21pt;line-height: 115%;text-align: left;">// Instantiate the DUT my_design DUT (</p><p class="s25" style="padding-left: 54pt;text-indent: 0pt;text-align: left;">......</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">.dut_awready  (dut_awready),</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">.dut_awvalid  (dut_awvalid),</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">......</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_831.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">awready</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_832.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">awvalid</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following example shows how to connect the</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">and</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">signals for a GDDR AXI interface.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark152">&zwnj;</a>Port Binding File to DSM Interfaces</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">To use the port binding file, configure the following in the testbench:</p><ol id="l33"><li data-list-text="1."><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -12pt;text-align: left;">Create an ACE project (a netlist is not required at this stage).</p></li><li data-list-text="2."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Configure all interface subsystem IP.</p></li><li data-list-text="3."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Generate the subsystem IP files, including a file named</p><p style="text-indent: 0pt;text-align: left;"><span><img width="352" height="21" alt="image" src="Image_833.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">&lt;design_name&gt;_user_design_port_bindings.svh</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 295pt;text-indent: 0pt;text-align: left;">.</p></li><li data-list-text="4."><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Declare the signals in the testbench. The signal names must be the same as the port names on the DUT since these are the names that the port binding file uses.</p></li><li data-list-text="5."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -13pt;text-align: left;">Include the port binding file in the testbench.</p></li><li data-list-text="6."><p style="padding-top: 4pt;padding-left: 31pt;text-indent: -14pt;text-align: left;">Instruct the DSM to set all its DC Interfaces to be in monitor mode only. The latter is important because without this, the DSM drives the ports from the fabric to the subsystems in addition to the DUT driving the same ports via the binding file. This situation can lead to unresolved signals and simulation failure. The DSM</p></li></ol><p style="text-indent: 0pt;text-align: left;"><span><img width="280" height="21" alt="image" src="Image_834.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DSM_INTERFACES_TO_MONITOR_MODE</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 31pt;text-indent: 0pt;line-height: 117%;text-align: left;">DC interfaces are set to monitor mode when the define                         is enabled.</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="153" alt="image" src="Image_835.png"/></span></p><h2 style="text-indent: 0pt;text-align: left;">system_files_bfm.f</h2><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">#</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Description : DSM full-chip BFM simulation filelist #</p><p class="s25" style="text-indent: 0pt;text-align: left;"># Set whether the DSM DCI interfaces are set to monitor mode only</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">+define+ACX_DSM_INTERFACES_TO_MONITOR_MODE</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="298" alt="image" src="Image_836.png"/></span></p><h2 style="text-indent: 0pt;text-align: left;">Testbench</h2><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;text-align: left;">// In the testbench</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">// Declare ALL the DUT signals</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">logic dut_awready, dut_awvalid   ;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;text-align: left;">// Include the port binding file</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">`include &quot;../../src/ioring/my_design_user_design_port_bindings.svh&quot;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 21pt;text-indent: -21pt;line-height: 115%;text-align: left;">// Instantiate the DUT my_design DUT (</p><p class="s25" style="padding-left: 43pt;text-indent: 0pt;text-align: left;">......</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">.dut_awready  (dut_awready),</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">.dut_awvalid  (dut_awvalid),</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">......</p><p class="s25" style="padding-top: 1pt;padding-left: 21pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="236" alt="image" src="Image_837.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Notes</h2><p style="text-indent: 0pt;text-align: left;"/><ul id="l34"><li data-list-text="•"><p style="padding-left: 8pt;text-indent: -8pt;line-height: 149%;text-align: justify;">In the Achronix reference design flow the generated subsystem IP files are saved to the <span style=" color: #172B4C;">/src/ ioring </span>directory rather than the default <span style=" color: #172B4C;">/src/ace/ioring_design </span>directory.</p></li><li data-list-text="•"><p style="padding-top: 4pt;padding-left: 8pt;text-indent: -8pt;line-height: 111%;text-align: justify;">The define <span style=" color: #172B4C;">ACX_DSM_INTERFACES_TO_MONITOR_MODE </span>must be included in the simulation command line, so that it is present when the DSM is compiled. It cannot be included in the user testbench as this is compiled <i>after </i>the DSM.</p></li><li data-list-text="•"><p style="padding-top: 1pt;padding-left: 8pt;text-indent: -8pt;line-height: 17pt;text-align: left;">In the provided Achronix reference design flow, <span style=" color: #172B4C;">ACX_DSM_INTERFACES_TO_MONITOR_MODE </span>is defined in the <span style=" color: #172B4C;">/sim/&lt;simulator&gt;/system_files_bfm.f </span>and <span style=" color: #172B4C;">/sim/&lt;simulator&gt;/ system_files_rtl.f  </span>files.</p></li></ul><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following example shows how to connect all of the DUT ports using the port binding file.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark153">&zwnj;</a>Dual-Mode Connections to DSM Interfaces</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="414" alt="image" src="Image_838.png"/></span></p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Because there is a define required for the port binding method, this define can be used within the testbench to toggle between the two connection methods. This capability allows support for both flows, and switching between them simply by enabling or disabling the define. An example of a testbench which supports both methods follows.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 22pt;text-indent: 0pt;text-align: left;">// Declare the signals in the testbench</p><p class="s25" style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Note : In order to switch between port binding file and direct connect easily, the signal</p><p class="s25" style="padding-left: 22pt;text-indent: 0pt;line-height: 115%;text-align: left;">//    names must match the DUT IO port names. logic  dut_awready;</p><p class="s25" style="padding-left: 22pt;text-indent: 0pt;text-align: left;">logic  dut_awvalid;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 22pt;text-indent: 0pt;line-height: 115%;text-align: left;">// The options below support connect to the DSM DC ports either by using the ACE generated</p><p class="s25" style="padding-left: 22pt;text-indent: 0pt;text-align: left;">// port binding file, or else using the DSM DC Interfaces.</p><p class="s25" style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">`ifdef ACX_DSM_INTERFACES_TO_MONITOR_MODE</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">`include &quot;../../src/ioring/my_design_user_design_port_bindings.svh&quot;</p><p class="s25" style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">`else</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;line-height: 115%;text-align: left;">assign dut_awready = `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready; assign `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready = dut_awvalid;</p><p class="s25" style="padding-left: 22pt;text-indent: 0pt;text-align: left;">`endif</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 43pt;text-indent: -21pt;line-height: 115%;text-align: left;">// Instantiate the DUT my_design DUT (</p><p class="s25" style="padding-left: 65pt;text-indent: 0pt;text-align: left;">......</p><p class="s25" style="padding-top: 1pt;padding-left: 65pt;text-indent: 0pt;text-align: left;">.dut_awready  (dut_awready),</p><p class="s25" style="padding-top: 1pt;padding-left: 65pt;text-indent: 0pt;text-align: left;">.dut_awvalid  (dut_awvalid),</p><p class="s25" style="padding-top: 1pt;padding-left: 65pt;text-indent: 0pt;text-align: left;">......</p><p class="s25" style="padding-top: 1pt;padding-left: 43pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark154">&zwnj;</a>Clock Frequencies</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">In addition to binding to the interfaces, it is possible to control the frequencies of the clocks generated by these interfaces. For design integrity, the clock frequencies set within simulation should match the desired design operating frequencies. For design implementation, the frequencies are configured within the ACE I/O Designer. For</p><p style="text-indent: 0pt;text-align: left;"><span><img width="136" height="21" alt="image" src="Image_839.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">set_clock_period</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">simulation, the            function is provided.</p><p style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following example shows setting the GDDR6 east 1 controller to an operating frequency of 1 GHz (suitable for 16 Gbps operation). Because the DC interface operates at half the controller frequency, it is configured for 500 MHz.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="63" alt="image" src="Image_840.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Set default GDDR6 clock frequency to 1000 ps = 1GHz localparam GDDR6_CONTROLLER_CLOCK_PERIOD = 1000;</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Using this method, first ensure that the simulation operates at the correct frequencies. Second, ensure that each subsystem is able to operate at a different frequency, if required.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="245" alt="image" src="Image_841.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">// Configure the NoC interface of GDDR6 E1 to 1GHz</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;line-height: 115%;text-align: left;">`ACX_DEVICE_NAME.clocks.set_clock_period(&quot;gddr6_5_noc0_clk&quot;, GDDR6_CONTROLLER_CLOCK_PERIOD);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">// Configure the DC interface of GDDR6 E1 to 500MHz, (double the period of the NoC interface)</p><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">`ACX_DEVICE_NAME.clocks.set_clock_period(&quot;gddr6_5_dc0_clk&quot;, GDDR6_CONTROLLER_CLOCK_PERIOD*2);</p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p class="s26" style="text-indent: 0pt;text-align: left;">The <span style=" color: #172B4C;">set_clock_period </span>function is within the DSM. This model has a default timescale value of 1ps.</p><p class="s26" style="padding-top: 2pt;text-indent: 0pt;line-height: 88%;text-align: left;">Therefore, the specified clock period is applied in picoseconds, irrespective of the timescale value of the calling module.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following clock frequency interfaces are available.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 47 • Clock Frequency Interfaces</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">Subsystem</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">Interface Name</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 37pt;text-indent: 0pt;text-align: left;">Physical Location <span class="s15">(1)</span></p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">GDDR6 Channel</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="13"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">GDDR6</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_842.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_0_noc0_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 0 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="17" alt="image" src="Image_843.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_0_noc1_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 0 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="17" alt="image" src="Image_844.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1_noc0_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_845.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1_noc1_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_846.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2_noc0_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_847.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2_noc1_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_848.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_3_noc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 3 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_849.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_3_noc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 3 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_850.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_4_noc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 0 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_851.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_4_noc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 0 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_852.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5_noc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_853.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5_noc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_854.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6_noc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Subsystem</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">Interface Name</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 37pt;text-indent: 0pt;text-align: left;">Physical Location <span class="s15">(1)</span></p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">GDDR6 Channel</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="11"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_855.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6_noc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_856.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_7_noc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 3 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="110" height="18" alt="image" src="Image_857.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_7_noc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 3 NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_858.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1_dc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_859.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1_dc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_860.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2_dc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_861.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2_dc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_862.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5_dc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_863.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5_dc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_864.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6_dc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">0</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_865.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6_dc1_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">1</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">DDR4</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_866.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ddr4_noc0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_867.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ddr4_dci0_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">DDR5</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="90" height="18" alt="image" src="Image_868.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ddr5_noc0_clk <span class="s17">(4)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South NoC</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="3"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">PCIe</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_869.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pciex16_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Gen5 PCIe ×16</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_870.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pciex16_dc_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Gen5 PCIe ×16 DCI</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="71" height="18" alt="image" src="Image_871.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pciex8_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Gen5 PCIe ×8</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="3"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Ethernet</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_872.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet_ref_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet reference clock <span class="s17">(2)</span></p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_873.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet_ff0_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet FIFO 0 clock <span class="s17">(2)</span></p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="109" height="18" alt="image" src="Image_874.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet_ff1_clk <span class="s17">(3)</span></p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Ethernet FIFO 1 clock <span class="s17">(2)</span></p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr><tr style="height:25pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Configuration</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_875.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">cfg_clk</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">System wide configuration clock</p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">–</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 33pt;text-indent: 0pt;text-align: left;">Subsystem</p></td><td style="width:118pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 28pt;text-indent: 0pt;text-align: left;">Interface Name</p></td><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 37pt;text-indent: 0pt;text-align: left;">Physical Location <span class="s15">(1)</span></p></td><td style="width:111pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 24pt;text-indent: 0pt;text-align: left;">GDDR6 Channel</p></td></tr><tr style="height:138pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="169" alt="image" src="Image_876.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><ol id="l35"><li data-list-text="1."><p class="s14" style="padding-top: 5pt;padding-left: 29pt;padding-right: 12pt;text-indent: -11pt;text-align: left;">Physical orientation west-to-east is with regards to viewing the die in floorplan view within ACE. The die is actually rotated about its vertical axis when packaged. Therefore, an interface shown on the floorplan, and listed in this table, as being on the west is physically on the east side of the device when located on the PCB. The north-to-south orientation is not affected and matches with this table, the ACE view, and the device on board.</p></li><li data-list-text="2."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;padding-right: 31pt;text-indent: -11pt;text-align: left;">The Ethernet clocks are common to both Ethernet subsystems. In simulation they must be set to operate from the same clock frequencies.</p></li><li data-list-text="3."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -12pt;text-align: left;">Present in the AC7t800 DSM.</p></li><li data-list-text="4."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -12pt;text-align: left;">Only present in the Speedster7t AC7t800 DSM.</p></li></ol></td></tr></table><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark155">&zwnj;</a>Configuration</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="270" alt="image" src="Image_877.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">//</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// Configuration</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">//</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">// Call function within device to configure the registers</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// By using fork-join, the two configurations will be run in parallel, configuring both</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">// Ethernet blocks. This saves overall simulation time.</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;">// Both blocks are configured the same, hence the use the same file initial</p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">begin</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">fork</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME.fcu.configure( &quot;ethernet_cfg.txt&quot;, &quot;ethernet0&quot; );</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">`ACX_DEVICE_NAME.fcu.configure( &quot;ethernet_cfg.txt&quot;, &quot;ethernet1&quot; );</p><p class="s25" style="padding-top: 1pt;padding-left: 32pt;text-indent: 0pt;text-align: left;">join</p><p class="s25" style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">end</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">A number of the interface subsystems require configuration at power-up. In the physical device, this configuration would be performed by the bitstream pre-programming the relevant configuration registers. Within the simulation environment, there are tasks that can read configuration files and apply those files to the relevant interface subsystem. An example of applying a configuration is shown in the following code snippet.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark156">&zwnj;</a>Startup Sequence</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_878.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">fcu.configure()</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">While the task</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">is processing the configuration (including waiting for any polling to return a</p><p class="s6" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a href="#bookmark163" class="a">valid value), the </a><a href="#bookmark163" class="s5">Chip Status </a>Output <span style=" color: #000;">is not asserted. This behavior mirrors that where the device only enters user mode when configuration is completed.</span></p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The simulation testbench can issue configuration processes as shown in the previous code snippet, and when</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">the Chip Status Output is asserted, the testbench knows the device is correctly configured. The testbench can then</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">proceed to apply the necessary tests.</p><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark157">&zwnj;</a>fcu.configure() Task</p><p style="text-indent: 0pt;text-align: left;"><span><img width="112" height="21" alt="image" src="Image_879.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">fcu.configure</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The task</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">has the following arguments:</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="45" alt="image" src="Image_880.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">fcu.configure ( &lt;configuration filename&gt;, &lt;interface subsystem name&gt; );</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The following interface subsystem names are supported:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 48 • Configuration Subsystem Names</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Subsystem <span class="s15">(4)</span></p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">Interface Subsystem Name <span class="s15">(1)</span></p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 40pt;text-indent: 0pt;text-align: left;">Physical Location <span class="s15">(3)</span></p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="8"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">GDDR6</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_881.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_0</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 0</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_882.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 1</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_883.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_2</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 2</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="51" height="17" alt="image" src="Image_884.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_3</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">West 3</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="51" height="17" alt="image" src="Image_885.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_4</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 0</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_886.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 1</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_887.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_6</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 2</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_888.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_7</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">East 3</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">DDR4</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_889.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ddr4</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">DDR5</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_890.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ddr5</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" rowspan="2"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Ethernet</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_891.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet0</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">North</p></td></tr><tr style="height:25pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_892.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">ethernet1</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">North</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">GPIO North</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_893.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gpio_n</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">North</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">GPIO South</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="17" alt="image" src="Image_894.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gpio_s</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">South</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">PCIe ×8</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="17" alt="image" src="Image_895.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pcie_0</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">North</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">PCIe ×16</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="45" height="18" alt="image" src="Image_896.png"/></span></p><p class="s13" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pcie_1</p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">North</p></td></tr><tr style="height:25pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">All subsystems</p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="18" alt="image" src="Image_897.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">full <span class="s17">(2)</span></p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">–</p></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:26pt"><td style="width:152pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 48pt;text-indent: 0pt;text-align: left;">Subsystem <span class="s15">(4)</span></p></td><td style="width:179pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">Interface Subsystem Name <span class="s15">(1)</span></p></td><td style="width:161pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 6pt;padding-left: 40pt;text-indent: 0pt;text-align: left;">Physical Location <span class="s15">(3)</span></p></td></tr><tr style="height:133pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="3"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="162" alt="image" src="Image_898.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><ol id="l36"><li data-list-text="1."><p class="s14" style="padding-top: 5pt;padding-left: 29pt;text-indent: -11pt;text-align: left;">The interface subsystem name is case insensitive.</p></li><li data-list-text="2."><p class="s14" style="padding-top: 7pt;padding-left: 29pt;padding-right: 21pt;text-indent: -11pt;line-height: 118%;text-align: left;">When using the <span style=" color: #172B4C;">full </span><a href="#bookmark166" style=" color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 8pt;">subsystem name, the full 42-bit address is required in the configuration file. When selecting an individual subsystem, only the 28-bit address is required. Refer to </a><a href="#bookmark166" class="s23">Configuration File </a><span style=" color: #007D39;">Format </span>for details.</p></li><li data-list-text="3."><p class="s14" style="padding-top: 2pt;padding-left: 29pt;padding-right: 12pt;text-indent: -12pt;text-align: left;">Physical orientation west-to-east is with regards to viewing the die in floorplan view within ACE. The die is actually rotated about its vertical axis when packaged. Therefore, an interface shown on the floorplan, and listed in this table, as being on the west is physically on the east side of the device when located on the PCB. The north-to-south orientation is not affected.</p></li><li data-list-text="4."><p class="s14" style="padding-top: 4pt;padding-left: 29pt;text-indent: -12pt;text-align: left;">Not all subsystems are available in all devices. Please refer to your specific device datasheet for details of available subsystems.</p></li></ol></td></tr></table><p class="s9" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark158">&zwnj;</a>Configuration File Format<a name="bookmark166">&zwnj;</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="479" alt="image" src="Image_899.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;">#</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;text-align: left;"># Configuration file</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Supports both # and // comments #</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;"># A comment line</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;text-align: left;">// Another comment line</p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;line-height: 24pt;text-align: left;"># Format is &lt;cmd&gt; &lt;addr&gt; &lt;data&gt; # Commands are</p><p class="s25" style="padding-top: 1pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">&quot;w&quot; - write</p><p class="s25" style="padding-top: 1pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">&quot;r&quot; - read</p><p class="s25" style="padding-top: 1pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">&quot;v&quot; - read and verify</p><p class="s25" style="padding-top: 1pt;padding-left: 15pt;text-indent: 0pt;text-align: left;">&quot;d&quot; - Wait for the number of cycles in the data field.</p><p class="s25" style="padding-top: 1pt;padding-left: 47pt;text-indent: 0pt;text-align: left;">The address field is unused</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;text-align: left;"># Address is either 28-bit, (7 hex characters), or 42-bit, (11 hex characters).</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;line-height: 115%;text-align: left;"># 28-bits supports the configuration memory space of an single interface subsystem # 42-bits supports the full configuration memory space</p><p class="s25" style="padding-top: 1pt;padding-left: 10pt;text-indent: 0pt;line-height: 24pt;text-align: left;"># Data is 32-bit, (8 hex characters). # For reads, put 0x0 for the data</p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;line-height: 9pt;text-align: left;"># For verify put the expected data value</p><p class="s25" style="padding-left: 10pt;text-indent: 0pt;line-height: 24pt;text-align: left;"># Examples # Writes</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The configuration file has the following format:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:19.86pt" cellspacing="0"><tr style="height:12pt"><td style="width:11pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">w</p></td><td style="width:43pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">00005c0</p></td><td style="width:48pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">76543210</p></td></tr><tr style="height:18pt"><td style="width:11pt"><p class="s46" style="text-indent: 0pt;text-align: center;">w</p></td><td style="width:43pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;text-align: left;">0000014</p></td><td style="width:48pt"><p class="s46" style="text-indent: 0pt;text-align: center;">00004064</p></td></tr><tr style="height:18pt"><td style="width:11pt"><p class="s46" style="padding-top: 6pt;text-indent: 0pt;line-height: 10pt;text-align: center;">#</p></td><td style="width:43pt"><p class="s46" style="padding-top: 6pt;padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Reads</p></td><td style="width:48pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:12pt"><td style="width:11pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">r</p></td><td style="width:43pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">00005c0</p></td><td style="width:48pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">00000000</p></td></tr><tr style="height:18pt"><td style="width:11pt"><p class="s46" style="text-indent: 0pt;text-align: center;">r</p></td><td style="width:43pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;text-align: left;">0000014</p></td><td style="width:48pt"><p class="s46" style="text-indent: 0pt;text-align: center;">00000000</p></td></tr><tr style="height:18pt"><td style="width:11pt"><p class="s46" style="padding-top: 6pt;text-indent: 0pt;line-height: 10pt;text-align: center;">#</p></td><td style="width:43pt"><p class="s46" style="padding-top: 6pt;padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">Verify</p></td><td style="width:48pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:12pt"><td style="width:11pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">v</p></td><td style="width:43pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">00005c0</p></td><td style="width:48pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">76543210</p></td></tr><tr style="height:12pt"><td style="width:11pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">v</p></td><td style="width:43pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">0000014</p></td><td style="width:48pt"><p class="s46" style="text-indent: 0pt;line-height: 10pt;text-align: center;">00004064</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="239" alt="image" src="Image_900.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;line-height: 115%;text-align: left;"># Wait for 50 cycles d 0000000 00000032</p><p style="text-indent: 0pt;text-align: left;"/><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark159">&zwnj;</a>Address Width</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The address width varies according to the requirements of the file:</p><ul id="l37"><li data-list-text="•"><p style="padding-top: 6pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">When addressing an individual subsystem, only the lower 28 bits of the address field are used. The higher 14 bits are derived from the subsystem name.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="40" height="21" alt="image" src="Image_901.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">full</p><p style="text-indent: 0pt;text-align: left;"/></li><li data-list-text="•"><p style="padding-top: 7pt;padding-left: 31pt;text-indent: -8pt;text-align: left;">When addressing the full configuration memory space (interface subsystem name is set to    ), 42 bits of</p></li></ul><p style="padding-top: 2pt;padding-left: 31pt;text-indent: 0pt;text-align: left;">the address space are required. In this mode, the FCU confirms that bits [41:34] of the address field are set to</p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_902.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">8&#39;h20</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 4pt;padding-left: 31pt;text-indent: 36pt;line-height: 111%;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="a" target="_blank">, which aligns with the 2D NoC global memory map plus control and status register (CSR) memory area. In this mode, the one configuration file can address multiple interface subsystems. See the </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="s4" target="_blank">Speedster7t Network on Chip User Guide </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="s5" target="_blank">(UG089) </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" class="a" target="_blank">for more </a><a href="https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089" target="_blank">details.</a></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark160">&zwnj;</a>Parallel Configuration</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_903.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">fcu.configure()</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The           task is defined as a SystemVerilog automatic task allowing it to be re-entrant and run in</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_904.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">fork - join</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;line-height: 117%;text-align: left;">parallel. Therefore, it is possible to program multiple interface subsystems in parallel using a construct. Refer to the reference design testbench for examples of this parallel programming.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark161">&zwnj;</a>SystemVerilog Interfaces</p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="47" alt="image" src="Image_905.png"/></span></p><p class="s25" style="padding-top: 10pt;padding-left: 31pt;text-indent: -21pt;line-height: 115%;text-align: left;">interface t_ACX_AXI4 #(DATA_WIDTH = 0,</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="89" alt="image" src="Image_906.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p class="s26" style="padding-top: 6pt;text-indent: 0pt;line-height: 88%;text-align: left;">The following interface is only available in the simulation environment. For code that must be synthesized, define custom SystemVerilog interfaces, or use one of the interfaces predefined within the reference designs.</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The following SystemVerilog interfaces are defined, and are used for DCI assignments.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 54pt;text-indent: 0pt;text-align: left;">ADDR_WIDTH = 0,</p><p class="s25" style="padding-top: 1pt;padding-left: 54pt;text-indent: 0pt;text-align: left;">LEN_WIDTH = 0);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:36.06pt" cellspacing="0"><tr style="height:36pt"><td style="width:140pt"><p class="s46" style="padding-left: 2pt;padding-right: 110pt;text-indent: 0pt;line-height: 115%;text-align: left;">logic logic</p><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">logic</p></td><td style="width:65pt"><p class="s46" style="padding-left: 13pt;text-indent: 0pt;line-height: 115%;text-align: left;">aclk; awvalid;</p><p class="s46" style="padding-left: 13pt;text-indent: 0pt;line-height: 10pt;text-align: left;">awready;</p></td><td style="width:22pt"><p class="s46" style="padding-left: 8pt;text-indent: 0pt;text-align: left;">//</p><p class="s46" style="padding-top: 1pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">//</p></td><td style="width:86pt"><p class="s46" style="padding-left: 2pt;padding-right: 2pt;text-indent: 0pt;line-height: 115%;text-align: left;">Clock reference AXI Interface</p></td></tr><tr style="height:12pt"><td style="width:140pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">logic [ADDR_WIDTH -1:0]</p></td><td style="width:65pt"><p class="s46" style="padding-left: 5pt;padding-right: 5pt;text-indent: 0pt;line-height: 10pt;text-align: center;">awaddr;</p></td><td style="width:22pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:86pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:12pt"><td style="width:140pt"><p class="s46" style="padding-left: 2pt;text-indent: 0pt;line-height: 10pt;text-align: left;">logic [LEN_WIDTH -1:0]</p></td><td style="width:65pt"><p class="s46" style="padding-right: 5pt;text-indent: 0pt;line-height: 10pt;text-align: center;">awlen;</p></td><td style="width:22pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:86pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr></table><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [8 -1:0]         awid;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [4 -1:0]         awqos;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]         awburst;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               awlock;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]         awsize;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]         awregion;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3:0]           awcache;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2:0]           awprot;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               wvalid;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               wready;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;line-height: 115%;text-align: justify;">logic [DATA_WIDTH -1:0]    wdata; logic [(DATA_WIDTH/8) -1:0] wstrb; logic                wlast;</p><p class="s25" style="padding-left: 38pt;text-indent: 0pt;line-height: 10pt;text-align: justify;">logic               arready;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;line-height: 115%;text-align: left;">logic [DATA_WIDTH -1:0]    rdata; logic               rlast;</p><p class="s25" style="padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]         rresp;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               rvalid;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;line-height: 115%;text-align: left;">logic [8 -1:0]          rid; logic [ADDR_WIDTH -1:0]    araddr; logic [LEN_WIDTH -1:0]    arlen; logic [8 -1:0]          arid;</p><p class="s25" style="padding-left: 38pt;text-indent: 0pt;line-height: 10pt;text-align: left;">logic [4 -1:0]         arqos;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]         arburst;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               arlock;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]         arsize;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               arvalid;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3 -1:0]         arregion;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [3:0]           arcache;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2:0]           arprot;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               aresetn;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               rready;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               bvalid;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic               bready;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [2 -1:0]         bresp;</p><p class="s25" style="padding-top: 1pt;padding-left: 38pt;text-indent: 0pt;text-align: left;">logic [8 -1:0]         bid;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 22pt;text-indent: 16pt;line-height: 115%;text-align: left;">modport initiator (input  awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s25" style="padding-left: 141pt;text-indent: 0pt;text-align: left;">output awaddr, awlen, awid, awqos, awburst, awlock, awsize,</p><p class="s25" style="padding-top: 1pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">awvalid, awregion,</p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="784" alt="image" src="Image_907.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="784" alt="image" src="Image_908.png"/></span></p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="351" alt="image" src="Image_909.png"/></span></p><p class="s25" style="padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s25" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">arvalid, arregion);</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="text-indent: 16pt;line-height: 115%;text-align: left;">modport responder (output awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s25" style="padding-left: 118pt;text-indent: 0pt;text-align: left;">input  awaddr, awlen, awid, awqos, awburst, awlock, awsize,</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">awvalid, awregion,</p><p class="s25" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, wdata, wlast, rready, wstrb, wvalid,</p><p class="s25" style="padding-top: 1pt;padding-left: 156pt;text-indent: 0pt;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize,</p><p class="s25" style="padding-top: 1pt;text-indent: 0pt;text-align: left;">arvalid, arregion);</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 16pt;line-height: 115%;text-align: left;">modport monitor (input awready, bresp, bvalid, bid, wready, arready, rdata, rlast, rresp, rvalid, rid,</p><p class="s25" style="text-indent: 156pt;line-height: 115%;text-align: left;">awaddr, awlen, awid, awqos, awburst, awlock, awsize, awvalid, awregion, awprot, awcache,</p><p class="s25" style="padding-left: 156pt;text-indent: 0pt;text-align: left;">bready, rready, wstrb, wvalid, wdata, wlast,</p><p class="s25" style="padding-top: 1pt;text-indent: 156pt;line-height: 115%;text-align: left;">araddr, arlen, arid, arqos, arburst, arlock, arsize, arvalid, arregion, arprot, arcache);</p><p class="s25" style="text-indent: 0pt;text-align: left;">endinterface : t_ACX_AXI4</p><p style="text-indent: 0pt;text-align: left;"/><p class="s2" style="padding-top: 8pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark167">&zwnj;</a>Environment Variables</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_910.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The locations of both ACE and the simulation package are controlled by two environment variables. For all reference designs, these two variables must be set before simulating.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark168">&zwnj;</a>ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"><span><img width="128" height="21" alt="image" src="Image_911.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The environment variable</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">must be set to the directory location of the</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="32" height="21" alt="image" src="Image_912.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ace</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="21" alt="image" src="Image_913.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ace.exe</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">, or</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">executable. This variable is used by both simulation and synthesis to locate the correct device library files.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark169">&zwnj;</a>ACX_DEVICE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"><span><img width="184" height="21" alt="image" src="Image_914.png"/></span></p><p class="s8" style="padding-top: 1pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_INSTALL_DIR</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The optional environment variable</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">is used to select the DSM files. It should be set</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">to the path, including the base directory, of the device files within the DSM package.</p><p style="padding-top: 6pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">When installed in ACE integration mode, the following setting should be used (with the Speedster7t</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">AC7t1500 FPGA as an example):</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="45" alt="image" src="Image_915.png"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_INSTALL_DIR = $ACE_INSTALL_DIR/system/data/AC7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">When installed as standalone, the following setting should be used, (with the Speedster7t AC7t1500 FPGA as an</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">example):</p><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="289" alt="image" src="Image_916.png"/></span></p><p class="s25" style="text-indent: 0pt;text-align: left;">ACX_DEVICE_INSTALL_DIR = &lt;location of standalone package&gt;/system/data/AC7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 11pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 127%;text-align: left;">For simulation, it is only necessary to set the <span style=" color: #172B4C;">ACX_DEVICE_INSTALL_DIR </span>variable if the DSM is not installed in ACE integration mode. In all the supplied designs, the simulation makefiles define <span style=" color: #172B4C;">ACX_DEVICE_INSTALL_DIR </span>as shown for ACE integration mode. This definition takes precedence</p><p style="text-indent: 0pt;line-height: 10pt;text-align: left;">over any local environment variable. If using a supplied simulation makefile, override the definition of</p><p class="s8" style="padding-top: 4pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">ACX_DEVICE_INSTALL_DIR <span style=" color: #000;">in the make flow invocation as follows (with the Speedster7t</span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;">AC7t1500 FPGA as an example):</p><p style="text-indent: 0pt;text-align: left;"/><p class="s25" style="text-indent: 0pt;line-height: 115%;text-align: left;">&gt; make ACX_DEVICE_INSTALL_DIR=&lt;location of standalone package&gt;/system/data/ AC7t1500</p><p style="text-indent: 0pt;text-align: left;"/><p class="s2" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark170">&zwnj;</a>Revision History</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="651" height="1" alt="image" src="Image_917.png"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">Version</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Date</p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:26pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1.0</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s47" style="padding-top: 3pt;padding-left: 10pt;text-indent: 0pt;text-align: left;"><span><img width="12" height="12" alt="image" src="Image_918.png"/></span> <span class="s21">24 Feb 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l38"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Initial Release.</p></li></ul></td></tr><tr style="height:58pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1.1</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 17pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_919.png"/></span> <span class="s21">03 Mar 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l39"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Added Design Considerations section.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Changes to the block diagram to point to the correct channel.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Other content updates.</p></li></ul></td></tr><tr style="height:26pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1.2</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s47" style="padding-top: 6pt;padding-right: 17pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_920.png"/></span> <span class="s21">06 Mar 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l40"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Updated notes on autogenerated SDC based on ACE 8.1.1 fix.</p></li></ul></td></tr><tr style="height:58pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1.3</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 17pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_921.png"/></span> <span class="s21">21 May 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l41"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Added description on how clock periods are defined in testbench.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Corrected launch of QuestaSim GUI command.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Updated example instantiation of Speedster7t AC7t1500.</p></li></ul></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">Version</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Date</p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:128pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2.0</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 20pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_922.png"/></span> <span class="s21">22 Jul 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l42"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;padding-right: 46pt;text-indent: -8pt;text-align: left;">Added description of RTL mode simulation, reformatted BFM simulation description.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 25pt;text-indent: -8pt;text-align: left;">Updated signal/port names and clock description to match design changes due to ACE 8.2 I/O Designer change.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 17pt;text-indent: -8pt;text-align: left;">Removed warning for autogenerated constraint files because issues have been fixed.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="135" height="21" alt="image" src="Image_923.png"/></span></p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 9pt;text-indent: -8pt;line-height: 136%;text-align: left;">Removed table for testbench parameters because they are now being controlled by defines in <span style=" color: #172B4C;">system_files_*.f </span>.</p></li></ul></td></tr><tr style="height:38pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 9pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2.1</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 20pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_924.png"/></span> <span class="s21">23 Jul 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l43"><li data-list-text="•"><p style="padding-top: 3pt;padding-left: 24pt;padding-right: 27pt;text-indent: -8pt;text-align: left;"><a href="#bookmark47" class="s48">Corrected the polarity description of *_oen signals listed in </a><a href="#bookmark47" class="s49">Table: GDDR6 Reference Design Top-Level RTL Ports</a><a href="#bookmark47" class="s48">.</a></p></li></ul></td></tr><tr style="height:82pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2.2</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 18pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_925.png"/></span> <span class="s21">22 Sep 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l44"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Added description of GDDR6 Register Checker logic block.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 8pt;text-indent: -8pt;text-align: left;">Updated diagrams to reflect accurate placement and updated IP block names and signal names.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 28pt;text-indent: -8pt;text-align: left;">Added description to detail RTL simulation mode related files and scripts.</p></li></ul></td></tr><tr style="height:54pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2.3</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 9pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 17pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_926.png"/></span> <span class="s21">28 Sep 2020</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l45"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;padding-right: 36pt;text-indent: -8pt;text-align: left;">Added details on why two separate PLLs are needed for GDDR6 subsystems.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Updated minimum ACE version needed to 8.2.1.</p></li></ul></td></tr><tr style="height:42pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 11pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">3.0</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 19pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_927.png"/></span> <span class="s21">01 Jun 2021</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l46"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Raise ACE and DSM requirements to 8.3.3</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Additional DSM details added.</p></li></ul></td></tr><tr style="height:148pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">4.0</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 19pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_928.png"/></span> <span class="s21">21 Nov 2022</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l47"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;padding-right: 15pt;text-indent: -8pt;text-align: left;">Added reg control block along with script and used registers to start, stop and monitor tests.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="56" height="21" alt="image" src="Image_929.png"/></span></p></li><li data-list-text="•"><p class="s21" style="padding-top: 7pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Ported design to VectorPath card with necessary <span style=" color: #172B4C;">.acxip </span>files.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 6pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Changed all GDDR6 to 12 Gbps for this release</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 94pt;text-indent: -8pt;text-align: left;">Removed GDDR6 training block and replaced with ACX_DEVICE_MANAGER</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;padding-right: 14pt;text-indent: -8pt;text-align: left;">Implemented AXI memory channel that instantiates axi performance monitor, axi packet generator/checker, and FIFO.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Updated to ACE 8.8.2</p></li></ul></td></tr><tr style="height:58pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">4.1</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 18pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_930.png"/></span> <span class="s21">25 Aug 2023</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l48"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Changed design so that GDDR6 now runs at 14 Gbps.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Added runtime instructions.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Changed order of building and simulation flows for clarity.</p></li></ul></td></tr></table><p style="padding-top: 11pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:31pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;padding-left: 8pt;text-indent: 0pt;text-align: left;">Version</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Date</p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s18" style="padding-top: 7pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:74pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">5.0</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 17pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_931.png"/></span> <span class="s21">02 May 2024</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l49"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Add BW_BMC_IF.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Added support for Speedster7t AC7t800 and AC7t1450 FPGAs.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Implemented with the unified ACE flow.</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Added long term stability test.</p></li></ul></td></tr><tr style="height:26pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s21" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">5.1</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s47" style="padding-top: 3pt;padding-right: 19pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_932.png"/></span> <span class="s21">03 Sep 2024</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l50"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Replace all AC7t1450 references with AC7t1400.</p></li></ul></td></tr><tr style="height:54pt"><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s21" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">6.0</p></td><td style="width:106pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s47" style="padding-right: 18pt;text-indent: 0pt;text-align: right;"><span><img width="12" height="12" alt="image" src="Image_933.png"/></span> <span class="s21">29 May 2025</span></p></td><td style="width:332pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><ul id="l51"><li data-list-text="•"><p class="s21" style="padding-top: 3pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Release with VectorPath 815 accelerator card support only</p></li><li data-list-text="•"><p class="s21" style="padding-top: 4pt;padding-left: 24pt;text-indent: -8pt;text-align: left;">Exclude files for VectorPath S7t-VG6 accelerator card, Speedster7t</p></li></ul><p class="s21" style="padding-left: 24pt;text-indent: 0pt;text-align: left;">AC7t800 and Speedster7t AC7t1400</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 86pt;text-indent: 0pt;text-align: left;"><span><img width="449" height="129" alt="image" src="Image_934.png"/></span></p><p style="padding-top: 16pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s7" style="text-indent: 0pt;text-align: center;"><a name="bookmark171">&zwnj;</a>Achronix Semiconductor Corporation</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 3pt;padding-left: 8pt;text-indent: 0pt;text-align: justify;">2903 Bunker Hill Lane Santa Clara, CA 95054 USA</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: -3pt;text-align: left;"><a href="http://www.achronix.com/" class="a" target="_blank">Website: </a><a href="mailto:info@achronix.com" class="a" target="_blank">www.achronix.com E-mail : </a><a href="mailto:info@achronix.com" target="_blank">info@achronix.com</a></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s25" style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Copyright © 2025 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedster and VectorPath are registered trademarks, and Speedcore and Speedchip are trademarks of Achronix Semiconductor Corporation. All other trademarks are the property of their prospective owners. All specifications subject to change without notice.</p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s9" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark172">&zwnj;</a>Notice of Disclaimer</p><p class="s25" style="padding-top: 7pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/legal" style=" color: black; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt;" target="_blank">The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at </a><span style=" color: #007D39; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 9pt;">www.achronix.com/legal</span>.</p><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Image_935.png"/></span></p></body></html>
