// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sin_cos_range_redux_cordic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return_0,
        ap_return_1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_st7_fsm_6 = 3'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv79_0 = 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv79_9B74EDA8435E5A67F5F = 79'b1001101101110100111011011010100001000011010111100101101001100111111101011111;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv12_C01 = 12'b110000000001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_C4D = 12'b110001001101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv12_3FE = 12'b1111111110;
parameter    ap_const_lv32_83 = 32'b10000011;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv125_0 = 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_79 = 32'b1111001;
parameter    ap_const_lv32_7A = 32'b1111010;
parameter    ap_const_lv32_7C = 32'b1111100;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv32_9B = 32'b10011011;
parameter    ap_const_lv79_6487ED5110B4611A6263 = 79'b1100100100001111110110101010001000100001011010001100001000110100110001001100011;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4E = 32'b1001110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv7_4E = 7'b1001110;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv76_0 = 76'b0000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv78_0 = 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv78_20000000000000000000 = 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv16_8000 = 16'b1000000000000000;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv11_3FF = 11'b1111111111;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_3E7 = 11'b1111100111;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_7D = 32'b1111101;
parameter    ap_const_lv64_8000000000000000 = 64'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv64_7FFFFFFFFFFFFFFF = 64'b111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] t_in;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg   [2:0] ap_CS_fsm = 3'b000;
wire   [3:0] hls_ref_4oPi_table_256_V_address0;
reg    hls_ref_4oPi_table_256_V_ce0;
wire   [255:0] hls_ref_4oPi_table_256_V_q0;
wire   [6:0] hls_cordic_ctab_table_128_V_address0;
reg    hls_cordic_ctab_table_128_V_ce0;
wire   [125:0] hls_cordic_ctab_table_128_V_q0;
reg   [0:0] p_Result_s_reg_1495;
wire   [10:0] loc_V_fu_314_p4;
reg   [10:0] loc_V_reg_1500;
wire   [0:0] tmp_19_fu_334_p3;
reg   [0:0] tmp_19_reg_1506;
wire   [51:0] tmp_20_fu_342_p1;
reg   [51:0] tmp_20_reg_1510;
wire   [6:0] tmp_21_fu_367_p1;
reg   [6:0] tmp_21_reg_1520;
reg   [0:0] tmp_22_reg_1525;
wire   [77:0] tmp_56_i_i_fu_403_p2;
wire   [52:0] r_V_fu_409_p3;
reg   [52:0] r_V_reg_1535;
wire   [124:0] ret_V_5_fu_436_p3;
reg   [124:0] ret_V_5_reg_1540;
reg   [77:0] h_fract_V_reg_1545;
wire    grp_big_mult_v3small_125_53_17_s_fu_291_ap_done;
reg   [2:0] p_Val2_7_reg_1550;
reg   [0:0] tmp_23_reg_1555;
wire   [75:0] r_V_8_fu_507_p4;
reg   [75:0] r_V_8_reg_1560;
wire    grp_big_mult_v3_94_17_s_fu_297_ap_done;
wire   [78:0] loc_V_1_fu_517_p1;
wire   [6:0] k_fu_527_p2;
reg   [6:0] k_reg_1573;
wire   [0:0] d_V_fu_533_p3;
reg   [0:0] d_V_reg_1578;
wire   [0:0] exitcond_i_fu_521_p2;
wire   [78:0] tmp_V_fu_563_p3;
reg   [78:0] tmp_V_reg_1583;
wire   [78:0] tmp_V_1_fu_589_p3;
reg   [78:0] tmp_V_1_reg_1588;
reg   [51:0] loc_V_2_reg_1598;
wire   [10:0] out_exp_V_fu_925_p3;
reg   [10:0] out_exp_V_reg_1603;
reg   [51:0] loc_V_3_reg_1608;
wire   [10:0] out_exp_V_1_fu_1211_p3;
reg   [10:0] out_exp_V_1_reg_1613;
wire   [2:0] sel_fu_1225_p3;
reg   [2:0] sel_reg_1618;
wire   [0:0] tmp_3_fu_1232_p2;
reg   [0:0] tmp_3_reg_1629;
wire   [0:0] tmp_4_fu_1237_p2;
reg   [0:0] tmp_4_reg_1635;
wire   [78:0] tmp_V_2_fu_1268_p3;
wire    grp_big_mult_v3small_125_53_17_s_fu_291_ap_start;
wire    grp_big_mult_v3small_125_53_17_s_fu_291_ap_idle;
wire    grp_big_mult_v3small_125_53_17_s_fu_291_ap_ready;
wire   [124:0] grp_big_mult_v3small_125_53_17_s_fu_291_a_V;
wire   [52:0] grp_big_mult_v3small_125_53_17_s_fu_291_b_V;
wire   [177:0] grp_big_mult_v3small_125_53_17_s_fu_291_ap_return;
wire    grp_big_mult_v3_94_17_s_fu_297_ap_start;
wire    grp_big_mult_v3_94_17_s_fu_297_ap_idle;
wire    grp_big_mult_v3_94_17_s_fu_297_ap_ready;
wire   [77:0] grp_big_mult_v3_94_17_s_fu_297_a_V;
wire   [187:0] grp_big_mult_v3_94_17_s_fu_297_ap_return;
reg   [2:0] k_V_reg_226;
reg   [77:0] dout_V_1_phi_fu_241_p4;
reg   [77:0] dout_V_1_reg_238;
reg   [78:0] p_Val2_3_reg_247;
reg   [78:0] p_Val2_2_reg_257;
reg   [78:0] p_Val2_1_reg_268;
reg   [6:0] sh_assign_reg_279;
reg    grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg = 1'b0;
reg    grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_i_i_fu_362_p1;
wire   [63:0] tmp_6_fu_597_p1;
wire   [63:0] p_Val2_s_fu_302_p1;
wire   [11:0] tmp_i_cast_fu_324_p1;
wire   [11:0] exp_fu_328_p2;
wire   [11:0] addr_V_fu_346_p2;
wire   [3:0] p_Result_i_i_fu_352_p4;
wire   [11:0] op2_assign_fu_389_p2;
wire   [31:0] tmp_55_i_i_fu_399_p0;
wire   [77:0] r_V_4_fu_379_p4;
wire   [77:0] tmp_55_i_i_fu_399_p1;
wire   [255:0] tmp_53_i_i_fu_417_p1;
wire   [255:0] r_V_3_fu_420_p2;
wire   [124:0] p_Result_12_i_i_fu_426_p4;
wire   [78:0] prod_adj_V_fu_473_p4;
wire   [78:0] tmp_36_i_fu_483_p2;
wire   [78:0] prod_adj_V_2_fu_489_p3;
wire   [78:0] tmp_5_fu_541_p1;
wire   [78:0] y_s_V_fu_545_p2;
wire   [78:0] p_Val2_1_i_fu_557_p2;
wire   [78:0] p_Val2_i_fu_551_p2;
wire   [78:0] x_s_V_fu_571_p2;
wire   [78:0] p_Val2_i3_fu_577_p2;
wire   [78:0] p_Val2_2_i_fu_583_p2;
wire   [76:0] tmp_24_fu_607_p1;
wire   [76:0] tmp_25_fu_619_p1;
wire   [0:0] tmp_fu_602_p2;
wire   [77:0] r_V_5_fu_611_p3;
wire   [77:0] r_V_6_fu_623_p3;
wire   [77:0] p_Val2_11_fu_631_p3;
wire   [15:0] p_Result_i1_fu_647_p4;
wire   [15:0] p_Result_5_i_fu_665_p4;
wire   [15:0] p_Result_7_i_fu_683_p4;
wire   [15:0] p_Result_9_i_fu_701_p4;
wire   [31:0] p_Result_1_fu_657_p3;
wire   [31:0] p_Result_2_fu_675_p3;
wire   [31:0] p_Result_3_fu_693_p3;
wire   [31:0] p_Result_4_fu_711_p3;
reg   [31:0] c1_fu_719_p3;
wire   [77:0] tmp_i_fu_751_p1;
reg   [31:0] c2_fu_727_p3;
wire   [77:0] tmp_i1_fu_755_p2;
wire   [77:0] tmp_38_i_fu_773_p1;
wire   [31:0] shift_fu_767_p2;
reg   [31:0] c3_fu_735_p3;
wire   [77:0] tmp_39_i_fu_777_p2;
wire   [77:0] tmp_41_i_fu_795_p1;
wire   [31:0] shift_1_fu_789_p2;
reg   [31:0] c4_fu_743_p3;
wire   [77:0] tmp_42_i_fu_799_p2;
wire   [77:0] tmp_44_i_fu_817_p1;
wire   [0:0] tmp_40_i_fu_783_p2;
wire   [0:0] tmp_43_i_fu_805_p2;
wire   [0:0] tmp5_fu_827_p2;
wire   [0:0] tmp_37_i_fu_761_p2;
wire   [0:0] sel_tmp1_i_fu_833_p2;
wire   [77:0] tmp_45_i_fu_821_p2;
wire   [77:0] sel_tmp2_i_fu_839_p3;
wire   [0:0] sel_tmp5_i_fu_855_p2;
wire   [0:0] sel_tmp6_i_fu_861_p2;
wire   [77:0] sel_tmp4_i_fu_847_p3;
wire   [31:0] shift_2_fu_811_p2;
wire   [31:0] shift_3_fu_875_p3;
wire   [31:0] shift_4_fu_883_p3;
wire   [77:0] p_Val2_12_fu_867_p3;
wire   [31:0] shift_5_fu_891_p3;
wire   [10:0] tmp_26_fu_915_p1;
wire   [0:0] tmp_46_i_fu_909_p2;
wire   [10:0] phitmp_i_fu_919_p2;
wire   [77:0] p_Val2_15_fu_639_p3;
wire   [15:0] p_Result_i2_fu_933_p4;
wire   [15:0] p_Result_5_i1_fu_951_p4;
wire   [15:0] p_Result_7_i1_fu_969_p4;
wire   [15:0] p_Result_9_i1_fu_987_p4;
wire   [31:0] p_Result_6_fu_943_p3;
wire   [31:0] p_Result_7_fu_961_p3;
wire   [31:0] p_Result_8_fu_979_p3;
wire   [31:0] p_Result_9_fu_997_p3;
reg   [31:0] c1_1_fu_1005_p3;
wire   [77:0] tmp_i1_88_fu_1037_p1;
reg   [31:0] c2_1_fu_1013_p3;
wire   [77:0] tmp_i2_fu_1041_p2;
wire   [77:0] tmp_38_i1_fu_1059_p1;
wire   [31:0] shift_7_fu_1053_p2;
reg   [31:0] c3_1_fu_1021_p3;
wire   [77:0] tmp_39_i1_fu_1063_p2;
wire   [77:0] tmp_41_i1_fu_1081_p1;
wire   [31:0] shift_8_fu_1075_p2;
reg   [31:0] c4_1_fu_1029_p3;
wire   [77:0] tmp_42_i1_fu_1085_p2;
wire   [77:0] tmp_44_i1_fu_1103_p1;
wire   [0:0] tmp_40_i1_fu_1069_p2;
wire   [0:0] tmp_43_i1_fu_1091_p2;
wire   [0:0] tmp6_fu_1113_p2;
wire   [0:0] tmp_37_i1_fu_1047_p2;
wire   [0:0] sel_tmp1_i1_fu_1119_p2;
wire   [77:0] tmp_45_i1_fu_1107_p2;
wire   [77:0] sel_tmp2_i1_fu_1125_p3;
wire   [0:0] sel_tmp5_i1_fu_1141_p2;
wire   [0:0] sel_tmp6_i1_fu_1147_p2;
wire   [77:0] sel_tmp4_i1_fu_1133_p3;
wire   [31:0] shift_9_fu_1097_p2;
wire   [31:0] shift_11_fu_1161_p3;
wire   [31:0] shift_12_fu_1169_p3;
wire   [77:0] p_Val2_16_fu_1153_p3;
wire   [31:0] shift_13_fu_1177_p3;
wire   [10:0] tmp_27_fu_1201_p1;
wire   [0:0] tmp_46_i1_fu_1195_p2;
wire   [10:0] phitmp_i1_fu_1205_p2;
wire   [2:0] tmp_s_fu_1219_p2;
wire   [75:0] tmp_7_fu_1242_p4;
wire   [78:0] z_s_V_fu_1252_p1;
wire   [78:0] p_Val2_1_i8_fu_1262_p2;
wire   [78:0] p_Val2_i7_fu_1256_p2;
wire   [63:0] p_Result_5_fu_1275_p4;
wire   [63:0] p_Result_10_fu_1287_p4;
wire   [63:0] tmp_71_neg_fu_1299_p2;
wire   [63:0] tmp_65_neg_fu_1309_p2;
wire   [0:0] sel_tmp_fu_1319_p2;
wire   [63:0] tmp_1_fu_1305_p1;
wire   [63:0] tmp_s_out_fu_1283_p1;
wire   [0:0] sel_tmp2_fu_1332_p2;
wire   [63:0] tmp_2_fu_1315_p1;
wire   [63:0] sel_tmp1_fu_1324_p3;
wire   [0:0] sel_tmp4_fu_1345_p2;
wire   [63:0] sel_tmp3_fu_1337_p3;
wire   [0:0] sel_tmp6_fu_1358_p2;
wire   [63:0] sel_tmp5_fu_1350_p3;
wire   [0:0] sel_tmp8_fu_1371_p2;
wire   [63:0] sel_tmp7_fu_1363_p3;
wire   [0:0] sel_tmp10_fu_1384_p2;
wire   [63:0] tmp_c_out_fu_1295_p1;
wire   [63:0] sel_tmp9_fu_1376_p3;
wire   [0:0] sel_tmp12_fu_1397_p2;
wire   [63:0] sel_tmp11_fu_1389_p3;
wire   [63:0] sel_tmp13_fu_1410_p3;
wire   [63:0] sel_tmp14_fu_1418_p3;
wire   [63:0] sel_tmp15_fu_1426_p3;
wire   [63:0] sel_tmp16_fu_1434_p3;
wire   [63:0] sel_tmp17_fu_1442_p3;
wire   [63:0] s_out_fu_1402_p3;
wire   [63:0] t_in_s_out_fu_1458_p3;
wire   [63:0] c_out_fu_1450_p3;
wire   [63:0] s_out_write_assign_fu_1464_p3;
wire   [63:0] c_out_write_assign_fu_1471_p3;
reg   [2:0] ap_NS_fsm;


sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V #(
    .DataWidth( 256 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_256_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_ref_4oPi_table_256_V_address0 ),
    .ce0( hls_ref_4oPi_table_256_V_ce0 ),
    .q0( hls_ref_4oPi_table_256_V_q0 )
);

sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V #(
    .DataWidth( 126 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_cordic_ctab_table_128_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( hls_cordic_ctab_table_128_V_address0 ),
    .ce0( hls_cordic_ctab_table_128_V_ce0 ),
    .q0( hls_cordic_ctab_table_128_V_q0 )
);

big_mult_v3small_125_53_17_s grp_big_mult_v3small_125_53_17_s_fu_291(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_big_mult_v3small_125_53_17_s_fu_291_ap_start ),
    .ap_done( grp_big_mult_v3small_125_53_17_s_fu_291_ap_done ),
    .ap_idle( grp_big_mult_v3small_125_53_17_s_fu_291_ap_idle ),
    .ap_ready( grp_big_mult_v3small_125_53_17_s_fu_291_ap_ready ),
    .a_V( grp_big_mult_v3small_125_53_17_s_fu_291_a_V ),
    .b_V( grp_big_mult_v3small_125_53_17_s_fu_291_b_V ),
    .ap_return( grp_big_mult_v3small_125_53_17_s_fu_291_ap_return )
);

big_mult_v3_94_17_s grp_big_mult_v3_94_17_s_fu_297(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_big_mult_v3_94_17_s_fu_297_ap_start ),
    .ap_done( grp_big_mult_v3_94_17_s_fu_297_ap_done ),
    .ap_idle( grp_big_mult_v3_94_17_s_fu_297_ap_idle ),
    .ap_ready( grp_big_mult_v3_94_17_s_fu_297_ap_ready ),
    .a_V( grp_big_mult_v3_94_17_s_fu_297_a_V ),
    .ap_return( grp_big_mult_v3_94_17_s_fu_297_ap_return )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_big_mult_v3small_125_53_17_s_fu_291_ap_done))) begin
            grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_big_mult_v3_94_17_s_fu_297_ap_ready)) begin
            grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
            grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_big_mult_v3small_125_53_17_s_fu_291_ap_ready)) begin
            grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_19_fu_334_p3 == ap_const_lv1_0))) begin
        dout_V_1_reg_238 <= tmp_56_i_i_fu_403_p2;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (tmp_19_reg_1506 == ap_const_lv1_0) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        dout_V_1_reg_238 <= {{prod_adj_V_2_fu_489_p3[ap_const_lv32_4E : ap_const_lv32_1]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & ~(tmp_19_fu_334_p3 == ap_const_lv1_0))) begin
        k_V_reg_226 <= ap_const_lv3_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (tmp_19_reg_1506 == ap_const_lv1_0) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        k_V_reg_226 <= p_Val2_7_reg_1550;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        p_Val2_1_reg_268 <= tmp_V_reg_1583;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        p_Val2_1_reg_268 <= ap_const_lv79_9B74EDA8435E5A67F5F;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        p_Val2_2_reg_257 <= tmp_V_1_reg_1588;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        p_Val2_2_reg_257 <= ap_const_lv79_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        p_Val2_3_reg_247 <= tmp_V_2_fu_1268_p3;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        p_Val2_3_reg_247 <= loc_V_1_fu_517_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sh_assign_reg_279 <= k_reg_1573;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        sh_assign_reg_279 <= ap_const_lv7_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_i_fu_521_p2))) begin
        d_V_reg_1578 <= p_Val2_3_reg_247[ap_const_lv32_4D];
        tmp_V_1_reg_1588 <= tmp_V_1_fu_589_p3;
        tmp_V_reg_1583 <= tmp_V_fu_563_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_big_mult_v3small_125_53_17_s_fu_291_ap_done))) begin
        h_fract_V_reg_1545 <= {{grp_big_mult_v3small_125_53_17_s_fu_291_ap_return[ap_const_lv32_79 : ap_const_lv32_2C]}};
        p_Val2_7_reg_1550 <= {{grp_big_mult_v3small_125_53_17_s_fu_291_ap_return[ap_const_lv32_7C : ap_const_lv32_7A]}};
        tmp_23_reg_1555 <= grp_big_mult_v3small_125_53_17_s_fu_291_ap_return[ap_const_lv32_7A];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        k_reg_1573 <= k_fu_527_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_i_fu_521_p2))) begin
        loc_V_2_reg_1598 <= {{p_Val2_12_fu_867_p3[ap_const_lv32_4C : ap_const_lv32_19]}};
        loc_V_3_reg_1608 <= {{p_Val2_16_fu_1153_p3[ap_const_lv32_4C : ap_const_lv32_19]}};
        out_exp_V_1_reg_1613 <= out_exp_V_1_fu_1211_p3;
        out_exp_V_reg_1603 <= out_exp_V_fu_925_p3;
        sel_reg_1618 <= sel_fu_1225_p3;
        tmp_3_reg_1629 <= tmp_3_fu_1232_p2;
        tmp_4_reg_1635 <= tmp_4_fu_1237_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        loc_V_reg_1500 <= {{p_Val2_s_fu_302_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
        p_Result_s_reg_1495 <= p_Val2_s_fu_302_p1[ap_const_lv32_3F];
        tmp_19_reg_1506 <= exp_fu_328_p2[ap_const_lv32_B];
        tmp_20_reg_1510 <= tmp_20_fu_342_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done)))) begin
        r_V_8_reg_1560 <= {{dout_V_1_phi_fu_241_p4[ap_const_lv32_4D : ap_const_lv32_2]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        r_V_reg_1535[0] <= r_V_fu_409_p3[0];
r_V_reg_1535[1] <= r_V_fu_409_p3[1];
r_V_reg_1535[2] <= r_V_fu_409_p3[2];
r_V_reg_1535[3] <= r_V_fu_409_p3[3];
r_V_reg_1535[4] <= r_V_fu_409_p3[4];
r_V_reg_1535[5] <= r_V_fu_409_p3[5];
r_V_reg_1535[6] <= r_V_fu_409_p3[6];
r_V_reg_1535[7] <= r_V_fu_409_p3[7];
r_V_reg_1535[8] <= r_V_fu_409_p3[8];
r_V_reg_1535[9] <= r_V_fu_409_p3[9];
r_V_reg_1535[10] <= r_V_fu_409_p3[10];
r_V_reg_1535[11] <= r_V_fu_409_p3[11];
r_V_reg_1535[12] <= r_V_fu_409_p3[12];
r_V_reg_1535[13] <= r_V_fu_409_p3[13];
r_V_reg_1535[14] <= r_V_fu_409_p3[14];
r_V_reg_1535[15] <= r_V_fu_409_p3[15];
r_V_reg_1535[16] <= r_V_fu_409_p3[16];
r_V_reg_1535[17] <= r_V_fu_409_p3[17];
r_V_reg_1535[18] <= r_V_fu_409_p3[18];
r_V_reg_1535[19] <= r_V_fu_409_p3[19];
r_V_reg_1535[20] <= r_V_fu_409_p3[20];
r_V_reg_1535[21] <= r_V_fu_409_p3[21];
r_V_reg_1535[22] <= r_V_fu_409_p3[22];
r_V_reg_1535[23] <= r_V_fu_409_p3[23];
r_V_reg_1535[24] <= r_V_fu_409_p3[24];
r_V_reg_1535[25] <= r_V_fu_409_p3[25];
r_V_reg_1535[26] <= r_V_fu_409_p3[26];
r_V_reg_1535[27] <= r_V_fu_409_p3[27];
r_V_reg_1535[28] <= r_V_fu_409_p3[28];
r_V_reg_1535[29] <= r_V_fu_409_p3[29];
r_V_reg_1535[30] <= r_V_fu_409_p3[30];
r_V_reg_1535[31] <= r_V_fu_409_p3[31];
r_V_reg_1535[32] <= r_V_fu_409_p3[32];
r_V_reg_1535[33] <= r_V_fu_409_p3[33];
r_V_reg_1535[34] <= r_V_fu_409_p3[34];
r_V_reg_1535[35] <= r_V_fu_409_p3[35];
r_V_reg_1535[36] <= r_V_fu_409_p3[36];
r_V_reg_1535[37] <= r_V_fu_409_p3[37];
r_V_reg_1535[38] <= r_V_fu_409_p3[38];
r_V_reg_1535[39] <= r_V_fu_409_p3[39];
r_V_reg_1535[40] <= r_V_fu_409_p3[40];
r_V_reg_1535[41] <= r_V_fu_409_p3[41];
r_V_reg_1535[42] <= r_V_fu_409_p3[42];
r_V_reg_1535[43] <= r_V_fu_409_p3[43];
r_V_reg_1535[44] <= r_V_fu_409_p3[44];
r_V_reg_1535[45] <= r_V_fu_409_p3[45];
r_V_reg_1535[46] <= r_V_fu_409_p3[46];
r_V_reg_1535[47] <= r_V_fu_409_p3[47];
r_V_reg_1535[48] <= r_V_fu_409_p3[48];
r_V_reg_1535[49] <= r_V_fu_409_p3[49];
r_V_reg_1535[50] <= r_V_fu_409_p3[50];
r_V_reg_1535[51] <= r_V_fu_409_p3[51];
        ret_V_5_reg_1540 <= ret_V_5_fu_436_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0) & (tmp_19_fu_334_p3 == ap_const_lv1_0))) begin
        tmp_21_reg_1520 <= tmp_21_fu_367_p1;
        tmp_22_reg_1525 <= addr_V_fu_346_p2[ap_const_lv32_B];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | (ap_ST_st7_fsm_6 == ap_CS_fsm))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st7_fsm_6 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// dout_V_1_phi_fu_241_p4 assign process. ///
always @ (ap_CS_fsm or tmp_19_reg_1506 or dout_V_1_reg_238 or prod_adj_V_2_fu_489_p3)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (tmp_19_reg_1506 == ap_const_lv1_0))) begin
        dout_V_1_phi_fu_241_p4 = {{prod_adj_V_2_fu_489_p3[ap_const_lv32_4E : ap_const_lv32_1]}};
    end else begin
        dout_V_1_phi_fu_241_p4 = dout_V_1_reg_238;
    end
end

/// hls_cordic_ctab_table_128_V_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        hls_cordic_ctab_table_128_V_ce0 = ap_const_logic_1;
    end else begin
        hls_cordic_ctab_table_128_V_ce0 = ap_const_logic_0;
    end
end

/// hls_ref_4oPi_table_256_V_ce0 assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        hls_ref_4oPi_table_256_V_ce0 = ap_const_logic_1;
    end else begin
        hls_ref_4oPi_table_256_V_ce0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_19_fu_334_p3 or tmp_19_reg_1506 or grp_big_mult_v3small_125_53_17_s_fu_291_ap_done or grp_big_mult_v3_94_17_s_fu_297_ap_done or exitcond_i_fu_521_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if ((~(ap_start == ap_const_logic_0) & ~(tmp_19_fu_334_p3 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~(ap_start == ap_const_logic_0) & (tmp_19_fu_334_p3 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if (~(ap_const_logic_0 == grp_big_mult_v3small_125_53_17_s_fu_291_ap_done)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~((tmp_19_reg_1506 == ap_const_lv1_0) & (ap_const_logic_0 == grp_big_mult_v3_94_17_s_fu_297_ap_done))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if (~(ap_const_lv1_0 == exitcond_i_fu_521_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign addr_V_fu_346_p2 = (tmp_i_cast_fu_324_p1 + ap_const_lv12_C4D);
assign ap_return_0 = s_out_write_assign_fu_1464_p3;
assign ap_return_1 = c_out_write_assign_fu_1471_p3;

always @ (p_Result_6_fu_943_p3) begin
    if (p_Result_6_fu_943_p3[31] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd0;
    end else if (p_Result_6_fu_943_p3[30] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd1;
    end else if (p_Result_6_fu_943_p3[29] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd2;
    end else if (p_Result_6_fu_943_p3[28] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd3;
    end else if (p_Result_6_fu_943_p3[27] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd4;
    end else if (p_Result_6_fu_943_p3[26] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd5;
    end else if (p_Result_6_fu_943_p3[25] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd6;
    end else if (p_Result_6_fu_943_p3[24] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd7;
    end else if (p_Result_6_fu_943_p3[23] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd8;
    end else if (p_Result_6_fu_943_p3[22] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd9;
    end else if (p_Result_6_fu_943_p3[21] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd10;
    end else if (p_Result_6_fu_943_p3[20] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd11;
    end else if (p_Result_6_fu_943_p3[19] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd12;
    end else if (p_Result_6_fu_943_p3[18] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd13;
    end else if (p_Result_6_fu_943_p3[17] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd14;
    end else if (p_Result_6_fu_943_p3[16] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd15;
    end else if (p_Result_6_fu_943_p3[15] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd16;
    end else if (p_Result_6_fu_943_p3[14] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd17;
    end else if (p_Result_6_fu_943_p3[13] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd18;
    end else if (p_Result_6_fu_943_p3[12] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd19;
    end else if (p_Result_6_fu_943_p3[11] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd20;
    end else if (p_Result_6_fu_943_p3[10] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd21;
    end else if (p_Result_6_fu_943_p3[9] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd22;
    end else if (p_Result_6_fu_943_p3[8] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd23;
    end else if (p_Result_6_fu_943_p3[7] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd24;
    end else if (p_Result_6_fu_943_p3[6] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd25;
    end else if (p_Result_6_fu_943_p3[5] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd26;
    end else if (p_Result_6_fu_943_p3[4] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd27;
    end else if (p_Result_6_fu_943_p3[3] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd28;
    end else if (p_Result_6_fu_943_p3[2] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd29;
    end else if (p_Result_6_fu_943_p3[1] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd30;
    end else if (p_Result_6_fu_943_p3[0] == 1'b1) begin
        c1_1_fu_1005_p3 = 32'd31;
    end else begin
        c1_1_fu_1005_p3 = 32'd32;
    end
end



always @ (p_Result_1_fu_657_p3) begin
    if (p_Result_1_fu_657_p3[31] == 1'b1) begin
        c1_fu_719_p3 = 32'd0;
    end else if (p_Result_1_fu_657_p3[30] == 1'b1) begin
        c1_fu_719_p3 = 32'd1;
    end else if (p_Result_1_fu_657_p3[29] == 1'b1) begin
        c1_fu_719_p3 = 32'd2;
    end else if (p_Result_1_fu_657_p3[28] == 1'b1) begin
        c1_fu_719_p3 = 32'd3;
    end else if (p_Result_1_fu_657_p3[27] == 1'b1) begin
        c1_fu_719_p3 = 32'd4;
    end else if (p_Result_1_fu_657_p3[26] == 1'b1) begin
        c1_fu_719_p3 = 32'd5;
    end else if (p_Result_1_fu_657_p3[25] == 1'b1) begin
        c1_fu_719_p3 = 32'd6;
    end else if (p_Result_1_fu_657_p3[24] == 1'b1) begin
        c1_fu_719_p3 = 32'd7;
    end else if (p_Result_1_fu_657_p3[23] == 1'b1) begin
        c1_fu_719_p3 = 32'd8;
    end else if (p_Result_1_fu_657_p3[22] == 1'b1) begin
        c1_fu_719_p3 = 32'd9;
    end else if (p_Result_1_fu_657_p3[21] == 1'b1) begin
        c1_fu_719_p3 = 32'd10;
    end else if (p_Result_1_fu_657_p3[20] == 1'b1) begin
        c1_fu_719_p3 = 32'd11;
    end else if (p_Result_1_fu_657_p3[19] == 1'b1) begin
        c1_fu_719_p3 = 32'd12;
    end else if (p_Result_1_fu_657_p3[18] == 1'b1) begin
        c1_fu_719_p3 = 32'd13;
    end else if (p_Result_1_fu_657_p3[17] == 1'b1) begin
        c1_fu_719_p3 = 32'd14;
    end else if (p_Result_1_fu_657_p3[16] == 1'b1) begin
        c1_fu_719_p3 = 32'd15;
    end else if (p_Result_1_fu_657_p3[15] == 1'b1) begin
        c1_fu_719_p3 = 32'd16;
    end else if (p_Result_1_fu_657_p3[14] == 1'b1) begin
        c1_fu_719_p3 = 32'd17;
    end else if (p_Result_1_fu_657_p3[13] == 1'b1) begin
        c1_fu_719_p3 = 32'd18;
    end else if (p_Result_1_fu_657_p3[12] == 1'b1) begin
        c1_fu_719_p3 = 32'd19;
    end else if (p_Result_1_fu_657_p3[11] == 1'b1) begin
        c1_fu_719_p3 = 32'd20;
    end else if (p_Result_1_fu_657_p3[10] == 1'b1) begin
        c1_fu_719_p3 = 32'd21;
    end else if (p_Result_1_fu_657_p3[9] == 1'b1) begin
        c1_fu_719_p3 = 32'd22;
    end else if (p_Result_1_fu_657_p3[8] == 1'b1) begin
        c1_fu_719_p3 = 32'd23;
    end else if (p_Result_1_fu_657_p3[7] == 1'b1) begin
        c1_fu_719_p3 = 32'd24;
    end else if (p_Result_1_fu_657_p3[6] == 1'b1) begin
        c1_fu_719_p3 = 32'd25;
    end else if (p_Result_1_fu_657_p3[5] == 1'b1) begin
        c1_fu_719_p3 = 32'd26;
    end else if (p_Result_1_fu_657_p3[4] == 1'b1) begin
        c1_fu_719_p3 = 32'd27;
    end else if (p_Result_1_fu_657_p3[3] == 1'b1) begin
        c1_fu_719_p3 = 32'd28;
    end else if (p_Result_1_fu_657_p3[2] == 1'b1) begin
        c1_fu_719_p3 = 32'd29;
    end else if (p_Result_1_fu_657_p3[1] == 1'b1) begin
        c1_fu_719_p3 = 32'd30;
    end else if (p_Result_1_fu_657_p3[0] == 1'b1) begin
        c1_fu_719_p3 = 32'd31;
    end else begin
        c1_fu_719_p3 = 32'd32;
    end
end



always @ (p_Result_7_fu_961_p3) begin
    if (p_Result_7_fu_961_p3[31] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd0;
    end else if (p_Result_7_fu_961_p3[30] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd1;
    end else if (p_Result_7_fu_961_p3[29] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd2;
    end else if (p_Result_7_fu_961_p3[28] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd3;
    end else if (p_Result_7_fu_961_p3[27] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd4;
    end else if (p_Result_7_fu_961_p3[26] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd5;
    end else if (p_Result_7_fu_961_p3[25] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd6;
    end else if (p_Result_7_fu_961_p3[24] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd7;
    end else if (p_Result_7_fu_961_p3[23] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd8;
    end else if (p_Result_7_fu_961_p3[22] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd9;
    end else if (p_Result_7_fu_961_p3[21] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd10;
    end else if (p_Result_7_fu_961_p3[20] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd11;
    end else if (p_Result_7_fu_961_p3[19] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd12;
    end else if (p_Result_7_fu_961_p3[18] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd13;
    end else if (p_Result_7_fu_961_p3[17] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd14;
    end else if (p_Result_7_fu_961_p3[16] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd15;
    end else if (p_Result_7_fu_961_p3[15] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd16;
    end else if (p_Result_7_fu_961_p3[14] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd17;
    end else if (p_Result_7_fu_961_p3[13] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd18;
    end else if (p_Result_7_fu_961_p3[12] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd19;
    end else if (p_Result_7_fu_961_p3[11] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd20;
    end else if (p_Result_7_fu_961_p3[10] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd21;
    end else if (p_Result_7_fu_961_p3[9] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd22;
    end else if (p_Result_7_fu_961_p3[8] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd23;
    end else if (p_Result_7_fu_961_p3[7] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd24;
    end else if (p_Result_7_fu_961_p3[6] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd25;
    end else if (p_Result_7_fu_961_p3[5] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd26;
    end else if (p_Result_7_fu_961_p3[4] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd27;
    end else if (p_Result_7_fu_961_p3[3] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd28;
    end else if (p_Result_7_fu_961_p3[2] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd29;
    end else if (p_Result_7_fu_961_p3[1] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd30;
    end else if (p_Result_7_fu_961_p3[0] == 1'b1) begin
        c2_1_fu_1013_p3 = 32'd31;
    end else begin
        c2_1_fu_1013_p3 = 32'd32;
    end
end



always @ (p_Result_2_fu_675_p3) begin
    if (p_Result_2_fu_675_p3[31] == 1'b1) begin
        c2_fu_727_p3 = 32'd0;
    end else if (p_Result_2_fu_675_p3[30] == 1'b1) begin
        c2_fu_727_p3 = 32'd1;
    end else if (p_Result_2_fu_675_p3[29] == 1'b1) begin
        c2_fu_727_p3 = 32'd2;
    end else if (p_Result_2_fu_675_p3[28] == 1'b1) begin
        c2_fu_727_p3 = 32'd3;
    end else if (p_Result_2_fu_675_p3[27] == 1'b1) begin
        c2_fu_727_p3 = 32'd4;
    end else if (p_Result_2_fu_675_p3[26] == 1'b1) begin
        c2_fu_727_p3 = 32'd5;
    end else if (p_Result_2_fu_675_p3[25] == 1'b1) begin
        c2_fu_727_p3 = 32'd6;
    end else if (p_Result_2_fu_675_p3[24] == 1'b1) begin
        c2_fu_727_p3 = 32'd7;
    end else if (p_Result_2_fu_675_p3[23] == 1'b1) begin
        c2_fu_727_p3 = 32'd8;
    end else if (p_Result_2_fu_675_p3[22] == 1'b1) begin
        c2_fu_727_p3 = 32'd9;
    end else if (p_Result_2_fu_675_p3[21] == 1'b1) begin
        c2_fu_727_p3 = 32'd10;
    end else if (p_Result_2_fu_675_p3[20] == 1'b1) begin
        c2_fu_727_p3 = 32'd11;
    end else if (p_Result_2_fu_675_p3[19] == 1'b1) begin
        c2_fu_727_p3 = 32'd12;
    end else if (p_Result_2_fu_675_p3[18] == 1'b1) begin
        c2_fu_727_p3 = 32'd13;
    end else if (p_Result_2_fu_675_p3[17] == 1'b1) begin
        c2_fu_727_p3 = 32'd14;
    end else if (p_Result_2_fu_675_p3[16] == 1'b1) begin
        c2_fu_727_p3 = 32'd15;
    end else if (p_Result_2_fu_675_p3[15] == 1'b1) begin
        c2_fu_727_p3 = 32'd16;
    end else if (p_Result_2_fu_675_p3[14] == 1'b1) begin
        c2_fu_727_p3 = 32'd17;
    end else if (p_Result_2_fu_675_p3[13] == 1'b1) begin
        c2_fu_727_p3 = 32'd18;
    end else if (p_Result_2_fu_675_p3[12] == 1'b1) begin
        c2_fu_727_p3 = 32'd19;
    end else if (p_Result_2_fu_675_p3[11] == 1'b1) begin
        c2_fu_727_p3 = 32'd20;
    end else if (p_Result_2_fu_675_p3[10] == 1'b1) begin
        c2_fu_727_p3 = 32'd21;
    end else if (p_Result_2_fu_675_p3[9] == 1'b1) begin
        c2_fu_727_p3 = 32'd22;
    end else if (p_Result_2_fu_675_p3[8] == 1'b1) begin
        c2_fu_727_p3 = 32'd23;
    end else if (p_Result_2_fu_675_p3[7] == 1'b1) begin
        c2_fu_727_p3 = 32'd24;
    end else if (p_Result_2_fu_675_p3[6] == 1'b1) begin
        c2_fu_727_p3 = 32'd25;
    end else if (p_Result_2_fu_675_p3[5] == 1'b1) begin
        c2_fu_727_p3 = 32'd26;
    end else if (p_Result_2_fu_675_p3[4] == 1'b1) begin
        c2_fu_727_p3 = 32'd27;
    end else if (p_Result_2_fu_675_p3[3] == 1'b1) begin
        c2_fu_727_p3 = 32'd28;
    end else if (p_Result_2_fu_675_p3[2] == 1'b1) begin
        c2_fu_727_p3 = 32'd29;
    end else if (p_Result_2_fu_675_p3[1] == 1'b1) begin
        c2_fu_727_p3 = 32'd30;
    end else if (p_Result_2_fu_675_p3[0] == 1'b1) begin
        c2_fu_727_p3 = 32'd31;
    end else begin
        c2_fu_727_p3 = 32'd32;
    end
end



always @ (p_Result_8_fu_979_p3) begin
    if (p_Result_8_fu_979_p3[31] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd0;
    end else if (p_Result_8_fu_979_p3[30] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd1;
    end else if (p_Result_8_fu_979_p3[29] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd2;
    end else if (p_Result_8_fu_979_p3[28] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd3;
    end else if (p_Result_8_fu_979_p3[27] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd4;
    end else if (p_Result_8_fu_979_p3[26] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd5;
    end else if (p_Result_8_fu_979_p3[25] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd6;
    end else if (p_Result_8_fu_979_p3[24] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd7;
    end else if (p_Result_8_fu_979_p3[23] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd8;
    end else if (p_Result_8_fu_979_p3[22] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd9;
    end else if (p_Result_8_fu_979_p3[21] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd10;
    end else if (p_Result_8_fu_979_p3[20] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd11;
    end else if (p_Result_8_fu_979_p3[19] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd12;
    end else if (p_Result_8_fu_979_p3[18] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd13;
    end else if (p_Result_8_fu_979_p3[17] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd14;
    end else if (p_Result_8_fu_979_p3[16] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd15;
    end else if (p_Result_8_fu_979_p3[15] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd16;
    end else if (p_Result_8_fu_979_p3[14] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd17;
    end else if (p_Result_8_fu_979_p3[13] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd18;
    end else if (p_Result_8_fu_979_p3[12] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd19;
    end else if (p_Result_8_fu_979_p3[11] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd20;
    end else if (p_Result_8_fu_979_p3[10] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd21;
    end else if (p_Result_8_fu_979_p3[9] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd22;
    end else if (p_Result_8_fu_979_p3[8] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd23;
    end else if (p_Result_8_fu_979_p3[7] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd24;
    end else if (p_Result_8_fu_979_p3[6] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd25;
    end else if (p_Result_8_fu_979_p3[5] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd26;
    end else if (p_Result_8_fu_979_p3[4] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd27;
    end else if (p_Result_8_fu_979_p3[3] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd28;
    end else if (p_Result_8_fu_979_p3[2] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd29;
    end else if (p_Result_8_fu_979_p3[1] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd30;
    end else if (p_Result_8_fu_979_p3[0] == 1'b1) begin
        c3_1_fu_1021_p3 = 32'd31;
    end else begin
        c3_1_fu_1021_p3 = 32'd32;
    end
end



always @ (p_Result_3_fu_693_p3) begin
    if (p_Result_3_fu_693_p3[31] == 1'b1) begin
        c3_fu_735_p3 = 32'd0;
    end else if (p_Result_3_fu_693_p3[30] == 1'b1) begin
        c3_fu_735_p3 = 32'd1;
    end else if (p_Result_3_fu_693_p3[29] == 1'b1) begin
        c3_fu_735_p3 = 32'd2;
    end else if (p_Result_3_fu_693_p3[28] == 1'b1) begin
        c3_fu_735_p3 = 32'd3;
    end else if (p_Result_3_fu_693_p3[27] == 1'b1) begin
        c3_fu_735_p3 = 32'd4;
    end else if (p_Result_3_fu_693_p3[26] == 1'b1) begin
        c3_fu_735_p3 = 32'd5;
    end else if (p_Result_3_fu_693_p3[25] == 1'b1) begin
        c3_fu_735_p3 = 32'd6;
    end else if (p_Result_3_fu_693_p3[24] == 1'b1) begin
        c3_fu_735_p3 = 32'd7;
    end else if (p_Result_3_fu_693_p3[23] == 1'b1) begin
        c3_fu_735_p3 = 32'd8;
    end else if (p_Result_3_fu_693_p3[22] == 1'b1) begin
        c3_fu_735_p3 = 32'd9;
    end else if (p_Result_3_fu_693_p3[21] == 1'b1) begin
        c3_fu_735_p3 = 32'd10;
    end else if (p_Result_3_fu_693_p3[20] == 1'b1) begin
        c3_fu_735_p3 = 32'd11;
    end else if (p_Result_3_fu_693_p3[19] == 1'b1) begin
        c3_fu_735_p3 = 32'd12;
    end else if (p_Result_3_fu_693_p3[18] == 1'b1) begin
        c3_fu_735_p3 = 32'd13;
    end else if (p_Result_3_fu_693_p3[17] == 1'b1) begin
        c3_fu_735_p3 = 32'd14;
    end else if (p_Result_3_fu_693_p3[16] == 1'b1) begin
        c3_fu_735_p3 = 32'd15;
    end else if (p_Result_3_fu_693_p3[15] == 1'b1) begin
        c3_fu_735_p3 = 32'd16;
    end else if (p_Result_3_fu_693_p3[14] == 1'b1) begin
        c3_fu_735_p3 = 32'd17;
    end else if (p_Result_3_fu_693_p3[13] == 1'b1) begin
        c3_fu_735_p3 = 32'd18;
    end else if (p_Result_3_fu_693_p3[12] == 1'b1) begin
        c3_fu_735_p3 = 32'd19;
    end else if (p_Result_3_fu_693_p3[11] == 1'b1) begin
        c3_fu_735_p3 = 32'd20;
    end else if (p_Result_3_fu_693_p3[10] == 1'b1) begin
        c3_fu_735_p3 = 32'd21;
    end else if (p_Result_3_fu_693_p3[9] == 1'b1) begin
        c3_fu_735_p3 = 32'd22;
    end else if (p_Result_3_fu_693_p3[8] == 1'b1) begin
        c3_fu_735_p3 = 32'd23;
    end else if (p_Result_3_fu_693_p3[7] == 1'b1) begin
        c3_fu_735_p3 = 32'd24;
    end else if (p_Result_3_fu_693_p3[6] == 1'b1) begin
        c3_fu_735_p3 = 32'd25;
    end else if (p_Result_3_fu_693_p3[5] == 1'b1) begin
        c3_fu_735_p3 = 32'd26;
    end else if (p_Result_3_fu_693_p3[4] == 1'b1) begin
        c3_fu_735_p3 = 32'd27;
    end else if (p_Result_3_fu_693_p3[3] == 1'b1) begin
        c3_fu_735_p3 = 32'd28;
    end else if (p_Result_3_fu_693_p3[2] == 1'b1) begin
        c3_fu_735_p3 = 32'd29;
    end else if (p_Result_3_fu_693_p3[1] == 1'b1) begin
        c3_fu_735_p3 = 32'd30;
    end else if (p_Result_3_fu_693_p3[0] == 1'b1) begin
        c3_fu_735_p3 = 32'd31;
    end else begin
        c3_fu_735_p3 = 32'd32;
    end
end



always @ (p_Result_9_fu_997_p3) begin
    if (p_Result_9_fu_997_p3[31] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd0;
    end else if (p_Result_9_fu_997_p3[30] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd1;
    end else if (p_Result_9_fu_997_p3[29] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd2;
    end else if (p_Result_9_fu_997_p3[28] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd3;
    end else if (p_Result_9_fu_997_p3[27] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd4;
    end else if (p_Result_9_fu_997_p3[26] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd5;
    end else if (p_Result_9_fu_997_p3[25] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd6;
    end else if (p_Result_9_fu_997_p3[24] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd7;
    end else if (p_Result_9_fu_997_p3[23] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd8;
    end else if (p_Result_9_fu_997_p3[22] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd9;
    end else if (p_Result_9_fu_997_p3[21] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd10;
    end else if (p_Result_9_fu_997_p3[20] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd11;
    end else if (p_Result_9_fu_997_p3[19] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd12;
    end else if (p_Result_9_fu_997_p3[18] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd13;
    end else if (p_Result_9_fu_997_p3[17] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd14;
    end else if (p_Result_9_fu_997_p3[16] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd15;
    end else if (p_Result_9_fu_997_p3[15] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd16;
    end else if (p_Result_9_fu_997_p3[14] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd17;
    end else if (p_Result_9_fu_997_p3[13] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd18;
    end else if (p_Result_9_fu_997_p3[12] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd19;
    end else if (p_Result_9_fu_997_p3[11] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd20;
    end else if (p_Result_9_fu_997_p3[10] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd21;
    end else if (p_Result_9_fu_997_p3[9] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd22;
    end else if (p_Result_9_fu_997_p3[8] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd23;
    end else if (p_Result_9_fu_997_p3[7] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd24;
    end else if (p_Result_9_fu_997_p3[6] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd25;
    end else if (p_Result_9_fu_997_p3[5] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd26;
    end else if (p_Result_9_fu_997_p3[4] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd27;
    end else if (p_Result_9_fu_997_p3[3] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd28;
    end else if (p_Result_9_fu_997_p3[2] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd29;
    end else if (p_Result_9_fu_997_p3[1] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd30;
    end else if (p_Result_9_fu_997_p3[0] == 1'b1) begin
        c4_1_fu_1029_p3 = 32'd31;
    end else begin
        c4_1_fu_1029_p3 = 32'd32;
    end
end



always @ (p_Result_4_fu_711_p3) begin
    if (p_Result_4_fu_711_p3[31] == 1'b1) begin
        c4_fu_743_p3 = 32'd0;
    end else if (p_Result_4_fu_711_p3[30] == 1'b1) begin
        c4_fu_743_p3 = 32'd1;
    end else if (p_Result_4_fu_711_p3[29] == 1'b1) begin
        c4_fu_743_p3 = 32'd2;
    end else if (p_Result_4_fu_711_p3[28] == 1'b1) begin
        c4_fu_743_p3 = 32'd3;
    end else if (p_Result_4_fu_711_p3[27] == 1'b1) begin
        c4_fu_743_p3 = 32'd4;
    end else if (p_Result_4_fu_711_p3[26] == 1'b1) begin
        c4_fu_743_p3 = 32'd5;
    end else if (p_Result_4_fu_711_p3[25] == 1'b1) begin
        c4_fu_743_p3 = 32'd6;
    end else if (p_Result_4_fu_711_p3[24] == 1'b1) begin
        c4_fu_743_p3 = 32'd7;
    end else if (p_Result_4_fu_711_p3[23] == 1'b1) begin
        c4_fu_743_p3 = 32'd8;
    end else if (p_Result_4_fu_711_p3[22] == 1'b1) begin
        c4_fu_743_p3 = 32'd9;
    end else if (p_Result_4_fu_711_p3[21] == 1'b1) begin
        c4_fu_743_p3 = 32'd10;
    end else if (p_Result_4_fu_711_p3[20] == 1'b1) begin
        c4_fu_743_p3 = 32'd11;
    end else if (p_Result_4_fu_711_p3[19] == 1'b1) begin
        c4_fu_743_p3 = 32'd12;
    end else if (p_Result_4_fu_711_p3[18] == 1'b1) begin
        c4_fu_743_p3 = 32'd13;
    end else if (p_Result_4_fu_711_p3[17] == 1'b1) begin
        c4_fu_743_p3 = 32'd14;
    end else if (p_Result_4_fu_711_p3[16] == 1'b1) begin
        c4_fu_743_p3 = 32'd15;
    end else if (p_Result_4_fu_711_p3[15] == 1'b1) begin
        c4_fu_743_p3 = 32'd16;
    end else if (p_Result_4_fu_711_p3[14] == 1'b1) begin
        c4_fu_743_p3 = 32'd17;
    end else if (p_Result_4_fu_711_p3[13] == 1'b1) begin
        c4_fu_743_p3 = 32'd18;
    end else if (p_Result_4_fu_711_p3[12] == 1'b1) begin
        c4_fu_743_p3 = 32'd19;
    end else if (p_Result_4_fu_711_p3[11] == 1'b1) begin
        c4_fu_743_p3 = 32'd20;
    end else if (p_Result_4_fu_711_p3[10] == 1'b1) begin
        c4_fu_743_p3 = 32'd21;
    end else if (p_Result_4_fu_711_p3[9] == 1'b1) begin
        c4_fu_743_p3 = 32'd22;
    end else if (p_Result_4_fu_711_p3[8] == 1'b1) begin
        c4_fu_743_p3 = 32'd23;
    end else if (p_Result_4_fu_711_p3[7] == 1'b1) begin
        c4_fu_743_p3 = 32'd24;
    end else if (p_Result_4_fu_711_p3[6] == 1'b1) begin
        c4_fu_743_p3 = 32'd25;
    end else if (p_Result_4_fu_711_p3[5] == 1'b1) begin
        c4_fu_743_p3 = 32'd26;
    end else if (p_Result_4_fu_711_p3[4] == 1'b1) begin
        c4_fu_743_p3 = 32'd27;
    end else if (p_Result_4_fu_711_p3[3] == 1'b1) begin
        c4_fu_743_p3 = 32'd28;
    end else if (p_Result_4_fu_711_p3[2] == 1'b1) begin
        c4_fu_743_p3 = 32'd29;
    end else if (p_Result_4_fu_711_p3[1] == 1'b1) begin
        c4_fu_743_p3 = 32'd30;
    end else if (p_Result_4_fu_711_p3[0] == 1'b1) begin
        c4_fu_743_p3 = 32'd31;
    end else begin
        c4_fu_743_p3 = 32'd32;
    end
end


assign c_out_fu_1450_p3 = ((sel_tmp12_fu_1397_p2)? tmp_s_out_fu_1283_p1: sel_tmp17_fu_1442_p3);
assign c_out_write_assign_fu_1471_p3 = ((tmp_3_reg_1629)? ap_const_lv64_7FFFFFFFFFFFFFFF: c_out_fu_1450_p3);
assign d_V_fu_533_p3 = p_Val2_3_reg_247[ap_const_lv32_4D];
assign exitcond_i_fu_521_p2 = (sh_assign_reg_279 == ap_const_lv7_4E? 1'b1: 1'b0);
assign exp_fu_328_p2 = (tmp_i_cast_fu_324_p1 + ap_const_lv12_C01);
assign grp_big_mult_v3_94_17_s_fu_297_a_V = h_fract_V_reg_1545;
assign grp_big_mult_v3_94_17_s_fu_297_ap_start = grp_big_mult_v3_94_17_s_fu_297_ap_start_ap_start_reg;
assign grp_big_mult_v3small_125_53_17_s_fu_291_a_V = ret_V_5_reg_1540;
assign grp_big_mult_v3small_125_53_17_s_fu_291_ap_start = grp_big_mult_v3small_125_53_17_s_fu_291_ap_start_ap_start_reg;
assign grp_big_mult_v3small_125_53_17_s_fu_291_b_V = r_V_reg_1535;
assign hls_cordic_ctab_table_128_V_address0 = tmp_6_fu_597_p1;
assign hls_ref_4oPi_table_256_V_address0 = tmp_i_i_fu_362_p1;
assign k_fu_527_p2 = (sh_assign_reg_279 + ap_const_lv7_1);
assign loc_V_1_fu_517_p1 = $unsigned(r_V_8_fu_507_p4);
assign loc_V_fu_314_p4 = {{p_Val2_s_fu_302_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
assign op2_assign_fu_389_p2 = (ap_const_lv12_3FE - tmp_i_cast_fu_324_p1);
assign out_exp_V_1_fu_1211_p3 = ((tmp_46_i1_fu_1195_p2)? ap_const_lv11_0: phitmp_i1_fu_1205_p2);
assign out_exp_V_fu_925_p3 = ((tmp_46_i_fu_909_p2)? ap_const_lv11_0: phitmp_i_fu_919_p2);
assign p_Result_10_fu_1287_p4 = {{{ap_const_lv1_0}, {out_exp_V_1_reg_1613}}, {loc_V_3_reg_1608}};
assign p_Result_12_i_i_fu_426_p4 = {{r_V_3_fu_420_p2[ap_const_lv32_FF : ap_const_lv32_83]}};
assign p_Result_1_fu_657_p3 = {{p_Result_i1_fu_647_p4}, {ap_const_lv16_8000}};
assign p_Result_2_fu_675_p3 = {{p_Result_5_i_fu_665_p4}, {ap_const_lv16_8000}};
assign p_Result_3_fu_693_p3 = {{p_Result_7_i_fu_683_p4}, {ap_const_lv16_8000}};
assign p_Result_4_fu_711_p3 = {{p_Result_9_i_fu_701_p4}, {ap_const_lv16_8000}};
assign p_Result_5_fu_1275_p4 = {{{ap_const_lv1_0}, {out_exp_V_reg_1603}}, {loc_V_2_reg_1598}};
assign p_Result_5_i1_fu_951_p4 = {{p_Val2_15_fu_639_p3[ap_const_lv32_3D : ap_const_lv32_2E]}};
assign p_Result_5_i_fu_665_p4 = {{p_Val2_11_fu_631_p3[ap_const_lv32_3D : ap_const_lv32_2E]}};
assign p_Result_6_fu_943_p3 = {{p_Result_i2_fu_933_p4}, {ap_const_lv16_8000}};
assign p_Result_7_fu_961_p3 = {{p_Result_5_i1_fu_951_p4}, {ap_const_lv16_8000}};
assign p_Result_7_i1_fu_969_p4 = {{p_Val2_15_fu_639_p3[ap_const_lv32_2D : ap_const_lv32_1E]}};
assign p_Result_7_i_fu_683_p4 = {{p_Val2_11_fu_631_p3[ap_const_lv32_2D : ap_const_lv32_1E]}};
assign p_Result_8_fu_979_p3 = {{p_Result_7_i1_fu_969_p4}, {ap_const_lv16_8000}};
assign p_Result_9_fu_997_p3 = {{p_Result_9_i1_fu_987_p4}, {ap_const_lv16_8000}};
assign p_Result_9_i1_fu_987_p4 = {{p_Val2_15_fu_639_p3[ap_const_lv32_1D : ap_const_lv32_E]}};
assign p_Result_9_i_fu_701_p4 = {{p_Val2_11_fu_631_p3[ap_const_lv32_1D : ap_const_lv32_E]}};
assign p_Result_i1_fu_647_p4 = {{p_Val2_11_fu_631_p3[ap_const_lv32_4D : ap_const_lv32_3E]}};
assign p_Result_i2_fu_933_p4 = {{p_Val2_15_fu_639_p3[ap_const_lv32_4D : ap_const_lv32_3E]}};
assign p_Result_i_i_fu_352_p4 = {{addr_V_fu_346_p2[ap_const_lv32_A : ap_const_lv32_7]}};
assign p_Val2_11_fu_631_p3 = ((tmp_fu_602_p2)? ap_const_lv78_0: r_V_5_fu_611_p3);
assign p_Val2_12_fu_867_p3 = ((sel_tmp6_i_fu_861_p2)? tmp_39_i_fu_777_p2: sel_tmp4_i_fu_847_p3);
assign p_Val2_15_fu_639_p3 = ((tmp_fu_602_p2)? ap_const_lv78_20000000000000000000: r_V_6_fu_623_p3);
assign p_Val2_16_fu_1153_p3 = ((sel_tmp6_i1_fu_1147_p2)? tmp_39_i1_fu_1063_p2: sel_tmp4_i1_fu_1133_p3);
assign p_Val2_1_i8_fu_1262_p2 = (z_s_V_fu_1252_p1 + p_Val2_3_reg_247);
assign p_Val2_1_i_fu_557_p2 = (y_s_V_fu_545_p2 + p_Val2_1_reg_268);
assign p_Val2_2_i_fu_583_p2 = (x_s_V_fu_571_p2 + p_Val2_2_reg_257);
assign p_Val2_i3_fu_577_p2 = (p_Val2_2_reg_257 - x_s_V_fu_571_p2);
assign p_Val2_i7_fu_1256_p2 = (p_Val2_3_reg_247 - z_s_V_fu_1252_p1);
assign p_Val2_i_fu_551_p2 = (p_Val2_1_reg_268 - y_s_V_fu_545_p2);
assign p_Val2_s_fu_302_p1 = t_in;
assign phitmp_i1_fu_1205_p2 = (ap_const_lv11_3FF - tmp_27_fu_1201_p1);
assign phitmp_i_fu_919_p2 = (ap_const_lv11_3FF - tmp_26_fu_915_p1);
assign prod_adj_V_2_fu_489_p3 = ((tmp_23_reg_1555)? tmp_36_i_fu_483_p2: prod_adj_V_fu_473_p4);
assign prod_adj_V_fu_473_p4 = {{grp_big_mult_v3_94_17_s_fu_297_ap_return[ap_const_lv32_9B : ap_const_lv32_4D]}};
assign r_V_3_fu_420_p2 = hls_ref_4oPi_table_256_V_q0 << tmp_53_i_i_fu_417_p1;
assign r_V_4_fu_379_p4 = {{{ap_const_lv1_1}, {tmp_20_fu_342_p1}}, {ap_const_lv25_0}};
assign r_V_5_fu_611_p3 = {{tmp_24_fu_607_p1}, {ap_const_lv1_0}};
assign r_V_6_fu_623_p3 = {{tmp_25_fu_619_p1}, {ap_const_lv1_0}};
assign r_V_8_fu_507_p4 = {{dout_V_1_phi_fu_241_p4[ap_const_lv32_4D : ap_const_lv32_2]}};
assign r_V_fu_409_p3 = {{ap_const_lv1_1}, {tmp_20_reg_1510}};
assign ret_V_5_fu_436_p3 = ((tmp_22_reg_1525)? ap_const_lv125_0: p_Result_12_i_i_fu_426_p4);
assign s_out_fu_1402_p3 = ((sel_tmp12_fu_1397_p2)? tmp_c_out_fu_1295_p1: sel_tmp11_fu_1389_p3);
assign s_out_write_assign_fu_1464_p3 = ((tmp_3_reg_1629)? ap_const_lv64_7FFFFFFFFFFFFFFF: t_in_s_out_fu_1458_p3);
assign sel_fu_1225_p3 = ((p_Result_s_reg_1495)? tmp_s_fu_1219_p2: k_V_reg_226);
assign sel_tmp10_fu_1384_p2 = (sel_reg_1618 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp11_fu_1389_p3 = ((sel_tmp10_fu_1384_p2)? tmp_c_out_fu_1295_p1: sel_tmp9_fu_1376_p3);
assign sel_tmp12_fu_1397_p2 = (sel_reg_1618 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp13_fu_1410_p3 = ((sel_tmp2_fu_1332_p2)? tmp_s_out_fu_1283_p1: tmp_c_out_fu_1295_p1);
assign sel_tmp14_fu_1418_p3 = ((sel_tmp4_fu_1345_p2)? tmp_1_fu_1305_p1: sel_tmp13_fu_1410_p3);
assign sel_tmp15_fu_1426_p3 = ((sel_tmp6_fu_1358_p2)? tmp_2_fu_1315_p1: sel_tmp14_fu_1418_p3);
assign sel_tmp16_fu_1434_p3 = ((sel_tmp8_fu_1371_p2)? tmp_2_fu_1315_p1: sel_tmp15_fu_1426_p3);
assign sel_tmp17_fu_1442_p3 = ((sel_tmp10_fu_1384_p2)? tmp_1_fu_1305_p1: sel_tmp16_fu_1434_p3);
assign sel_tmp1_fu_1324_p3 = ((sel_tmp_fu_1319_p2)? tmp_1_fu_1305_p1: tmp_s_out_fu_1283_p1);
assign sel_tmp1_i1_fu_1119_p2 = (tmp6_fu_1113_p2 & tmp_37_i1_fu_1047_p2);
assign sel_tmp1_i_fu_833_p2 = (tmp5_fu_827_p2 & tmp_37_i_fu_761_p2);
assign sel_tmp2_fu_1332_p2 = (sel_reg_1618 == ap_const_lv3_6? 1'b1: 1'b0);
assign sel_tmp2_i1_fu_1125_p3 = ((sel_tmp1_i1_fu_1119_p2)? tmp_45_i1_fu_1107_p2: tmp_42_i1_fu_1085_p2);
assign sel_tmp2_i_fu_839_p3 = ((sel_tmp1_i_fu_833_p2)? tmp_45_i_fu_821_p2: tmp_42_i_fu_799_p2);
assign sel_tmp3_fu_1337_p3 = ((sel_tmp2_fu_1332_p2)? tmp_2_fu_1315_p1: sel_tmp1_fu_1324_p3);
assign sel_tmp4_fu_1345_p2 = (sel_reg_1618 == ap_const_lv3_5? 1'b1: 1'b0);
assign sel_tmp4_i1_fu_1133_p3 = ((tmp_37_i1_fu_1047_p2)? sel_tmp2_i1_fu_1125_p3: tmp_i2_fu_1041_p2);
assign sel_tmp4_i_fu_847_p3 = ((tmp_37_i_fu_761_p2)? sel_tmp2_i_fu_839_p3: tmp_i1_fu_755_p2);
assign sel_tmp5_fu_1350_p3 = ((sel_tmp4_fu_1345_p2)? tmp_2_fu_1315_p1: sel_tmp3_fu_1337_p3);
assign sel_tmp5_i1_fu_1141_p2 = (tmp_40_i1_fu_1069_p2 ^ ap_const_lv1_1);
assign sel_tmp5_i_fu_855_p2 = (tmp_40_i_fu_783_p2 ^ ap_const_lv1_1);
assign sel_tmp6_fu_1358_p2 = (sel_reg_1618 == ap_const_lv3_4? 1'b1: 1'b0);
assign sel_tmp6_i1_fu_1147_p2 = (tmp_37_i1_fu_1047_p2 & sel_tmp5_i1_fu_1141_p2);
assign sel_tmp6_i_fu_861_p2 = (tmp_37_i_fu_761_p2 & sel_tmp5_i_fu_855_p2);
assign sel_tmp7_fu_1363_p3 = ((sel_tmp6_fu_1358_p2)? tmp_1_fu_1305_p1: sel_tmp5_fu_1350_p3);
assign sel_tmp8_fu_1371_p2 = (sel_reg_1618 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp9_fu_1376_p3 = ((sel_tmp8_fu_1371_p2)? tmp_s_out_fu_1283_p1: sel_tmp7_fu_1363_p3);
assign sel_tmp_fu_1319_p2 = (sel_reg_1618 == ap_const_lv3_7? 1'b1: 1'b0);
assign shift_11_fu_1161_p3 = ((sel_tmp1_i1_fu_1119_p2)? shift_9_fu_1097_p2: shift_8_fu_1075_p2);
assign shift_12_fu_1169_p3 = ((tmp_37_i1_fu_1047_p2)? shift_11_fu_1161_p3: c1_1_fu_1005_p3);
assign shift_13_fu_1177_p3 = ((sel_tmp6_i1_fu_1147_p2)? shift_7_fu_1053_p2: shift_12_fu_1169_p3);
assign shift_1_fu_789_p2 = (shift_fu_767_p2 + c3_fu_735_p3);
assign shift_2_fu_811_p2 = (shift_1_fu_789_p2 + c4_fu_743_p3);
assign shift_3_fu_875_p3 = ((sel_tmp1_i_fu_833_p2)? shift_2_fu_811_p2: shift_1_fu_789_p2);
assign shift_4_fu_883_p3 = ((tmp_37_i_fu_761_p2)? shift_3_fu_875_p3: c1_fu_719_p3);
assign shift_5_fu_891_p3 = ((sel_tmp6_i_fu_861_p2)? shift_fu_767_p2: shift_4_fu_883_p3);
assign shift_7_fu_1053_p2 = (c2_1_fu_1013_p3 + ap_const_lv32_10);
assign shift_8_fu_1075_p2 = (shift_7_fu_1053_p2 + c3_1_fu_1021_p3);
assign shift_9_fu_1097_p2 = (shift_8_fu_1075_p2 + c4_1_fu_1029_p3);
assign shift_fu_767_p2 = (c2_fu_727_p3 + ap_const_lv32_10);
assign t_in_s_out_fu_1458_p3 = ((tmp_4_reg_1635)? t_in: s_out_fu_1402_p3);
assign tmp5_fu_827_p2 = (tmp_40_i_fu_783_p2 & tmp_43_i_fu_805_p2);
assign tmp6_fu_1113_p2 = (tmp_40_i1_fu_1069_p2 & tmp_43_i1_fu_1091_p2);
assign tmp_19_fu_334_p3 = exp_fu_328_p2[ap_const_lv32_B];
assign tmp_1_fu_1305_p1 = tmp_71_neg_fu_1299_p2;
assign tmp_20_fu_342_p1 = p_Val2_s_fu_302_p1[51:0];
assign tmp_21_fu_367_p1 = addr_V_fu_346_p2[6:0];
assign tmp_24_fu_607_p1 = p_Val2_2_reg_257[76:0];
assign tmp_25_fu_619_p1 = p_Val2_1_reg_268[76:0];
assign tmp_26_fu_915_p1 = shift_5_fu_891_p3[10:0];
assign tmp_27_fu_1201_p1 = shift_13_fu_1177_p3[10:0];
assign tmp_2_fu_1315_p1 = tmp_65_neg_fu_1309_p2;
assign tmp_36_i_fu_483_p2 = (ap_const_lv79_6487ED5110B4611A6263 - prod_adj_V_fu_473_p4);
assign tmp_37_i1_fu_1047_p2 = (c1_1_fu_1005_p3 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_37_i_fu_761_p2 = (c1_fu_719_p3 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_38_i1_fu_1059_p1 = $unsigned(c2_1_fu_1013_p3);
assign tmp_38_i_fu_773_p1 = $unsigned(c2_fu_727_p3);
assign tmp_39_i1_fu_1063_p2 = tmp_i2_fu_1041_p2 << tmp_38_i1_fu_1059_p1;
assign tmp_39_i_fu_777_p2 = tmp_i1_fu_755_p2 << tmp_38_i_fu_773_p1;
assign tmp_3_fu_1232_p2 = (loc_V_reg_1500 == ap_const_lv11_7FF? 1'b1: 1'b0);
assign tmp_40_i1_fu_1069_p2 = (c2_1_fu_1013_p3 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_40_i_fu_783_p2 = (c2_fu_727_p3 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_41_i1_fu_1081_p1 = $unsigned(c3_1_fu_1021_p3);
assign tmp_41_i_fu_795_p1 = $unsigned(c3_fu_735_p3);
assign tmp_42_i1_fu_1085_p2 = tmp_39_i1_fu_1063_p2 << tmp_41_i1_fu_1081_p1;
assign tmp_42_i_fu_799_p2 = tmp_39_i_fu_777_p2 << tmp_41_i_fu_795_p1;
assign tmp_43_i1_fu_1091_p2 = (c3_1_fu_1021_p3 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_43_i_fu_805_p2 = (c3_fu_735_p3 == ap_const_lv32_10? 1'b1: 1'b0);
assign tmp_44_i1_fu_1103_p1 = $unsigned(c4_1_fu_1029_p3);
assign tmp_44_i_fu_817_p1 = $unsigned(c4_fu_743_p3);
assign tmp_45_i1_fu_1107_p2 = tmp_42_i1_fu_1085_p2 << tmp_44_i1_fu_1103_p1;
assign tmp_45_i_fu_821_p2 = tmp_42_i_fu_799_p2 << tmp_44_i_fu_817_p1;
assign tmp_46_i1_fu_1195_p2 = (p_Val2_15_fu_639_p3 == ap_const_lv78_0? 1'b1: 1'b0);
assign tmp_46_i_fu_909_p2 = (p_Val2_11_fu_631_p3 == ap_const_lv78_0? 1'b1: 1'b0);
assign tmp_4_fu_1237_p2 = (loc_V_reg_1500 < ap_const_lv11_3E7? 1'b1: 1'b0);
assign tmp_53_i_i_fu_417_p1 = $unsigned(tmp_21_reg_1520);
assign tmp_55_i_i_fu_399_p0 = $signed(op2_assign_fu_389_p2);
assign tmp_55_i_i_fu_399_p1 = $unsigned(tmp_55_i_i_fu_399_p0);
assign tmp_56_i_i_fu_403_p2 = r_V_4_fu_379_p4 >> tmp_55_i_i_fu_399_p1;
assign tmp_5_fu_541_p1 = $unsigned(sh_assign_reg_279);
assign tmp_65_neg_fu_1309_p2 = (p_Result_10_fu_1287_p4 ^ ap_const_lv64_8000000000000000);
assign tmp_6_fu_597_p1 = $unsigned(sh_assign_reg_279);
assign tmp_71_neg_fu_1299_p2 = (p_Result_5_fu_1275_p4 ^ ap_const_lv64_8000000000000000);
assign tmp_7_fu_1242_p4 = {{hls_cordic_ctab_table_128_V_q0[ap_const_lv32_7D : ap_const_lv32_32]}};
assign tmp_V_1_fu_589_p3 = ((d_V_fu_533_p3)? p_Val2_i3_fu_577_p2: p_Val2_2_i_fu_583_p2);
assign tmp_V_2_fu_1268_p3 = ((d_V_reg_1578)? p_Val2_1_i8_fu_1262_p2: p_Val2_i7_fu_1256_p2);
assign tmp_V_fu_563_p3 = ((d_V_fu_533_p3)? p_Val2_1_i_fu_557_p2: p_Val2_i_fu_551_p2);
assign tmp_c_out_fu_1295_p1 = p_Result_10_fu_1287_p4;
assign tmp_fu_602_p2 = (r_V_8_reg_1560 == ap_const_lv76_0? 1'b1: 1'b0);
assign tmp_i1_88_fu_1037_p1 = $unsigned(c1_1_fu_1005_p3);
assign tmp_i1_fu_755_p2 = p_Val2_11_fu_631_p3 << tmp_i_fu_751_p1;
assign tmp_i2_fu_1041_p2 = p_Val2_15_fu_639_p3 << tmp_i1_88_fu_1037_p1;
assign tmp_i_cast_fu_324_p1 = $unsigned(loc_V_fu_314_p4);
assign tmp_i_fu_751_p1 = $unsigned(c1_fu_719_p3);
assign tmp_i_i_fu_362_p1 = $unsigned(p_Result_i_i_fu_352_p4);
assign tmp_s_fu_1219_p2 = (k_V_reg_226 ^ ap_const_lv3_7);
assign tmp_s_out_fu_1283_p1 = p_Result_5_fu_1275_p4;
assign x_s_V_fu_571_p2 = $signed(p_Val2_1_reg_268) >>> tmp_5_fu_541_p1;
assign y_s_V_fu_545_p2 = $signed(p_Val2_2_reg_257) >>> tmp_5_fu_541_p1;
assign z_s_V_fu_1252_p1 = $unsigned(tmp_7_fu_1242_p4);
always @ (posedge ap_clk)
begin
    r_V_reg_1535[52] <= 1'b1;
end



endmodule //sin_cos_range_redux_cordic

