

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Thu Apr  3 20:46:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.339 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118423|   132038|  0.947 ms|  1.056 ms|  118424|  132039|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128  |sha_stream_Pipeline_VITIS_LOOP_208_1  |     8194|     8194|  65.552 us|  65.552 us|   8194|   8194|       no|
        |grp_sha_init_fu_137                              |sha_init                              |        2|        2|  16.000 ns|  16.000 ns|      2|      2|       no|
        |grp_sha_final_fu_147                             |sha_final                             |      402|      833|   3.216 us|   6.664 us|    402|    833|       no|
        |grp_sha_update_fu_159                            |sha_update                            |    50803|    57395|   0.406 ms|   0.459 ms|  50803|  57395|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- sha_stream_label1  |    16392|    16392|           8196|          -|          -|     2|        no|
        |- sha_stream_label0  |   101612|   114796|  50806 ~ 57398|          -|          -|     2|        no|
        |- sha_stream_label2  |       10|       10|              2|          -|          -|     5|        no|
        +---------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      58|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     2679|    5453|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     396|    -|
|Register             |        -|     -|      122|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     2865|    5973|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_sha_final_fu_147                             |sha_final                             |        0|   0|  1255|  2390|    0|
    |grp_sha_init_fu_137                              |sha_init                              |        0|   0|     3|    88|    0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128  |sha_stream_Pipeline_VITIS_LOOP_208_1  |        0|   0|    31|   102|    0|
    |grp_sha_update_fu_159                            |sha_update                            |        0|   0|  1390|  2873|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|   0|  2679|  5453|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln206_fu_194_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln217_fu_228_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln226_fu_262_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln206_fu_188_p2  |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln217_fu_222_p2  |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln226_fu_256_p2  |      icmp|   0|  0|  10|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  58|          14|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         11|    1|         11|
    |i_7_fu_84                 |   9|          2|    3|          6|
    |i_fu_76                   |   9|          2|    2|          4|
    |j_fu_80                   |   9|          2|    2|          4|
    |local_indata_address0     |  14|          3|   14|         42|
    |local_indata_ce0          |  14|          3|    1|          3|
    |local_indata_ce1          |   9|          2|    1|          2|
    |local_indata_we0          |   9|          2|    1|          2|
    |sha_info_count_hi         |   9|          2|   32|         64|
    |sha_info_count_lo         |   9|          2|   32|         64|
    |sha_info_data_address0    |  14|          3|    4|         12|
    |sha_info_data_ce0         |  14|          3|    1|          3|
    |sha_info_data_ce1         |   9|          2|    1|          2|
    |sha_info_data_d0          |  14|          3|   32|         96|
    |sha_info_data_we0         |  14|          3|    1|          3|
    |sha_info_data_we1         |   9|          2|    1|          2|
    |sha_info_digest_address0  |  26|          5|    3|         15|
    |sha_info_digest_address1  |  20|          4|    3|         12|
    |sha_info_digest_ce0       |  26|          5|    1|          5|
    |sha_info_digest_ce1       |  20|          4|    1|          4|
    |sha_info_digest_d0        |  20|          4|   32|        128|
    |sha_info_digest_d1        |  20|          4|   32|        128|
    |sha_info_digest_we0       |  20|          4|    1|          4|
    |sha_info_digest_we1       |  20|          4|    1|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 396|         81|  203|        620|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  10|   0|   10|          0|
    |grp_sha_final_fu_147_ap_start_reg                             |   1|   0|    1|          0|
    |grp_sha_init_fu_137_ap_start_reg                              |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_update_fu_159_ap_start_reg                            |   1|   0|    1|          0|
    |i_13_reg_320                                                  |  32|   0|   32|          0|
    |i_7_fu_84                                                     |   3|   0|    3|          0|
    |i_fu_76                                                       |   2|   0|    2|          0|
    |j_fu_80                                                       |   2|   0|    2|          0|
    |sha_info_count_hi                                             |  32|   0|   32|          0|
    |sha_info_count_lo                                             |  32|   0|   32|          0|
    |tmp_reg_288                                                   |   1|   0|   14|         13|
    |trunc_ln217_reg_303                                           |   1|   0|    1|          0|
    |zext_ln226_reg_328                                            |   3|   0|   64|         61|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 122|   0|  196|         74|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

