// Seed: 3682564070
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1) begin
    id_1 <= 1'b0;
    $display;
    id_5 <= id_3;
    assert (1'b0);
    id_5 <= id_2;
  end
  module_0();
endmodule
