==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 93.131 MB.
INFO: [HLS 200-10] Analyzing design file 'src/hls/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.03 seconds. CPU system time: 0.67 seconds. Elapsed time: 13.33 seconds; current allocated memory: 94.381 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'prod' (src/hls/matmul.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (src/hls/matmul.cpp:25:13)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [2], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.03 seconds. CPU system time: 0.65 seconds. Elapsed time: 9.93 seconds; current allocated memory: 96.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.716 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 127.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/hls/matmul.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (src/hls/matmul.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:77) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (src/hls/matmul.cpp:40) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:92) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (src/hls/matmul.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (src/hls/matmul.cpp:40) in function 'nn_inference' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (src/hls/matmul.cpp:59) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (src/hls/matmul.cpp:42) in function 'nn_inference' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'prod' (src/hls/matmul.cpp:61) in function 'nn_inference' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (src/hls/matmul.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (src/hls/matmul.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (src/hls/matmul.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weights::layer3_weights.V.15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'temp_output3.V.0' (src/hls/matmul.cpp:135) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weights::layer3_weights.V.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_output3.V.0' (src/hls/matmul.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/hls/matmul.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/hls/matmul.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/hls/matmul.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/hls/matmul.cpp:136:18) to (src/hls/matmul.cpp:148:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 171.280 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (src/hls/matmul.cpp:21:19) in function 'nn_inference' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (src/hls/matmul.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' (src/hls/matmul.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' (src/hls/matmul.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0].V' (src/hls/matmul.cpp:48:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0].V' (src/hls/matmul.cpp:95:17)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i7.i1.i6' in function 'nn_inference' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 179.163 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'fp_input_img_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 183.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 187.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_32s_40_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 195.769 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7s_38_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7ns_38_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_32s_7s_39_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_9s_32s_40_1_1_Multiplier_5'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer2_weights_V_8_rom' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name nn_inference nn_inference 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 93.152 MB.
INFO: [HLS 200-10] Analyzing design file 'src/hls/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.76 seconds. CPU system time: 0.8 seconds. Elapsed time: 23.19 seconds; current allocated memory: 94.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'prod' (src/hls/matmul.cpp:25:13) in function 'hwmm_layer1' partially with a factor of 2 (src/hls/matmul.cpp:25:13)
INFO: [HLS 214-178] Inlining function 'float_to_fixed(float*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [128], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer1(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer2(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hwmm_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [5], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5])' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'hw_act_layer3(ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [5], ap_fixed<32, 24, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'nn_inference(float*)' (src/hls/matmul.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.95 seconds. CPU system time: 0.87 seconds. Elapsed time: 17.07 seconds; current allocated memory: 96.783 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 96.784 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 110.259 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:897: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 127.571 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (src/hls/matmul.cpp:5) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (src/hls/matmul.cpp:23) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:77) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'prod' (src/hls/matmul.cpp:42) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:92) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'col' (src/hls/matmul.cpp:59) in function 'nn_inference' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop1' (src/hls/matmul.cpp:108) in function 'nn_inference' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (src/hls/matmul.cpp:59) in function 'nn_inference' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'prod' (src/hls/matmul.cpp:61) in function 'nn_inference' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'temp_output.V' (src/hls/matmul.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output2.V' (src/hls/matmul.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'temp_output3.V' (src/hls/matmul.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::layer3_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/hls/matmul.cpp:5:26) in function 'nn_inference'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/hls/matmul.cpp:79:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/hls/matmul.cpp:94:7) in function 'nn_inference'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/hls/matmul.cpp:136:18) to (src/hls/matmul.cpp:148:2) in function 'nn_inference'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 171.727 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'col' (src/hls/matmul.cpp:21:19) in function 'nn_inference' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'col' (src/hls/matmul.cpp:40:19) in function 'nn_inference'.
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fp_input_img.V' (src/hls/matmul.cpp:6:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' (src/hls/matmul.cpp:29:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output[0].V' (src/hls/matmul.cpp:80:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0].V' (src/hls/matmul.cpp:48:20)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output2[0].V' (src/hls/matmul.cpp:95:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output3[0].V' (src/hls/matmul.cpp:67:20)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i8.i1.i7' in function 'nn_inference' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.33 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 185.946 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_inference' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'fp_input_img_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-61] Pipelining loop 'prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'prod'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col_prod'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col_prod'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'loop1'
INFO: [SCHED 204-61] Pipelining loop 'col'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'col'
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 189.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 193.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_inference' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_inference/input_img' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_inference' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_32s_39_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_40_1_1': 47 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_inference'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 201.122 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_7s_32s_39_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'nn_inference_mul_8s_32s_40_1_1_Multiplier_1'
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer1_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_weights_layer2_weights_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_inference_layer3_weights_V_53_rom' using auto ROMs.
INFO: [RTMG 210-279]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
