<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
defines: 
time_elapsed: 0.178s
ram usage: 24264 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3etwgc3t/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_addbit --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v:4</a>: No timescale set for &#34;addbit&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v:4</a>: Compile module &#34;work@addbit&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v:4</a>: Top level module &#34;work@addbit&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_addbit --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: builtin of type 600 (package) @ 0 : ?
Object: work_addbit of type 32 (module) @ 4 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: a of type 44 (port) @ 5 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: b of type 44 (port) @ 6 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: ci of type 44 (port) @ 7 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: sum of type 44 (port) @ 8 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: co of type 44 (port) @ 9 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: a of type 36 (logic_net) @ 19 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: b of type 36 (logic_net) @ 20 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: ci of type 36 (logic_net) @ 21 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: sum of type 36 (logic_net) @ 22 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: co of type 36 (logic_net) @ 23 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: work_addbit of type 32 (module) @ 4 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: a of type 44 (port) @ 5 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: b of type 44 (port) @ 6 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: ci of type 44 (port) @ 7 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: sum of type 44 (port) @ 8 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: co of type 44 (port) @ 9 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: a of type 36 (logic_net) @ 19 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: b of type 36 (logic_net) @ 20 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: ci of type 36 (logic_net) @ 21 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: sum of type 36 (logic_net) @ 22 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>
Object: co of type 36 (logic_net) @ 23 : <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_comment.v</a>

</pre>
</body>