\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_d_c___channel__}{\+\_\+\+ADC\+\_\+\+Channel\+\_\+}} \\*This sturct is used in ADC\+\_\+\+Configuration struct. Encapsulates all the necessary configurations needed for any ADC channel }{\pageref{struct___a_d_c___channel__}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_d_c___channel___enable___disable__}{\+\_\+\+ADC\+\_\+\+Channel\+\_\+\+Enable\+\_\+\+Disable\+\_\+}} \\*This sturct is used in {\itshape ADC\+\_\+\+Channel} struct. Used to enable or disable a particular Channel of the ADC }{\pageref{struct___a_d_c___channel___enable___disable__}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_d_c___channel___sample___time__}{\+\_\+\+ADC\+\_\+\+Channel\+\_\+\+Sample\+\_\+\+Time\+\_\+}} \\*This struct provides an easy way for the user to set the sample time of a channel. All the options when selected will have an additional 12 cycles added to them in the hardware. So {\itshape 3\+\_\+\+Cycles is selected by the user, then total cycles taken to complete one conversion of that channel will be 3+12 = 15 cycles. Is used in \+\_\+\+ADC\+\_\+\+Channel} struct }{\pageref{struct___a_d_c___channel___sample___time__}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___a_d_c___channel___sequence___number__}{\+\_\+\+ADC\+\_\+\+Channel\+\_\+\+Sequence\+\_\+\+Number\+\_\+}} \\*This sturct is used in {\itshape ADC\+\_\+\+Channel} struct. Used to enable or disable a particular Channel of the ADC }{\pageref{struct___a_d_c___channel___sequence___number__}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___d_m_a___enable___type}{\+\_\+\+USART\+\_\+\+DMA\+\_\+\+Enable\+\_\+\+Type}} }{\pageref{struct___u_s_a_r_t___d_m_a___enable___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___frame___length___type}{\+\_\+\+USART\+\_\+\+Frame\+\_\+\+Length\+\_\+\+Type}} }{\pageref{struct___u_s_a_r_t___frame___length___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___hardware___flow___type}{\+\_\+\+USART\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Type}} }{\pageref{struct___u_s_a_r_t___hardware___flow___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___interrupt___type}{\+\_\+\+USART\+\_\+\+Interrupt\+\_\+\+Type}} }{\pageref{struct___u_s_a_r_t___interrupt___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___mode___type}{\+\_\+\+USART\+\_\+\+Mode\+\_\+\+Type}} }{\pageref{struct___u_s_a_r_t___mode___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___parity___type}{\+\_\+\+USART\+\_\+\+Parity\+\_\+\+Type}} }{\pageref{struct___u_s_a_r_t___parity___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct___u_s_a_r_t___stop___bits}{\+\_\+\+USART\+\_\+\+Stop\+\_\+\+Bits}} }{\pageref{struct___u_s_a_r_t___stop___bits}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1___watchdog___analog__}{ADC\+\_\+\+Configuration\+::\+\_\+\+Watchdog\+\_\+\+Analog\+\_\+}} }{\pageref{struct_a_d_c___configuration_1_1___watchdog___analog__}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___channel___type}{ADC\+\_\+\+Channel\+\_\+\+Type}} }{\pageref{struct_a_d_c___channel___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___config}{ADC\+\_\+\+Config}} }{\pageref{struct_a_d_c___config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___mode}{ADC\+\_\+\+Mode}} \\*This struct helps select the mode in which the conversions will happen }{\pageref{struct_a_d_c___mode}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___pin}{ADC\+\_\+\+Pin}} }{\pageref{struct_a_d_c___pin}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network FIFOMail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1___watchdog___analog___1_1_channel___scan}{ADC\+\_\+\+Configuration\+::\+\_\+\+Watchdog\+\_\+\+Analog\+\_\+\+::\+Channel\+\_\+\+Scan}} }{\pageref{struct_a_d_c___configuration_1_1___watchdog___analog___1_1_channel___scan}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_circular___mode}{DMA\+\_\+\+Configuration\+::\+Circular\+\_\+\+Mode}} }{\pageref{struct_d_m_a___configuration_1_1_circular___mode}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1_data___alignment}{ADC\+\_\+\+Configuration\+::\+Data\+\_\+\+Alignment}} }{\pageref{struct_a_d_c___configuration_1_1_data___alignment}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_b___type}{DCB\+\_\+\+Type}} \\*Structure type to access the Debug Control Block Registers (DCB) }{\pageref{struct_d_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \\*DCMI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_i_b___type}{DIB\+\_\+\+Type}} \\*Structure type to access the Debug Identification Block Registers (DIB) }{\pageref{struct_d_i_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___config}{DMA\+\_\+\+Config}} }{\pageref{struct_d_m_a___config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___flags___typedef}{DMA\+\_\+\+Flags\+\_\+\+Typedef}} }{\pageref{struct_d_m_a___flags___typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_d_m_a___interrupts}{DMA\+\_\+\+Configuration\+::\+DMA\+\_\+\+Interrupts}} }{\pageref{struct_d_m_a___configuration_1_1_d_m_a___interrupts}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___request}{DMA\+\_\+\+Request}} }{\pageref{struct_d_m_a___request}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_m_s_s___type}{EMSS\+\_\+\+Type}} }{\pageref{struct_e_m_s_s___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_err_bnk___type}{Err\+Bnk\+\_\+\+Type}} \\*Structure type to access the Error Banking Registers (ERRBNK) }{\pageref{struct_err_bnk___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \\*Ethernet MAC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_w_i_c___type}{EWIC\+\_\+\+Type}} \\*Structure type to access the External Wakeup Interrupt Controller Registers (EWIC) }{\pageref{struct_e_w_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___config_1_1_external___trigger}{ADC\+\_\+\+Config\+::\+External\+\_\+\+Trigger}} }{\pageref{struct_a_d_c___config_1_1_external___trigger}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_flow___control}{DMA\+\_\+\+Configuration\+::\+Flow\+\_\+\+Control}} }{\pageref{struct_d_m_a___configuration_1_1_flow___control}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller }{\pageref{struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank1E }{\pageref{struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank2 }{\pageref{struct_f_s_m_c___bank2__3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank4 }{\pageref{struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___alternate___function}{GPIO\+\_\+\+Alternate\+\_\+\+Function}} }{\pageref{struct_g_p_i_o___alternate___function}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___interrupt___edge}{GPIO\+\_\+\+Interrupt\+\_\+\+Edge}} }{\pageref{struct_g_p_i_o___interrupt___edge}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___mode___type}{GPIO\+\_\+\+Mode\+\_\+\+Type}} }{\pageref{struct_g_p_i_o___mode___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___output___type}{GPIO\+\_\+\+Output\+\_\+\+Type}} }{\pageref{struct_g_p_i_o___output___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___pin}{GPIO\+\_\+\+Pin}} }{\pageref{struct_g_p_i_o___pin}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___pull}{GPIO\+\_\+\+Pull}} }{\pageref{struct_g_p_i_o___pull}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___speed}{GPIO\+\_\+\+Speed}} }{\pageref{struct_g_p_i_o___speed}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_c_b___type}{ICB\+\_\+\+Type}} \\*Structure type to access the Implementation Control Block (ICB) }{\pageref{struct_i_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1_injected___external___trigger___event}{ADC\+\_\+\+Configuration\+::\+Injected\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Event}} }{\pageref{struct_a_d_c___configuration_1_1_injected___external___trigger___event}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_interrupts}{Interrupts}} }{\pageref{struct_interrupts}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_memory___data___size}{DMA\+\_\+\+Configuration\+::\+Memory\+\_\+\+Data\+\_\+\+Size}} }{\pageref{struct_d_m_a___configuration_1_1_memory___data___size}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_memory___pointer___increment}{DMA\+\_\+\+Configuration\+::\+Memory\+\_\+\+Pointer\+\_\+\+Increment}} }{\pageref{struct_d_m_a___configuration_1_1_memory___pointer___increment}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_mem_sys_ctl___type}{Mem\+Sys\+Ctl\+\_\+\+Type}} \\*Structure type to access the Memory System Control Registers (MEMSYSCTL) }{\pageref{struct_mem_sys_ctl___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} \\*Structure type to access the Memory Protection Unit (MPU) }{\pageref{struct_m_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_peripheral___data___size}{DMA\+\_\+\+Configuration\+::\+Peripheral\+\_\+\+Data\+\_\+\+Size}} }{\pageref{struct_d_m_a___configuration_1_1_peripheral___data___size}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_peripheral___pointer___increment}{DMA\+\_\+\+Configuration\+::\+Peripheral\+\_\+\+Pointer\+\_\+\+Increment}} }{\pageref{struct_d_m_a___configuration_1_1_peripheral___pointer___increment}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1_port}{ADC\+\_\+\+Configuration\+::\+Port}} }{\pageref{struct_a_d_c___configuration_1_1_port}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_prc_cfg_inf___type}{Prc\+Cfg\+Inf\+\_\+\+Type}} \\*Structure type to access the Processor Configuration Information Registerss (PRCCFGINF) }{\pageref{struct_prc_cfg_inf___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_priority___level}{DMA\+\_\+\+Configuration\+::\+Priority\+\_\+\+Level}} }{\pageref{struct_d_m_a___configuration_1_1_priority___level}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_pwr_mod_ctl___type}{Pwr\+Mod\+Ctl\+\_\+\+Type}} \\*Structure type to access the Power Mode Control Registers (PWRMODCTL) }{\pageref{struct_pwr_mod_ctl___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1_regular___external___trigger___enable}{ADC\+\_\+\+Configuration\+::\+Regular\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Enable}} }{\pageref{struct_a_d_c___configuration_1_1_regular___external___trigger___enable}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1_regular___external___trigger___event}{ADC\+\_\+\+Configuration\+::\+Regular\+\_\+\+External\+\_\+\+Trigger\+\_\+\+Event}} }{\pageref{struct_a_d_c___configuration_1_1_regular___external___trigger___event}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_request}{DMA\+\_\+\+Configuration\+::\+Request}} }{\pageref{struct_d_m_a___configuration_1_1_request}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___configuration_1_1_resolution}{ADC\+\_\+\+Configuration\+::\+Resolution}} }{\pageref{struct_a_d_c___configuration_1_1_resolution}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_t_l___type}{STL\+\_\+\+Type}} \\*Structure type to access the Software Test Library Observation Registerss (STL) }{\pageref{struct_s_t_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___configuration_1_1_transfer___direction}{DMA\+\_\+\+Configuration\+::\+Transfer\+\_\+\+Direction}} }{\pageref{struct_d_m_a___configuration_1_1_transfer___direction}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___config}{USART\+\_\+\+Config}} }{\pageref{struct_u_s_a_r_t___config}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}} \\*USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___config_1_1_watchdog___analog}{ADC\+\_\+\+Config\+::\+Watchdog\+\_\+\+Analog}} }{\pageref{struct_a_d_c___config_1_1_watchdog___analog}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
