#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar  2 18:16:09 2025
# Process ID         : 439891
# Current directory  : /home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.runs/synth_1
# Command line       : vivado -log uart_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_test.tcl
# Log file           : /home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.runs/synth_1/uart_test.vds
# Journal file       : /home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.runs/synth_1/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 4159.075 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 21510 MB
#-----------------------------------------------------------
source uart_test.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.918 ; gain = 39.840 ; free physical = 5136 ; free virtual = 20072
Command: read_checkpoint -auto_incremental -incremental /home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/utils_1/imports/synth_1/uart_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/utils_1/imports/synth_1/uart_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 439967
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.977 ; gain = 428.801 ; free physical = 4239 ; free virtual = 19175
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'slow_clk_o', assumed default net type 'wire' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v:86]
INFO: [Synth 8-6157] synthesizing module 'uart_test' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_test.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_top.v:37]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_generator' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/baud_rate_generator.v:15]
	Parameter N bound to: 10 - type: integer 
	Parameter M bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_generator' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/baud_rate_generator.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_receiver.v:15]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_receiver.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_transmitter.v:15]
	Parameter DBITS bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_transmitter.v:15]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/fifo.v:18]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SPACE_EXP bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/fifo.v:89]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_top.v:37]
INFO: [Synth 8-6157] synthesizing module 'debounce_explicit' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/debounce_explicit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'debounce_explicit' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/debounce_explicit.v:17]
INFO: [Synth 8-6157] synthesizing module 'seg_display_driver' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_driver' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_test' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_test.v:15]
WARNING: [Synth 8-7137] Register last_reg_0_reg in module fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/fifo.v:71]
WARNING: [Synth 8-7137] Register last_reg_1_reg in module fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/fifo.v:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2187.945 ; gain = 503.770 ; free physical = 4139 ; free virtual = 19076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.758 ; gain = 521.582 ; free physical = 4139 ; free virtual = 19076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.758 ; gain = 521.582 ; free physical = 4139 ; free virtual = 19076
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.758 ; gain = 0.000 ; free physical = 4139 ; free virtual = 19076
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_const.xdc]
Finished Parsing XDC File [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/uart_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.508 ; gain = 0.000 ; free physical = 4132 ; free virtual = 19069
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.508 ; gain = 0.000 ; free physical = 4132 ; free virtual = 19069
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2358.508 ; gain = 674.332 ; free physical = 4160 ; free virtual = 19098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.512 ; gain = 682.336 ; free physical = 4160 ; free virtual = 19098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.512 ; gain = 682.336 ; free physical = 4160 ; free virtual = 19098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_explicit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_explicit'
WARNING: [Synth 8-327] inferring latch for variable 'db_level_reg' [/home/lukas/fpga_vivado/projects/uart_reciever/HDL/debounce_explicit.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2366.512 ; gain = 682.336 ; free physical = 4176 ; free virtual = 19114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 8     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               32 Bit	(4 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design uart_test has port an[3] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (BUTTON_DEBOUNCER/db_level_reg) is unused and will be removed from module uart_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.512 ; gain = 682.336 ; free physical = 4167 ; free virtual = 19110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------+-----------+----------------------+-------------+
|uart_test   | UART_UNIT/FIFO_RX_UNIT/memory_reg | Implied   | 4 x 8                | RAM32M x 4  | 
|uart_test   | UART_UNIT/FIFO_TX_UNIT/memory_reg | Implied   | 4 x 8                | RAM32M x 2  | 
+------------+-----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2388.512 ; gain = 704.336 ; free physical = 4122 ; free virtual = 19065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2412.543 ; gain = 728.367 ; free physical = 4099 ; free virtual = 19042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                        | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------+-----------+----------------------+-------------+
|uart_test   | UART_UNIT/FIFO_RX_UNIT/memory_reg | Implied   | 4 x 8                | RAM32M x 4  | 
|uart_test   | UART_UNIT/FIFO_TX_UNIT/memory_reg | Implied   | 4 x 8                | RAM32M x 2  | 
+------------+-----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2420.551 ; gain = 736.375 ; free physical = 4091 ; free virtual = 19034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    17|
|3     |LUT1     |    24|
|4     |LUT2     |    17|
|5     |LUT3     |    44|
|6     |LUT4     |    48|
|7     |LUT5     |    22|
|8     |LUT6     |    58|
|9     |MUXF7    |     8|
|10    |RAM32M   |     3|
|11    |RAM32X1D |     6|
|12    |FDCE     |    78|
|13    |FDPE     |     3|
|14    |FDRE     |    27|
|15    |IBUF     |     4|
|16    |OBUF     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.363 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2562.363 ; gain = 725.438 ; free physical = 3991 ; free virtual = 18934
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.371 ; gain = 878.188 ; free physical = 3991 ; free virtual = 18934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.371 ; gain = 0.000 ; free physical = 4131 ; free virtual = 19074
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.391 ; gain = 0.000 ; free physical = 4130 ; free virtual = 19073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

Synth Design complete | Checksum: c9122e73
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2618.391 ; gain = 1101.504 ; free physical = 4130 ; free virtual = 19073
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1758.650; main = 1758.650; forked = 266.543
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3283.523; main = 2618.395; forked = 917.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.402 ; gain = 0.000 ; free physical = 4129 ; free virtual = 19072
INFO: [Common 17-1381] The checkpoint '/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.runs/synth_1/uart_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_test_utilization_synth.rpt -pb uart_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 18:16:37 2025...
