INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Ref_TB'
