Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi
INFO: [VRFC 10-311] analyzing module myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module myproject_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_multiheadattention_ap_fixed_ap_fixed_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_multiheadattention_ap_fixed_ap_fixed_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module myproject_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10ns_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_10ns_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10s_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_10s_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_24s_21ns_38_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_24s_21ns_38_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs
INFO: [VRFC 10-311] analyzing module myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0
INFO: [VRFC 10-311] analyzing module myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_11ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9ns_25_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_9ns_25_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_data_prep_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_read_stream_array_ap_f...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_16s_11s_26_1_1(NUM...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_lin_projection_ap_fixe...
Compiling module xil_defaultlib.myproject_lin_projection_ap_fixe...
Compiling module xil_defaultlib.myproject_softmax_legacy_ap_fixe...
Compiling module xil_defaultlib.myproject_softmax_legacy_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_24s_21ns_38_3_1(NU...
Compiling module xil_defaultlib.myproject_softmax_legacy_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_16s_16s_26_1_1(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_11ns_26_1_1(NU...
Compiling module xil_defaultlib.myproject_matrixmul_transpose_ap...
Compiling module xil_defaultlib.myproject_matrixmul_transpose_ap...
Compiling module xil_defaultlib.myproject_matrixmul_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_matrixmul_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_mul_16s_10s_26_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_9ns_25_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_10ns_26_1_0(NU...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_out_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject_fifo_w16_d2_S_ShiftReg
Compiling module xil_defaultlib.myproject_fifo_w16_d2_S
Compiling module xil_defaultlib.myproject_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.myproject_fifo_w32_d2_S
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_lin_projecti...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_matrixmul_tr...
Compiling module xil_defaultlib.myproject_start_for_dense_out_ap...
Compiling module xil_defaultlib.myproject_start_for_dense_out_ap...
Compiling module xil_defaultlib.myproject_multiheadattention_ap_...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
