<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-419"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/RSQRTPS"></a><title>RSQRTPS</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>January 2019</li></ul></nav></header><h1>RSQRTPS
		&mdash; Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</h1>

<table>
<tbody><tr>
<th>Opcode*/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>NP 0F 52 /<em>r</em> RSQRTPS <em>xmm1</em>, <em>xmm2/m128</em></td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in <em>xmm2/m128</em> and stores the results in <em>xmm1</em>.</td></tr>
<tr>
<td>VEX.128.0F.WIG 52 /r VRSQRTPS <em>xmm1, xmm2/m128</em></td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes the approximate reciprocals of the square roots of packed single-precision values in <em>xmm2/mem</em> and stores the results in <em>xmm1</em>.</td></tr>
<tr>
<td>VEX.256.0F.WIG 52 /r VRSQRTPS <em>ymm1, ymm2/m256</em></td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Computes the approximate reciprocals of the square roots of packed single-precision values in <em>ymm2/mem</em> and stores the results in <em>ymm1</em>.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="RSQRTPS.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr></tbody></table>
<h2 id="description">Description<a class="anchor" href="RSQRTPS.html#description">
			&para;
		</a></h2>
<p>Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See <span class="not-imported">Figure 10-5</span> in the <em>Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual, Volume 1</em>, for an illustration of a SIMD single-precision floating-point operation.</p>
<p>The relative error for this approximation is:</p>
<p>|Relative Error| &le; 1.5 &lowast; 2<sup>&minus;12</sup></p>
<p>The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an &infin; of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than &minus;0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.</p>
<p>In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding YMM register destination are unmodified.</p>
<p>VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding YMM register destination are zeroed.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.</p>
<h2 id="operation">Operation<a class="anchor" href="RSQRTPS.html#operation">
			&para;
		</a></h2>
<h3 id="rsqrtps--128-bit-legacy-sse-version-">RSQRTPS (128-bit Legacy SSE version)<a class="anchor" href="RSQRTPS.html#rsqrtps--128-bit-legacy-sse-version-">
			&para;
		</a></h3>
<pre>DEST[31:0] &larr; APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] &larr; APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] &larr; APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] &larr; APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[MAXVL-1:128] (Unmodified)
</pre>
<h3 id="vrsqrtps--vex-128-encoded-version-">VRSQRTPS (VEX.128 encoded version)<a class="anchor" href="RSQRTPS.html#vrsqrtps--vex-128-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[31:0] &larr; APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] &larr; APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] &larr; APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] &larr; APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[MAXVL-1:128] &larr; 0
</pre>
<h3 id="vrsqrtps--vex-256-encoded-version-">VRSQRTPS (VEX.256 encoded version)<a class="anchor" href="RSQRTPS.html#vrsqrtps--vex-256-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[31:0] &larr; APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] &larr; APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] &larr; APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] &larr; APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[159:128] &larr; APPROXIMATE(1/SQRT(SRC2[159:128]))
DEST[191:160] &larr; APPROXIMATE(1/SQRT(SRC2[191:160]))
DEST[223:192] &larr; APPROXIMATE(1/SQRT(SRC2[223:192]))
DEST[255:224] &larr; APPROXIMATE(1/SQRT(SRC2[255:224]))
</pre>
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="RSQRTPS.html#intel-c-c++-compiler-intrinsic-equivalent">
			&para;
		</a></h2>
<pre>RSQRTPS: __m128 _mm_rsqrt_ps(__m128 a)
</pre>
<pre>RSQRTPS: __m256 _mm256_rsqrt_ps (__m256 a);
</pre>
<h2 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="RSQRTPS.html#simd-floating-point-exceptions">
			&para;
		</a></h2>
<p>None.</p>
<h2 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="RSQRTPS.html#other-exceptions">
			&para;
		</a></h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tbody><tr>
<td>#UD</td>
<td>If VEX.vvvv =Ì¸ 1111B.</td></tr></tbody></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>