#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27efc70 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x2837b00 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x2837b40 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x2837b80 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x2837bc0 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x2837c00 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x2837c40 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x287dce0 .functor BUFZ 1, L_0x287db60, C4<0>, C4<0>, C4<0>;
o0x7f96c5ac5078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f96c5a7c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x287dda0 .functor XOR 1, o0x7f96c5ac5078, L_0x7f96c5a7c0f0, C4<0>, C4<0>;
L_0x287de90 .functor BUFZ 1, L_0x287db60, C4<0>, C4<0>, C4<0>;
o0x7f96c5ac5018 .functor BUFZ 1, C4<z>; HiZ drive
v0x2844180_0 .net "CEN", 0 0, o0x7f96c5ac5018;  0 drivers
o0x7f96c5ac5048 .functor BUFZ 1, C4<z>; HiZ drive
v0x2832270_0 .net "CIN", 0 0, o0x7f96c5ac5048;  0 drivers
v0x2832f00_0 .net "CLK", 0 0, o0x7f96c5ac5078;  0 drivers
L_0x7f96c5a7c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28310b0_0 .net "COUT", 0 0, L_0x7f96c5a7c018;  1 drivers
o0x7f96c5ac50d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x28350a0_0 .net "I0", 0 0, o0x7f96c5ac50d8;  0 drivers
o0x7f96c5ac5108 .functor BUFZ 1, C4<z>; HiZ drive
v0x2838cb0_0 .net "I1", 0 0, o0x7f96c5ac5108;  0 drivers
o0x7f96c5ac5138 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f0d10_0 .net "I2", 0 0, o0x7f96c5ac5138;  0 drivers
o0x7f96c5ac5168 .functor BUFZ 1, C4<z>; HiZ drive
v0x2859720_0 .net "I3", 0 0, o0x7f96c5ac5168;  0 drivers
v0x28597e0_0 .net "LO", 0 0, L_0x287dce0;  1 drivers
v0x28598a0_0 .net "O", 0 0, L_0x287de90;  1 drivers
o0x7f96c5ac51f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2859960_0 .net "SR", 0 0, o0x7f96c5ac51f8;  0 drivers
v0x2859a20_0 .net *"_s11", 3 0, L_0x287d430;  1 drivers
v0x2859b00_0 .net *"_s15", 1 0, L_0x287d670;  1 drivers
v0x2859be0_0 .net *"_s17", 1 0, L_0x287d760;  1 drivers
L_0x7f96c5a7c060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2859cc0_0 .net/2u *"_s2", 7 0, L_0x7f96c5a7c060;  1 drivers
v0x2859da0_0 .net *"_s21", 0 0, L_0x287d980;  1 drivers
v0x2859e80_0 .net *"_s23", 0 0, L_0x287dac0;  1 drivers
v0x2859f60_0 .net/2u *"_s28", 0 0, L_0x7f96c5a7c0f0;  1 drivers
L_0x7f96c5a7c0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x285a040_0 .net/2u *"_s4", 7 0, L_0x7f96c5a7c0a8;  1 drivers
v0x285a120_0 .net *"_s9", 3 0, L_0x287d340;  1 drivers
v0x285a200_0 .net "lut_o", 0 0, L_0x287db60;  1 drivers
v0x285a2c0_0 .net "lut_s1", 1 0, L_0x287d840;  1 drivers
v0x285a3a0_0 .net "lut_s2", 3 0, L_0x287d4d0;  1 drivers
v0x285a480_0 .net "lut_s3", 7 0, L_0x287d1f0;  1 drivers
v0x285a560_0 .var "o_reg", 0 0;
v0x285a620_0 .net "polarized_clk", 0 0, L_0x287dda0;  1 drivers
E_0x2764250 .event posedge, v0x2859960_0, v0x285a620_0;
E_0x2764920 .event posedge, v0x285a620_0;
L_0x287d1f0 .functor MUXZ 8, L_0x7f96c5a7c0a8, L_0x7f96c5a7c060, o0x7f96c5ac5168, C4<>;
L_0x287d340 .part L_0x287d1f0, 4, 4;
L_0x287d430 .part L_0x287d1f0, 0, 4;
L_0x287d4d0 .functor MUXZ 4, L_0x287d430, L_0x287d340, o0x7f96c5ac5138, C4<>;
L_0x287d670 .part L_0x287d4d0, 2, 2;
L_0x287d760 .part L_0x287d4d0, 0, 2;
L_0x287d840 .functor MUXZ 2, L_0x287d760, L_0x287d670, o0x7f96c5ac5108, C4<>;
L_0x287d980 .part L_0x287d840, 1, 1;
L_0x287dac0 .part L_0x287d840, 0, 1;
L_0x287db60 .functor MUXZ 1, L_0x287dac0, L_0x287d980, o0x7f96c5ac50d8, C4<>;
S_0x2836310 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7f96c5ac5768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f96c5ac5798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x287df00 .functor AND 1, o0x7f96c5ac5768, o0x7f96c5ac5798, C4<1>, C4<1>;
L_0x287e000 .functor OR 1, o0x7f96c5ac5768, o0x7f96c5ac5798, C4<0>, C4<0>;
o0x7f96c5ac5708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x287e140 .functor AND 1, L_0x287e000, o0x7f96c5ac5708, C4<1>, C4<1>;
L_0x287e200 .functor OR 1, L_0x287df00, L_0x287e140, C4<0>, C4<0>;
v0x285a840_0 .net "CI", 0 0, o0x7f96c5ac5708;  0 drivers
v0x285a920_0 .net "CO", 0 0, L_0x287e200;  1 drivers
v0x285a9e0_0 .net "I0", 0 0, o0x7f96c5ac5768;  0 drivers
v0x285aa80_0 .net "I1", 0 0, o0x7f96c5ac5798;  0 drivers
v0x285ab40_0 .net *"_s0", 0 0, L_0x287df00;  1 drivers
v0x285ac00_0 .net *"_s2", 0 0, L_0x287e000;  1 drivers
v0x285acc0_0 .net *"_s4", 0 0, L_0x287e140;  1 drivers
S_0x283d890 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f96c5ac5918 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ae40_0 .net "C", 0 0, o0x7f96c5ac5918;  0 drivers
o0x7f96c5ac5948 .functor BUFZ 1, C4<z>; HiZ drive
v0x285af20_0 .net "D", 0 0, o0x7f96c5ac5948;  0 drivers
v0x285afe0_0 .var "Q", 0 0;
E_0x2763dd0 .event posedge, v0x285ae40_0;
S_0x2841500 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac5a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b160_0 .net "C", 0 0, o0x7f96c5ac5a38;  0 drivers
o0x7f96c5ac5a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b240_0 .net "D", 0 0, o0x7f96c5ac5a68;  0 drivers
o0x7f96c5ac5a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b300_0 .net "E", 0 0, o0x7f96c5ac5a98;  0 drivers
v0x285b3a0_0 .var "Q", 0 0;
E_0x285b100 .event posedge, v0x285b160_0;
S_0x28308d0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac5bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b560_0 .net "C", 0 0, o0x7f96c5ac5bb8;  0 drivers
o0x7f96c5ac5be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b640_0 .net "D", 0 0, o0x7f96c5ac5be8;  0 drivers
o0x7f96c5ac5c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b700_0 .net "E", 0 0, o0x7f96c5ac5c18;  0 drivers
v0x285b7a0_0 .var "Q", 0 0;
o0x7f96c5ac5c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x285b860_0 .net "R", 0 0, o0x7f96c5ac5c78;  0 drivers
E_0x285b4e0 .event posedge, v0x285b860_0, v0x285b560_0;
S_0x2834780 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac5d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ba40_0 .net "C", 0 0, o0x7f96c5ac5d98;  0 drivers
o0x7f96c5ac5dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285bb20_0 .net "D", 0 0, o0x7f96c5ac5dc8;  0 drivers
o0x7f96c5ac5df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285bbe0_0 .net "E", 0 0, o0x7f96c5ac5df8;  0 drivers
v0x285bc80_0 .var "Q", 0 0;
o0x7f96c5ac5e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x285bd40_0 .net "S", 0 0, o0x7f96c5ac5e58;  0 drivers
E_0x285b9c0 .event posedge, v0x285bd40_0, v0x285ba40_0;
S_0x281d4a0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac5f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x285bf20_0 .net "C", 0 0, o0x7f96c5ac5f78;  0 drivers
o0x7f96c5ac5fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c000_0 .net "D", 0 0, o0x7f96c5ac5fa8;  0 drivers
o0x7f96c5ac5fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c0c0_0 .net "E", 0 0, o0x7f96c5ac5fd8;  0 drivers
v0x285c160_0 .var "Q", 0 0;
o0x7f96c5ac6038 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c220_0 .net "R", 0 0, o0x7f96c5ac6038;  0 drivers
E_0x285bea0 .event posedge, v0x285bf20_0;
S_0x281cdf0 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac6158 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c400_0 .net "C", 0 0, o0x7f96c5ac6158;  0 drivers
o0x7f96c5ac6188 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c4e0_0 .net "D", 0 0, o0x7f96c5ac6188;  0 drivers
o0x7f96c5ac61b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c5a0_0 .net "E", 0 0, o0x7f96c5ac61b8;  0 drivers
v0x285c640_0 .var "Q", 0 0;
o0x7f96c5ac6218 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c700_0 .net "S", 0 0, o0x7f96c5ac6218;  0 drivers
E_0x285c380 .event posedge, v0x285c400_0;
S_0x280a210 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f96c5ac6338 .functor BUFZ 1, C4<z>; HiZ drive
v0x285c930_0 .net "C", 0 0, o0x7f96c5ac6338;  0 drivers
o0x7f96c5ac6368 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ca10_0 .net "D", 0 0, o0x7f96c5ac6368;  0 drivers
v0x285cad0_0 .var "Q", 0 0;
E_0x285c8b0 .event negedge, v0x285c930_0;
S_0x27f7200 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac6458 .functor BUFZ 1, C4<z>; HiZ drive
v0x285cc50_0 .net "C", 0 0, o0x7f96c5ac6458;  0 drivers
o0x7f96c5ac6488 .functor BUFZ 1, C4<z>; HiZ drive
v0x285cd30_0 .net "D", 0 0, o0x7f96c5ac6488;  0 drivers
o0x7f96c5ac64b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285cdf0_0 .net "E", 0 0, o0x7f96c5ac64b8;  0 drivers
v0x285ce90_0 .var "Q", 0 0;
E_0x285cbf0 .event negedge, v0x285cc50_0;
S_0x27e6f50 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac65d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d050_0 .net "C", 0 0, o0x7f96c5ac65d8;  0 drivers
o0x7f96c5ac6608 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d130_0 .net "D", 0 0, o0x7f96c5ac6608;  0 drivers
o0x7f96c5ac6638 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d1f0_0 .net "E", 0 0, o0x7f96c5ac6638;  0 drivers
v0x285d290_0 .var "Q", 0 0;
o0x7f96c5ac6698 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d350_0 .net "R", 0 0, o0x7f96c5ac6698;  0 drivers
E_0x285cfd0/0 .event negedge, v0x285d050_0;
E_0x285cfd0/1 .event posedge, v0x285d350_0;
E_0x285cfd0 .event/or E_0x285cfd0/0, E_0x285cfd0/1;
S_0x282fd30 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac67b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d580_0 .net "C", 0 0, o0x7f96c5ac67b8;  0 drivers
o0x7f96c5ac67e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d660_0 .net "D", 0 0, o0x7f96c5ac67e8;  0 drivers
o0x7f96c5ac6818 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d720_0 .net "E", 0 0, o0x7f96c5ac6818;  0 drivers
v0x285d7c0_0 .var "Q", 0 0;
o0x7f96c5ac6878 .functor BUFZ 1, C4<z>; HiZ drive
v0x285d880_0 .net "S", 0 0, o0x7f96c5ac6878;  0 drivers
E_0x285d500/0 .event negedge, v0x285d580_0;
E_0x285d500/1 .event posedge, v0x285d880_0;
E_0x285d500 .event/or E_0x285d500/0, E_0x285d500/1;
S_0x281dc40 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac6998 .functor BUFZ 1, C4<z>; HiZ drive
v0x285dab0_0 .net "C", 0 0, o0x7f96c5ac6998;  0 drivers
o0x7f96c5ac69c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285db90_0 .net "D", 0 0, o0x7f96c5ac69c8;  0 drivers
o0x7f96c5ac69f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285dc50_0 .net "E", 0 0, o0x7f96c5ac69f8;  0 drivers
v0x285dcf0_0 .var "Q", 0 0;
o0x7f96c5ac6a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ddb0_0 .net "R", 0 0, o0x7f96c5ac6a58;  0 drivers
E_0x285da30 .event negedge, v0x285dab0_0;
S_0x281d860 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f96c5ac6b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x285dfe0_0 .net "C", 0 0, o0x7f96c5ac6b78;  0 drivers
o0x7f96c5ac6ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e0c0_0 .net "D", 0 0, o0x7f96c5ac6ba8;  0 drivers
o0x7f96c5ac6bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e180_0 .net "E", 0 0, o0x7f96c5ac6bd8;  0 drivers
v0x285e220_0 .var "Q", 0 0;
o0x7f96c5ac6c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e2e0_0 .net "S", 0 0, o0x7f96c5ac6c38;  0 drivers
E_0x285df60 .event negedge, v0x285dfe0_0;
S_0x280a9b0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac6d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e510_0 .net "C", 0 0, o0x7f96c5ac6d58;  0 drivers
o0x7f96c5ac6d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e5f0_0 .net "D", 0 0, o0x7f96c5ac6d88;  0 drivers
v0x285e6b0_0 .var "Q", 0 0;
o0x7f96c5ac6de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e750_0 .net "R", 0 0, o0x7f96c5ac6de8;  0 drivers
E_0x285e490/0 .event negedge, v0x285e510_0;
E_0x285e490/1 .event posedge, v0x285e750_0;
E_0x285e490 .event/or E_0x285e490/0, E_0x285e490/1;
S_0x280a5d0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac6ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285e940_0 .net "C", 0 0, o0x7f96c5ac6ed8;  0 drivers
o0x7f96c5ac6f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ea20_0 .net "D", 0 0, o0x7f96c5ac6f08;  0 drivers
v0x285eae0_0 .var "Q", 0 0;
o0x7f96c5ac6f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x285eb80_0 .net "S", 0 0, o0x7f96c5ac6f68;  0 drivers
E_0x285e8c0/0 .event negedge, v0x285e940_0;
E_0x285e8c0/1 .event posedge, v0x285eb80_0;
E_0x285e8c0 .event/or E_0x285e8c0/0, E_0x285e8c0/1;
S_0x27f7a30 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac7058 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ed70_0 .net "C", 0 0, o0x7f96c5ac7058;  0 drivers
o0x7f96c5ac7088 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ee50_0 .net "D", 0 0, o0x7f96c5ac7088;  0 drivers
v0x285ef10_0 .var "Q", 0 0;
o0x7f96c5ac70e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285efb0_0 .net "R", 0 0, o0x7f96c5ac70e8;  0 drivers
E_0x285ecf0 .event negedge, v0x285ed70_0;
S_0x27f7650 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac71d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285f1a0_0 .net "C", 0 0, o0x7f96c5ac71d8;  0 drivers
o0x7f96c5ac7208 .functor BUFZ 1, C4<z>; HiZ drive
v0x285f280_0 .net "D", 0 0, o0x7f96c5ac7208;  0 drivers
v0x285f340_0 .var "Q", 0 0;
o0x7f96c5ac7268 .functor BUFZ 1, C4<z>; HiZ drive
v0x285f3e0_0 .net "S", 0 0, o0x7f96c5ac7268;  0 drivers
E_0x285f120 .event negedge, v0x285f1a0_0;
S_0x27f6ea0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac7358 .functor BUFZ 1, C4<z>; HiZ drive
v0x285f5d0_0 .net "C", 0 0, o0x7f96c5ac7358;  0 drivers
o0x7f96c5ac7388 .functor BUFZ 1, C4<z>; HiZ drive
v0x285f6b0_0 .net "D", 0 0, o0x7f96c5ac7388;  0 drivers
v0x285f770_0 .var "Q", 0 0;
o0x7f96c5ac73e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285f810_0 .net "R", 0 0, o0x7f96c5ac73e8;  0 drivers
E_0x285f550 .event posedge, v0x285f810_0, v0x285f5d0_0;
S_0x27f4310 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac74d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x285fa00_0 .net "C", 0 0, o0x7f96c5ac74d8;  0 drivers
o0x7f96c5ac7508 .functor BUFZ 1, C4<z>; HiZ drive
v0x285fae0_0 .net "D", 0 0, o0x7f96c5ac7508;  0 drivers
v0x285fba0_0 .var "Q", 0 0;
o0x7f96c5ac7568 .functor BUFZ 1, C4<z>; HiZ drive
v0x285fc40_0 .net "S", 0 0, o0x7f96c5ac7568;  0 drivers
E_0x285f980 .event posedge, v0x285fc40_0, v0x285fa00_0;
S_0x27f6a00 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac7658 .functor BUFZ 1, C4<z>; HiZ drive
v0x285fe30_0 .net "C", 0 0, o0x7f96c5ac7658;  0 drivers
o0x7f96c5ac7688 .functor BUFZ 1, C4<z>; HiZ drive
v0x285ff10_0 .net "D", 0 0, o0x7f96c5ac7688;  0 drivers
v0x285ffd0_0 .var "Q", 0 0;
o0x7f96c5ac76e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2860070_0 .net "R", 0 0, o0x7f96c5ac76e8;  0 drivers
E_0x285fdb0 .event posedge, v0x285fe30_0;
S_0x27f5cb0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f96c5ac77d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2860260_0 .net "C", 0 0, o0x7f96c5ac77d8;  0 drivers
o0x7f96c5ac7808 .functor BUFZ 1, C4<z>; HiZ drive
v0x2860340_0 .net "D", 0 0, o0x7f96c5ac7808;  0 drivers
v0x2860400_0 .var "Q", 0 0;
o0x7f96c5ac7868 .functor BUFZ 1, C4<z>; HiZ drive
v0x28604a0_0 .net "S", 0 0, o0x7f96c5ac7868;  0 drivers
E_0x28601e0 .event posedge, v0x2860260_0;
S_0x27f4fe0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7f96c5ac7988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x287e340 .functor BUFZ 1, o0x7f96c5ac7988, C4<0>, C4<0>, C4<0>;
v0x2860610_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x287e340;  1 drivers
v0x28606f0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f96c5ac7988;  0 drivers
S_0x27effe0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x281ed90 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x281edd0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x281ee10 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x281ee50 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7f96c5ac7bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x287e3b0 .functor BUFZ 1, o0x7f96c5ac7bc8, C4<0>, C4<0>, C4<0>;
o0x7f96c5ac7a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x28624d0_0 .net "CLOCK_ENABLE", 0 0, o0x7f96c5ac7a18;  0 drivers
v0x2862590_0 .net "D_IN_0", 0 0, L_0x287e4a0;  1 drivers
v0x2862630_0 .net "D_IN_1", 0 0, L_0x287e560;  1 drivers
o0x7f96c5ac7aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862730_0 .net "D_OUT_0", 0 0, o0x7f96c5ac7aa8;  0 drivers
o0x7f96c5ac7ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862800_0 .net "D_OUT_1", 0 0, o0x7f96c5ac7ad8;  0 drivers
v0x28628a0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x287e3b0;  1 drivers
o0x7f96c5ac7b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862940_0 .net "INPUT_CLK", 0 0, o0x7f96c5ac7b08;  0 drivers
o0x7f96c5ac7b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862a10_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f96c5ac7b38;  0 drivers
o0x7f96c5ac7b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862ae0_0 .net "OUTPUT_CLK", 0 0, o0x7f96c5ac7b68;  0 drivers
o0x7f96c5ac7b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862bb0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f96c5ac7b98;  0 drivers
v0x2862c80_0 .net "PACKAGE_PIN", 0 0, o0x7f96c5ac7bc8;  0 drivers
S_0x2860810 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x27effe0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x28609e0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x2860a20 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x2860a60 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x2860aa0 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x287e4a0 .functor BUFZ 1, v0x2861b00_0, C4<0>, C4<0>, C4<0>;
L_0x287e560 .functor BUFZ 1, v0x2861bc0_0, C4<0>, C4<0>, C4<0>;
v0x2861350_0 .net "CLOCK_ENABLE", 0 0, o0x7f96c5ac7a18;  alias, 0 drivers
v0x2861410_0 .net "D_IN_0", 0 0, L_0x287e4a0;  alias, 1 drivers
v0x28614d0_0 .net "D_IN_1", 0 0, L_0x287e560;  alias, 1 drivers
v0x2861570_0 .net "D_OUT_0", 0 0, o0x7f96c5ac7aa8;  alias, 0 drivers
v0x2861630_0 .net "D_OUT_1", 0 0, o0x7f96c5ac7ad8;  alias, 0 drivers
v0x2861740_0 .net "INPUT_CLK", 0 0, o0x7f96c5ac7b08;  alias, 0 drivers
v0x2861800_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f96c5ac7b38;  alias, 0 drivers
v0x28618c0_0 .net "OUTPUT_CLK", 0 0, o0x7f96c5ac7b68;  alias, 0 drivers
v0x2861980_0 .net "OUTPUT_ENABLE", 0 0, o0x7f96c5ac7b98;  alias, 0 drivers
v0x2861a40_0 .net "PACKAGE_PIN", 0 0, o0x7f96c5ac7bc8;  alias, 0 drivers
v0x2861b00_0 .var "din_0", 0 0;
v0x2861bc0_0 .var "din_1", 0 0;
v0x2861c80_0 .var "din_q_0", 0 0;
v0x2861d40_0 .var "din_q_1", 0 0;
v0x2861e00_0 .var "dout", 0 0;
v0x2861ec0_0 .var "dout_q_0", 0 0;
v0x2861f80_0 .var "dout_q_1", 0 0;
v0x2862150_0 .var "outclk_delayed_1", 0 0;
v0x2862210_0 .var "outclk_delayed_2", 0 0;
v0x28622d0_0 .var "outena_q", 0 0;
E_0x2860b70 .event edge, v0x2862210_0, v0x2861ec0_0, v0x2861f80_0;
E_0x2860e60 .event edge, v0x2862150_0;
E_0x2860ec0 .event edge, v0x28618c0_0;
E_0x2860f20 .event edge, v0x2861800_0, v0x2861c80_0, v0x2861d40_0;
S_0x2860fb0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x2860810;
 .timescale 0 0;
E_0x2861180 .event posedge, v0x28618c0_0;
E_0x2861200 .event negedge, v0x28618c0_0;
E_0x2861260 .event negedge, v0x2861740_0;
E_0x28612c0 .event posedge, v0x2861740_0;
S_0x27f1b40 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x27f7020 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7f96c5ac81f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862d70_0 .net "I0", 0 0, o0x7f96c5ac81f8;  0 drivers
o0x7f96c5ac8228 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862e50_0 .net "I1", 0 0, o0x7f96c5ac8228;  0 drivers
o0x7f96c5ac8258 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862f10_0 .net "I2", 0 0, o0x7f96c5ac8258;  0 drivers
o0x7f96c5ac8288 .functor BUFZ 1, C4<z>; HiZ drive
v0x2862fe0_0 .net "I3", 0 0, o0x7f96c5ac8288;  0 drivers
v0x28630a0_0 .net "O", 0 0, L_0x287f030;  1 drivers
L_0x7f96c5a7c138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2863160_0 .net/2u *"_s0", 7 0, L_0x7f96c5a7c138;  1 drivers
v0x2863240_0 .net *"_s13", 1 0, L_0x287eb40;  1 drivers
v0x2863320_0 .net *"_s15", 1 0, L_0x287ec30;  1 drivers
v0x2863400_0 .net *"_s19", 0 0, L_0x287ee50;  1 drivers
L_0x7f96c5a7c180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x28634e0_0 .net/2u *"_s2", 7 0, L_0x7f96c5a7c180;  1 drivers
v0x28635c0_0 .net *"_s21", 0 0, L_0x287ef90;  1 drivers
v0x28636a0_0 .net *"_s7", 3 0, L_0x287e810;  1 drivers
v0x2863780_0 .net *"_s9", 3 0, L_0x287e900;  1 drivers
v0x2863860_0 .net "s1", 1 0, L_0x287ed10;  1 drivers
v0x2863940_0 .net "s2", 3 0, L_0x287e9a0;  1 drivers
v0x2863a20_0 .net "s3", 7 0, L_0x287e670;  1 drivers
L_0x287e670 .functor MUXZ 8, L_0x7f96c5a7c180, L_0x7f96c5a7c138, o0x7f96c5ac8288, C4<>;
L_0x287e810 .part L_0x287e670, 4, 4;
L_0x287e900 .part L_0x287e670, 0, 4;
L_0x287e9a0 .functor MUXZ 4, L_0x287e900, L_0x287e810, o0x7f96c5ac8258, C4<>;
L_0x287eb40 .part L_0x287e9a0, 2, 2;
L_0x287ec30 .part L_0x287e9a0, 0, 2;
L_0x287ed10 .functor MUXZ 2, L_0x287ec30, L_0x287eb40, o0x7f96c5ac8228, C4<>;
L_0x287ee50 .part L_0x287ed10, 1, 1;
L_0x287ef90 .part L_0x287ed10, 0, 1;
L_0x287f030 .functor MUXZ 1, L_0x287ef90, L_0x287ee50, o0x7f96c5ac81f8, C4<>;
S_0x27f1760 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x2773bc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x2773c00 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x2773c40 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x2773c80 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x2773cc0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x2773d00 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x2773d40 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x2773d80 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x2773dc0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x2773e00 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x2773e40 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x2773e80 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x2773ec0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x2773f00 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x2773f40 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x2773f80 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7f96c5ac85e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2863ba0_0 .net "BYPASS", 0 0, o0x7f96c5ac85e8;  0 drivers
o0x7f96c5ac8618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2863c80_0 .net "DYNAMICDELAY", 7 0, o0x7f96c5ac8618;  0 drivers
o0x7f96c5ac8648 .functor BUFZ 1, C4<z>; HiZ drive
v0x2863d60_0 .net "EXTFEEDBACK", 0 0, o0x7f96c5ac8648;  0 drivers
o0x7f96c5ac8678 .functor BUFZ 1, C4<z>; HiZ drive
v0x2863e00_0 .net "LATCHINPUTVALUE", 0 0, o0x7f96c5ac8678;  0 drivers
o0x7f96c5ac86a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2863ec0_0 .net "LOCK", 0 0, o0x7f96c5ac86a8;  0 drivers
o0x7f96c5ac86d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2863f80_0 .net "PLLOUTCOREA", 0 0, o0x7f96c5ac86d8;  0 drivers
o0x7f96c5ac8708 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864040_0 .net "PLLOUTCOREB", 0 0, o0x7f96c5ac8708;  0 drivers
o0x7f96c5ac8738 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864100_0 .net "PLLOUTGLOBALA", 0 0, o0x7f96c5ac8738;  0 drivers
o0x7f96c5ac8768 .functor BUFZ 1, C4<z>; HiZ drive
v0x28641c0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f96c5ac8768;  0 drivers
o0x7f96c5ac8798 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864280_0 .net "REFERENCECLK", 0 0, o0x7f96c5ac8798;  0 drivers
o0x7f96c5ac87c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864340_0 .net "RESETB", 0 0, o0x7f96c5ac87c8;  0 drivers
o0x7f96c5ac87f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864400_0 .net "SCLK", 0 0, o0x7f96c5ac87f8;  0 drivers
o0x7f96c5ac8828 .functor BUFZ 1, C4<z>; HiZ drive
v0x28644c0_0 .net "SDI", 0 0, o0x7f96c5ac8828;  0 drivers
o0x7f96c5ac8858 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864580_0 .net "SDO", 0 0, o0x7f96c5ac8858;  0 drivers
S_0x27e20f0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x2845bb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x2845bf0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x2845c30 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x2845c70 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x2845cb0 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x2845cf0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x2845d30 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x2845d70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x2845db0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x2845df0 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x2845e30 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x2845e70 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x2845eb0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x2845ef0 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x2845f30 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x2845f70 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7f96c5ac8b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864880_0 .net "BYPASS", 0 0, o0x7f96c5ac8b28;  0 drivers
o0x7f96c5ac8b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2864960_0 .net "DYNAMICDELAY", 7 0, o0x7f96c5ac8b58;  0 drivers
o0x7f96c5ac8b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864a40_0 .net "EXTFEEDBACK", 0 0, o0x7f96c5ac8b88;  0 drivers
o0x7f96c5ac8bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864ae0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f96c5ac8bb8;  0 drivers
o0x7f96c5ac8be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864ba0_0 .net "LOCK", 0 0, o0x7f96c5ac8be8;  0 drivers
o0x7f96c5ac8c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864c60_0 .net "PACKAGEPIN", 0 0, o0x7f96c5ac8c18;  0 drivers
o0x7f96c5ac8c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864d20_0 .net "PLLOUTCOREA", 0 0, o0x7f96c5ac8c48;  0 drivers
o0x7f96c5ac8c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864de0_0 .net "PLLOUTCOREB", 0 0, o0x7f96c5ac8c78;  0 drivers
o0x7f96c5ac8ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864ea0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f96c5ac8ca8;  0 drivers
o0x7f96c5ac8cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2864f60_0 .net "PLLOUTGLOBALB", 0 0, o0x7f96c5ac8cd8;  0 drivers
o0x7f96c5ac8d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865020_0 .net "RESETB", 0 0, o0x7f96c5ac8d08;  0 drivers
o0x7f96c5ac8d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x28650e0_0 .net "SCLK", 0 0, o0x7f96c5ac8d38;  0 drivers
o0x7f96c5ac8d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x28651a0_0 .net "SDI", 0 0, o0x7f96c5ac8d68;  0 drivers
o0x7f96c5ac8d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865260_0 .net "SDO", 0 0, o0x7f96c5ac8d98;  0 drivers
S_0x2839950 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x27655d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x2765610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x2765650 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x2765690 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x27656d0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x2765710 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x2765750 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x2765790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x27657d0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x2765810 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x2765850 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x2765890 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x27658d0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x2765910 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x2765950 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7f96c5ac9068 .functor BUFZ 1, C4<z>; HiZ drive
v0x28654e0_0 .net "BYPASS", 0 0, o0x7f96c5ac9068;  0 drivers
o0x7f96c5ac9098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x28655c0_0 .net "DYNAMICDELAY", 7 0, o0x7f96c5ac9098;  0 drivers
o0x7f96c5ac90c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x28656a0_0 .net "EXTFEEDBACK", 0 0, o0x7f96c5ac90c8;  0 drivers
o0x7f96c5ac90f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865740_0 .net "LATCHINPUTVALUE", 0 0, o0x7f96c5ac90f8;  0 drivers
o0x7f96c5ac9128 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865800_0 .net "LOCK", 0 0, o0x7f96c5ac9128;  0 drivers
o0x7f96c5ac9158 .functor BUFZ 1, C4<z>; HiZ drive
v0x28658c0_0 .net "PACKAGEPIN", 0 0, o0x7f96c5ac9158;  0 drivers
o0x7f96c5ac9188 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865980_0 .net "PLLOUTCOREA", 0 0, o0x7f96c5ac9188;  0 drivers
o0x7f96c5ac91b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865a40_0 .net "PLLOUTCOREB", 0 0, o0x7f96c5ac91b8;  0 drivers
o0x7f96c5ac91e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865b00_0 .net "PLLOUTGLOBALA", 0 0, o0x7f96c5ac91e8;  0 drivers
o0x7f96c5ac9218 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865bc0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f96c5ac9218;  0 drivers
o0x7f96c5ac9248 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865c80_0 .net "RESETB", 0 0, o0x7f96c5ac9248;  0 drivers
o0x7f96c5ac9278 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865d40_0 .net "SCLK", 0 0, o0x7f96c5ac9278;  0 drivers
o0x7f96c5ac92a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865e00_0 .net "SDI", 0 0, o0x7f96c5ac92a8;  0 drivers
o0x7f96c5ac92d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2865ec0_0 .net "SDO", 0 0, o0x7f96c5ac92d8;  0 drivers
S_0x2844350 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x270b930 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x270b970 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x270b9b0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x270b9f0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x270ba30 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x270ba70 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x270bab0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x270baf0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x270bb30 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x270bb70 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x270bbb0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x270bbf0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x270bc30 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x270bc70 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7f96c5ac95a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x28661c0_0 .net "BYPASS", 0 0, o0x7f96c5ac95a8;  0 drivers
o0x7f96c5ac95d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x28662a0_0 .net "DYNAMICDELAY", 7 0, o0x7f96c5ac95d8;  0 drivers
o0x7f96c5ac9608 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866380_0 .net "EXTFEEDBACK", 0 0, o0x7f96c5ac9608;  0 drivers
o0x7f96c5ac9638 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866420_0 .net "LATCHINPUTVALUE", 0 0, o0x7f96c5ac9638;  0 drivers
o0x7f96c5ac9668 .functor BUFZ 1, C4<z>; HiZ drive
v0x28664e0_0 .net "LOCK", 0 0, o0x7f96c5ac9668;  0 drivers
o0x7f96c5ac9698 .functor BUFZ 1, C4<z>; HiZ drive
v0x28665a0_0 .net "PLLOUTCORE", 0 0, o0x7f96c5ac9698;  0 drivers
o0x7f96c5ac96c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866660_0 .net "PLLOUTGLOBAL", 0 0, o0x7f96c5ac96c8;  0 drivers
o0x7f96c5ac96f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866720_0 .net "REFERENCECLK", 0 0, o0x7f96c5ac96f8;  0 drivers
o0x7f96c5ac9728 .functor BUFZ 1, C4<z>; HiZ drive
v0x28667e0_0 .net "RESETB", 0 0, o0x7f96c5ac9728;  0 drivers
o0x7f96c5ac9758 .functor BUFZ 1, C4<z>; HiZ drive
v0x28668a0_0 .net "SCLK", 0 0, o0x7f96c5ac9758;  0 drivers
o0x7f96c5ac9788 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866960_0 .net "SDI", 0 0, o0x7f96c5ac9788;  0 drivers
o0x7f96c5ac97b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866a20_0 .net "SDO", 0 0, o0x7f96c5ac97b8;  0 drivers
S_0x281ca10 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x270e8e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x270e920 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x270e960 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x270e9a0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x270e9e0 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x270ea20 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x270ea60 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x270eaa0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x270eae0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x270eb20 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x270eb60 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x270eba0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x270ebe0 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x270ec20 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7f96c5ac9a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866c60_0 .net "BYPASS", 0 0, o0x7f96c5ac9a28;  0 drivers
o0x7f96c5ac9a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2866d40_0 .net "DYNAMICDELAY", 7 0, o0x7f96c5ac9a58;  0 drivers
o0x7f96c5ac9a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866e20_0 .net "EXTFEEDBACK", 0 0, o0x7f96c5ac9a88;  0 drivers
o0x7f96c5ac9ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866ec0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f96c5ac9ab8;  0 drivers
o0x7f96c5ac9ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2866f80_0 .net "LOCK", 0 0, o0x7f96c5ac9ae8;  0 drivers
o0x7f96c5ac9b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x2867040_0 .net "PACKAGEPIN", 0 0, o0x7f96c5ac9b18;  0 drivers
o0x7f96c5ac9b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x2867100_0 .net "PLLOUTCORE", 0 0, o0x7f96c5ac9b48;  0 drivers
o0x7f96c5ac9b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x28671c0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f96c5ac9b78;  0 drivers
o0x7f96c5ac9ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2867280_0 .net "RESETB", 0 0, o0x7f96c5ac9ba8;  0 drivers
o0x7f96c5ac9bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2867340_0 .net "SCLK", 0 0, o0x7f96c5ac9bd8;  0 drivers
o0x7f96c5ac9c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2867400_0 .net "SDI", 0 0, o0x7f96c5ac9c08;  0 drivers
o0x7f96c5ac9c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x28674c0_0 .net "SDO", 0 0, o0x7f96c5ac9c38;  0 drivers
S_0x2835f90 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2845fc0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846000 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846040 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846080 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28460c0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846100 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846140 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846180 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28461c0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846200 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846240 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846280 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28462c0 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846300 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846340 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846380 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28463c0 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x2846400 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7f96c5aca3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x288f3b0 .functor NOT 1, o0x7f96c5aca3b8, C4<0>, C4<0>, C4<0>;
o0x7f96c5ac9ea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x286aeb0_0 .net "MASK", 15 0, o0x7f96c5ac9ea8;  0 drivers
o0x7f96c5ac9ed8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x286af90_0 .net "RADDR", 10 0, o0x7f96c5ac9ed8;  0 drivers
o0x7f96c5ac9f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x286b060_0 .net "RCLKE", 0 0, o0x7f96c5ac9f38;  0 drivers
v0x286b160_0 .net "RCLKN", 0 0, o0x7f96c5aca3b8;  0 drivers
v0x286b200_0 .net "RDATA", 15 0, L_0x288f2f0;  1 drivers
o0x7f96c5ac9fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x286b2a0_0 .net "RE", 0 0, o0x7f96c5ac9fc8;  0 drivers
o0x7f96c5aca028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x286b370_0 .net "WADDR", 10 0, o0x7f96c5aca028;  0 drivers
o0x7f96c5aca058 .functor BUFZ 1, C4<z>; HiZ drive
v0x286b440_0 .net "WCLK", 0 0, o0x7f96c5aca058;  0 drivers
o0x7f96c5aca088 .functor BUFZ 1, C4<z>; HiZ drive
v0x286b510_0 .net "WCLKE", 0 0, o0x7f96c5aca088;  0 drivers
o0x7f96c5aca0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x286b5e0_0 .net "WDATA", 15 0, o0x7f96c5aca0b8;  0 drivers
o0x7f96c5aca118 .functor BUFZ 1, C4<z>; HiZ drive
v0x286b6b0_0 .net "WE", 0 0, o0x7f96c5aca118;  0 drivers
S_0x2867700 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x2835f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x28678a0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28678e0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867920 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867960 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28679a0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28679e0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867a20 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867a60 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867aa0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867ae0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867b20 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867b60 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867ba0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867be0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867c20 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867c60 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2867ca0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x2867ce0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x2869da0_0 .net "MASK", 15 0, o0x7f96c5ac9ea8;  alias, 0 drivers
v0x2869e60_0 .net "RADDR", 10 0, o0x7f96c5ac9ed8;  alias, 0 drivers
v0x2869f40_0 .net "RCLK", 0 0, L_0x288f3b0;  1 drivers
v0x286a010_0 .net "RCLKE", 0 0, o0x7f96c5ac9f38;  alias, 0 drivers
v0x286a0d0_0 .net "RDATA", 15 0, L_0x288f2f0;  alias, 1 drivers
v0x286a200_0 .var "RDATA_I", 15 0;
v0x286a2e0_0 .net "RE", 0 0, o0x7f96c5ac9fc8;  alias, 0 drivers
L_0x7f96c5a7c1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x286a3a0_0 .net "RMASK_I", 15 0, L_0x7f96c5a7c1c8;  1 drivers
v0x286a480_0 .net "WADDR", 10 0, o0x7f96c5aca028;  alias, 0 drivers
v0x286a560_0 .net "WCLK", 0 0, o0x7f96c5aca058;  alias, 0 drivers
v0x286a620_0 .net "WCLKE", 0 0, o0x7f96c5aca088;  alias, 0 drivers
v0x286a6e0_0 .net "WDATA", 15 0, o0x7f96c5aca0b8;  alias, 0 drivers
v0x286a7c0_0 .net "WDATA_I", 15 0, L_0x288f280;  1 drivers
v0x286a8a0_0 .net "WE", 0 0, o0x7f96c5aca118;  alias, 0 drivers
v0x286a960_0 .net "WMASK_I", 15 0, L_0x287f1b0;  1 drivers
v0x286aa40_0 .var/i "i", 31 0;
v0x286ab20 .array "memory", 255 0, 15 0;
E_0x2869510 .event posedge, v0x2869f40_0;
E_0x2869590 .event posedge, v0x286a560_0;
S_0x28695f0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x2867700;
 .timescale 0 0;
L_0x287f1b0 .functor BUFZ 16, o0x7f96c5ac9ea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x28697e0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x2867700;
 .timescale 0 0;
S_0x28699d0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x2867700;
 .timescale 0 0;
L_0x288f280 .functor BUFZ 16, o0x7f96c5aca0b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2869bd0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x2867700;
 .timescale 0 0;
L_0x288f2f0 .functor BUFZ 16, v0x286a200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2711eb0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2846860 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28468a0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28468e0 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846920 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846960 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28469a0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28469e0 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846a20 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846a60 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846aa0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846ae0 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846b20 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846b60 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846ba0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846be0 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846c20 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846c60 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x2846ca0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7f96c5acab08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x288f6c0 .functor NOT 1, o0x7f96c5acab08, C4<0>, C4<0>, C4<0>;
o0x7f96c5acab38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x288f760 .functor NOT 1, o0x7f96c5acab38, C4<0>, C4<0>, C4<0>;
o0x7f96c5aca5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x286f090_0 .net "MASK", 15 0, o0x7f96c5aca5f8;  0 drivers
o0x7f96c5aca628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x286f170_0 .net "RADDR", 10 0, o0x7f96c5aca628;  0 drivers
o0x7f96c5aca688 .functor BUFZ 1, C4<z>; HiZ drive
v0x286f240_0 .net "RCLKE", 0 0, o0x7f96c5aca688;  0 drivers
v0x286f340_0 .net "RCLKN", 0 0, o0x7f96c5acab08;  0 drivers
v0x286f3e0_0 .net "RDATA", 15 0, L_0x288f600;  1 drivers
o0x7f96c5aca718 .functor BUFZ 1, C4<z>; HiZ drive
v0x286f480_0 .net "RE", 0 0, o0x7f96c5aca718;  0 drivers
o0x7f96c5aca778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x286f550_0 .net "WADDR", 10 0, o0x7f96c5aca778;  0 drivers
o0x7f96c5aca7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x286f620_0 .net "WCLKE", 0 0, o0x7f96c5aca7d8;  0 drivers
v0x286f6f0_0 .net "WCLKN", 0 0, o0x7f96c5acab38;  0 drivers
o0x7f96c5aca808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x286f790_0 .net "WDATA", 15 0, o0x7f96c5aca808;  0 drivers
o0x7f96c5aca868 .functor BUFZ 1, C4<z>; HiZ drive
v0x286f860_0 .net "WE", 0 0, o0x7f96c5aca868;  0 drivers
S_0x286b820 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x2711eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x286b9c0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286ba00 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286ba40 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286ba80 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bac0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bb00 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bb40 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bb80 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bbc0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bc00 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bc40 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bc80 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bcc0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bd00 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bd40 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bd80 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286bdc0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x286be00 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x286df80_0 .net "MASK", 15 0, o0x7f96c5aca5f8;  alias, 0 drivers
v0x286e040_0 .net "RADDR", 10 0, o0x7f96c5aca628;  alias, 0 drivers
v0x286e120_0 .net "RCLK", 0 0, L_0x288f6c0;  1 drivers
v0x286e1f0_0 .net "RCLKE", 0 0, o0x7f96c5aca688;  alias, 0 drivers
v0x286e2b0_0 .net "RDATA", 15 0, L_0x288f600;  alias, 1 drivers
v0x286e3e0_0 .var "RDATA_I", 15 0;
v0x286e4c0_0 .net "RE", 0 0, o0x7f96c5aca718;  alias, 0 drivers
L_0x7f96c5a7c210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x286e580_0 .net "RMASK_I", 15 0, L_0x7f96c5a7c210;  1 drivers
v0x286e660_0 .net "WADDR", 10 0, o0x7f96c5aca778;  alias, 0 drivers
v0x286e740_0 .net "WCLK", 0 0, L_0x288f760;  1 drivers
v0x286e800_0 .net "WCLKE", 0 0, o0x7f96c5aca7d8;  alias, 0 drivers
v0x286e8c0_0 .net "WDATA", 15 0, o0x7f96c5aca808;  alias, 0 drivers
v0x286e9a0_0 .net "WDATA_I", 15 0, L_0x288f510;  1 drivers
v0x286ea80_0 .net "WE", 0 0, o0x7f96c5aca868;  alias, 0 drivers
v0x286eb40_0 .net "WMASK_I", 15 0, L_0x288f420;  1 drivers
v0x286ec20_0 .var/i "i", 31 0;
v0x286ed00 .array "memory", 255 0, 15 0;
E_0x286d6f0 .event posedge, v0x286e120_0;
E_0x286d770 .event posedge, v0x286e740_0;
S_0x286d7d0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x286b820;
 .timescale 0 0;
L_0x288f420 .functor BUFZ 16, o0x7f96c5aca5f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x286d9c0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x286b820;
 .timescale 0 0;
S_0x286dbb0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x286b820;
 .timescale 0 0;
L_0x288f510 .functor BUFZ 16, o0x7f96c5aca808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x286ddb0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x286b820;
 .timescale 0 0;
L_0x288f600 .functor BUFZ 16, v0x286e3e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x26fa220 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x2846cf0 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846d30 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846d70 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846db0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846df0 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846e30 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846e70 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846eb0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846ef0 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846f30 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846f70 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846fb0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2846ff0 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2847030 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x2847070 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28470b0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x28470f0 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x2847130 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7f96c5acb288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x288fa80 .functor NOT 1, o0x7f96c5acb288, C4<0>, C4<0>, C4<0>;
o0x7f96c5acad78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x2873280_0 .net "MASK", 15 0, o0x7f96c5acad78;  0 drivers
o0x7f96c5acada8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2873360_0 .net "RADDR", 10 0, o0x7f96c5acada8;  0 drivers
o0x7f96c5acadd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873430_0 .net "RCLK", 0 0, o0x7f96c5acadd8;  0 drivers
o0x7f96c5acae08 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873530_0 .net "RCLKE", 0 0, o0x7f96c5acae08;  0 drivers
v0x2873600_0 .net "RDATA", 15 0, L_0x288f9c0;  1 drivers
o0x7f96c5acae98 .functor BUFZ 1, C4<z>; HiZ drive
v0x28736a0_0 .net "RE", 0 0, o0x7f96c5acae98;  0 drivers
o0x7f96c5acaef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x2873770_0 .net "WADDR", 10 0, o0x7f96c5acaef8;  0 drivers
o0x7f96c5acaf58 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873840_0 .net "WCLKE", 0 0, o0x7f96c5acaf58;  0 drivers
v0x2873910_0 .net "WCLKN", 0 0, o0x7f96c5acb288;  0 drivers
o0x7f96c5acaf88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x28739b0_0 .net "WDATA", 15 0, o0x7f96c5acaf88;  0 drivers
o0x7f96c5acafe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873a80_0 .net "WE", 0 0, o0x7f96c5acafe8;  0 drivers
S_0x286fa10 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x26fa220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x286fbb0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fbf0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fc30 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fc70 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fcb0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fcf0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fd30 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fd70 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fdb0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fdf0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fe30 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fe70 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286feb0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286fef0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286ff30 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286ff70 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x286ffb0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x286fff0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x2872170_0 .net "MASK", 15 0, o0x7f96c5acad78;  alias, 0 drivers
v0x2872230_0 .net "RADDR", 10 0, o0x7f96c5acada8;  alias, 0 drivers
v0x2872310_0 .net "RCLK", 0 0, o0x7f96c5acadd8;  alias, 0 drivers
v0x28723e0_0 .net "RCLKE", 0 0, o0x7f96c5acae08;  alias, 0 drivers
v0x28724a0_0 .net "RDATA", 15 0, L_0x288f9c0;  alias, 1 drivers
v0x28725d0_0 .var "RDATA_I", 15 0;
v0x28726b0_0 .net "RE", 0 0, o0x7f96c5acae98;  alias, 0 drivers
L_0x7f96c5a7c258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2872770_0 .net "RMASK_I", 15 0, L_0x7f96c5a7c258;  1 drivers
v0x2872850_0 .net "WADDR", 10 0, o0x7f96c5acaef8;  alias, 0 drivers
v0x2872930_0 .net "WCLK", 0 0, L_0x288fa80;  1 drivers
v0x28729f0_0 .net "WCLKE", 0 0, o0x7f96c5acaf58;  alias, 0 drivers
v0x2872ab0_0 .net "WDATA", 15 0, o0x7f96c5acaf88;  alias, 0 drivers
v0x2872b90_0 .net "WDATA_I", 15 0, L_0x288f920;  1 drivers
v0x2872c70_0 .net "WE", 0 0, o0x7f96c5acafe8;  alias, 0 drivers
v0x2872d30_0 .net "WMASK_I", 15 0, L_0x288f830;  1 drivers
v0x2872e10_0 .var/i "i", 31 0;
v0x2872ef0 .array "memory", 255 0, 15 0;
E_0x28718e0 .event posedge, v0x2872310_0;
E_0x2871960 .event posedge, v0x2872930_0;
S_0x28719c0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x286fa10;
 .timescale 0 0;
L_0x288f830 .functor BUFZ 16, o0x7f96c5acad78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2871bb0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x286fa10;
 .timescale 0 0;
S_0x2871da0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x286fa10;
 .timescale 0 0;
L_0x288f920 .functor BUFZ 16, o0x7f96c5acaf88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2871fa0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x286fa10;
 .timescale 0 0;
L_0x288f9c0 .functor BUFZ 16, v0x28725d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x2778510 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7f96c5acb4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873bf0_0 .net "BOOT", 0 0, o0x7f96c5acb4c8;  0 drivers
o0x7f96c5acb4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873cd0_0 .net "S0", 0 0, o0x7f96c5acb4f8;  0 drivers
o0x7f96c5acb528 .functor BUFZ 1, C4<z>; HiZ drive
v0x2873d90_0 .net "S1", 0 0, o0x7f96c5acb528;  0 drivers
S_0x2778690 .scope module, "doodle_line_follower" "doodle_line_follower" 3 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "swh1"
    .port_info 2 /INPUT 1 "swh2"
    .port_info 3 /INPUT 1 "r_ir"
    .port_info 4 /INPUT 1 "l_ir"
    .port_info 5 /OUTPUT 1 "r_leg"
    .port_info 6 /OUTPUT 1 "l_leg"
    .port_info 7 /OUTPUT 1 "c_leg"
    .port_info 8 /OUTPUT 8 "led"
L_0x28902f0 .functor AND 1, v0x2874ec0_0, v0x287bb50_0, C4<1>, C4<1>;
L_0x2890640 .functor AND 1, v0x2874700_0, v0x287bb50_0, C4<1>, C4<1>;
L_0x2890a80 .functor BUFZ 8, v0x28742f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x287bd90_0 .net "c_leg", 0 0, v0x2878d00_0;  1 drivers
o0x7f96c5acb768 .functor BUFZ 1, C4<z>; HiZ drive
v0x287be50_0 .net "clk", 0 0, o0x7f96c5acb768;  0 drivers
o0x7f96c5acb7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x287bef0_0 .net "l_ir", 0 0, o0x7f96c5acb7c8;  0 drivers
v0x287bff0_0 .net "l_leg", 0 0, v0x287a1e0_0;  1 drivers
v0x287c0c0_0 .net "l_out_debouncer", 0 0, v0x2874700_0;  1 drivers
v0x287c1b0_0 .net "led", 7 0, L_0x2890a80;  1 drivers
v0x287c250_0 .net "out_counter", 7 0, v0x28742f0_0;  1 drivers
v0x287c380_0 .net "out_flip_flop", 0 0, v0x287bb50_0;  1 drivers
v0x287c450_0 .net "out_init_timer", 0 0, L_0x288fdc0;  1 drivers
v0x287c580_0 .net "out_pump_speed", 0 0, L_0x288fc20;  1 drivers
v0x287c620_0 .net "out_rom_c", 7 0, v0x2876b60_0;  1 drivers
v0x287c710_0 .net "out_rom_l", 7 0, v0x2877240_0;  1 drivers
v0x287c800_0 .net "out_rom_r", 7 0, v0x28778b0_0;  1 drivers
o0x7f96c5acb948 .functor BUFZ 1, C4<z>; HiZ drive
v0x287c8f0_0 .net "r_ir", 0 0, o0x7f96c5acb948;  0 drivers
v0x287c990_0 .net "r_leg", 0 0, v0x287b590_0;  1 drivers
v0x287ca30_0 .net "r_out_debouncer", 0 0, v0x2874ec0_0;  1 drivers
o0x7f96c5acb618 .functor BUFZ 1, C4<z>; HiZ drive
v0x287cad0_0 .net "swh1", 0 0, o0x7f96c5acb618;  0 drivers
o0x7f96c5acc878 .functor BUFZ 1, C4<z>; HiZ drive
v0x287cc80_0 .net "swh2", 0 0, o0x7f96c5acc878;  0 drivers
S_0x2873ee0 .scope module, "counter" "counter" 3 54, 4 15 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 8 "value"
v0x2874150_0 .net "clk", 0 0, L_0x288fc20;  alias, 1 drivers
v0x2874230_0 .net "rst", 0 0, o0x7f96c5acb618;  alias, 0 drivers
v0x28742f0_0 .var "value", 7 0;
E_0x28740d0 .event posedge, v0x2874150_0;
S_0x2874460 .scope module, "debouncerL_ir" "debouncer" 3 101, 5 5 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x2874700_0 .var "btn_out_r", 0 0;
v0x28747e0_0 .var "btn_prev", 0 0;
v0x28748a0_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2874970_0 .var "counter", 16 0;
v0x2874a50_0 .net "in", 0 0, o0x7f96c5acb7c8;  alias, 0 drivers
v0x2874b60_0 .net "out", 0 0, v0x2874700_0;  alias, 1 drivers
E_0x2874680 .event posedge, v0x28748a0_0;
S_0x2874ca0 .scope module, "debouncerR_ir" "debouncer" 3 108, 5 5 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x2874ec0_0 .var "btn_out_r", 0 0;
v0x2874f80_0 .var "btn_prev", 0 0;
v0x2875040_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2875140_0 .var "counter", 16 0;
v0x28751e0_0 .net "in", 0 0, o0x7f96c5acb948;  alias, 0 drivers
v0x28752f0_0 .net "out", 0 0, v0x2874ec0_0;  alias, 1 drivers
S_0x2875430 .scope module, "pump_init_timer" "pump_bits" 3 85, 6 18 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x2875600 .param/l "M" 0 6 21, +C4<00000100110001001011010000000000>;
P_0x2875640 .param/l "N" 1 6 24, +C4<00000000000000000000000000011011>;
L_0x288fdc0 .functor BUFZ 1, v0x28758b0_0, C4<0>, C4<0>, C4<0>;
v0x28758b0_0 .var "T", 0 0;
v0x2875990_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2875aa0_0 .net "clk_doublehz", 0 0, L_0x288fcc0;  1 drivers
v0x2875b40_0 .net "clk_out", 0 0, L_0x288fdc0;  alias, 1 drivers
v0x2875be0_0 .var "divcounter", 26 0;
E_0x2875830 .event posedge, v0x2875aa0_0;
L_0x288fcc0 .part v0x2875be0_0, 26, 1;
S_0x2875d70 .scope module, "pump_speed" "pump_bits" 3 47, 6 18 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x28756e0 .param/l "M" 0 6 21, +C4<00000000000000110000110101000000>;
P_0x2875720 .param/l "N" 1 6 24, +C4<00000000000000000000000000010010>;
L_0x288fc20 .functor BUFZ 1, v0x2876180_0, C4<0>, C4<0>, C4<0>;
v0x2876180_0 .var "T", 0 0;
v0x2876260_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2876320_0 .net "clk_doublehz", 0 0, L_0x288fb20;  1 drivers
v0x28763f0_0 .net "clk_out", 0 0, L_0x288fc20;  alias, 1 drivers
v0x28764c0_0 .var "divcounter", 17 0;
E_0x2876100 .event posedge, v0x2876320_0;
L_0x288fb20 .part v0x28764c0_0, 17, 1;
S_0x2876610 .scope module, "rom_center_leg" "rom" 3 76, 7 17 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0x28767e0 .param/str "ROMFILE" 0 7 24, "./romlists/romm.list";
v0x28769e0_0 .net "adress", 7 0, v0x28742f0_0;  alias, 1 drivers
v0x2876ac0_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2876b60_0 .var "out", 7 0;
v0x2876c00 .array "rom", 31 0, 7 0;
E_0x28768f0 .event negedge, v0x28748a0_0;
S_0x2876d40 .scope module, "rom_left_leg" "rom" 3 69, 7 17 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0x2876ec0 .param/str "ROMFILE" 0 7 24, "./romlists/romlistl.list";
v0x2877050_0 .net "adress", 7 0, v0x28742f0_0;  alias, 1 drivers
v0x2877180_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2877240_0 .var "out", 7 0;
v0x28772e0 .array "rom", 31 0, 7 0;
S_0x2877420 .scope module, "rom_righ_leg" "rom" 3 62, 7 17 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0x28775f0 .param/str "ROMFILE" 0 7 24, "./romlists/romlistr.list";
v0x2877710_0 .net "adress", 7 0, v0x28742f0_0;  alias, 1 drivers
v0x28777f0_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x28778b0_0 .var "out", 7 0;
v0x2877950 .array "rom", 31 0, 7 0;
S_0x2877a90 .scope module, "servo_center_leg" "servopwm" 3 132, 8 22 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0x2877cf0 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0x2877d30 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0x2877d70 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0x2877db0 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0x2877df0 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0x2877e30 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0x2877e70 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0x2877eb0 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7f96c5a7c450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28783c0_0 .net/2u *"_s0", 0 0, L_0x7f96c5a7c450;  1 drivers
v0x28784a0_0 .net *"_s2", 8 0, L_0x2890750;  1 drivers
L_0x7f96c5a7c498 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0x2878580_0 .net/2u *"_s4", 8 0, L_0x7f96c5a7c498;  1 drivers
v0x2878670_0 .net "angle", 7 0, v0x2876b60_0;  alias, 1 drivers
v0x2878760_0 .var "angle_counter", 10 0;
v0x2878820_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x28788c0_0 .var "divcounter", 6 0;
L_0x7f96c5a7c4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x28789a0_0 .net "enable_mov", 0 0, L_0x7f96c5a7c4e0;  1 drivers
v0x2878a60_0 .var "last_pos", 7 0;
v0x2878b40_0 .var "pos", 7 0;
v0x2878c20_0 .net "pose", 8 0, L_0x2890950;  1 drivers
v0x2878d00_0 .var "servo", 0 0;
v0x2878dc0_0 .var "tic", 0 0;
L_0x2890750 .concat [ 8 1 0 0], v0x2878b40_0, L_0x7f96c5a7c450;
L_0x2890950 .arith/sum 9, L_0x2890750, L_0x7f96c5a7c498;
S_0x2878f00 .scope module, "servo_left_leg" "servopwm" 3 124, 8 22 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0x2879080 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0x28790c0 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0x2879100 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0x2879140 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0x2879180 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0x28791c0 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0x2879200 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0x2879240 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7f96c5a7c3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2879720_0 .net/2u *"_s0", 0 0, L_0x7f96c5a7c3c0;  1 drivers
v0x2879820_0 .net *"_s2", 8 0, L_0x2890450;  1 drivers
L_0x7f96c5a7c408 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0x2879900_0 .net/2u *"_s4", 8 0, L_0x7f96c5a7c408;  1 drivers
v0x28799f0_0 .net "angle", 7 0, v0x2877240_0;  alias, 1 drivers
v0x2879ae0_0 .var "angle_counter", 10 0;
v0x2879bf0_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x2879da0_0 .var "divcounter", 6 0;
v0x2879e80_0 .net "enable_mov", 0 0, L_0x2890640;  1 drivers
v0x2879f40_0 .var "last_pos", 7 0;
v0x287a020_0 .var "pos", 7 0;
v0x287a100_0 .net "pose", 8 0, L_0x2890540;  1 drivers
v0x287a1e0_0 .var "servo", 0 0;
v0x287a2a0_0 .var "tic", 0 0;
L_0x2890450 .concat [ 8 1 0 0], v0x287a020_0, L_0x7f96c5a7c3c0;
L_0x2890540 .arith/sum 9, L_0x2890450, L_0x7f96c5a7c408;
S_0x287a3e0 .scope module, "servo_right_leg" "servopwm" 3 116, 8 22 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0x287a560 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0x287a5a0 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0x287a5e0 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0x287a620 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0x287a660 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0x287a6a0 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0x287a6e0 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0x287a720 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7f96c5a7c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x287abe0_0 .net/2u *"_s0", 0 0, L_0x7f96c5a7c330;  1 drivers
v0x287ace0_0 .net *"_s2", 8 0, L_0x2890070;  1 drivers
L_0x7f96c5a7c378 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0x287adc0_0 .net/2u *"_s4", 8 0, L_0x7f96c5a7c378;  1 drivers
v0x287aeb0_0 .net "angle", 7 0, v0x28778b0_0;  alias, 1 drivers
v0x287afa0_0 .var "angle_counter", 10 0;
v0x287b0b0_0 .net "clk", 0 0, o0x7f96c5acb768;  alias, 0 drivers
v0x287b150_0 .var "divcounter", 6 0;
v0x287b230_0 .net "enable_mov", 0 0, L_0x28902f0;  1 drivers
v0x287b2f0_0 .var "last_pos", 7 0;
v0x287b3d0_0 .var "pos", 7 0;
v0x287b4b0_0 .net "pose", 8 0, L_0x28901c0;  1 drivers
v0x287b590_0 .var "servo", 0 0;
v0x287b650_0 .var "tic", 0 0;
L_0x2890070 .concat [ 8 1 0 0], v0x287b3d0_0, L_0x7f96c5a7c330;
L_0x28901c0 .arith/sum 9, L_0x2890070, L_0x7f96c5a7c378;
S_0x287b790 .scope module, "timer_flip_flop" "flip_flop" 3 91, 9 3 0, S_0x2778690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x287b9c0_0 .net "clk", 0 0, L_0x288fdc0;  alias, 1 drivers
L_0x7f96c5a7c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x287bab0_0 .net "d", 0 0, L_0x7f96c5a7c2a0;  1 drivers
v0x287bb50_0 .var "q", 0 0;
L_0x7f96c5a7c2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x287bc20_0 .net "reset", 0 0, L_0x7f96c5a7c2e8;  1 drivers
E_0x28768b0 .event posedge, v0x2875b40_0;
S_0x277e580 .scope module, "prescaler" "prescaler" 10 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x27f7bb0 .param/l "N" 0 10 25, +C4<00000000000000000000000000010110>;
o0x7f96c5acca58 .functor BUFZ 1, C4<z>; HiZ drive
v0x287ce70_0 .net "clk_in", 0 0, o0x7f96c5acca58;  0 drivers
v0x287cf50_0 .net "clk_out", 0 0, L_0x2890b90;  1 drivers
v0x287d010_0 .var "count", 21 0;
E_0x2876fc0 .event posedge, v0x287ce70_0;
L_0x2890b90 .part v0x287d010_0, 21, 1;
    .scope S_0x27efc70;
T_0 ;
    %wait E_0x2764920;
    %load/vec4 v0x2844180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x2859960_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x285a200_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x285a560_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x27efc70;
T_1 ;
    %wait E_0x2764250;
    %load/vec4 v0x2859960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285a560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2844180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x285a200_0;
    %assign/vec4 v0x285a560_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x283d890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285afe0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x283d890;
T_3 ;
    %wait E_0x2763dd0;
    %load/vec4 v0x285af20_0;
    %assign/vec4 v0x285afe0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2841500;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285b3a0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x2841500;
T_5 ;
    %wait E_0x285b100;
    %load/vec4 v0x285b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x285b240_0;
    %assign/vec4 v0x285b3a0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x28308d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285b7a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x28308d0;
T_7 ;
    %wait E_0x285b4e0;
    %load/vec4 v0x285b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285b7a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x285b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x285b640_0;
    %assign/vec4 v0x285b7a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2834780;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285bc80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x2834780;
T_9 ;
    %wait E_0x285b9c0;
    %load/vec4 v0x285bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285bc80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x285bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x285bb20_0;
    %assign/vec4 v0x285bc80_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x281d4a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285c160_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x281d4a0;
T_11 ;
    %wait E_0x285bea0;
    %load/vec4 v0x285c0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x285c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285c160_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x285c000_0;
    %assign/vec4 v0x285c160_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x281cdf0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285c640_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x281cdf0;
T_13 ;
    %wait E_0x285c380;
    %load/vec4 v0x285c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x285c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285c640_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x285c4e0_0;
    %assign/vec4 v0x285c640_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x280a210;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285cad0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x280a210;
T_15 ;
    %wait E_0x285c8b0;
    %load/vec4 v0x285ca10_0;
    %assign/vec4 v0x285cad0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x27f7200;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285ce90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x27f7200;
T_17 ;
    %wait E_0x285cbf0;
    %load/vec4 v0x285cdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x285cd30_0;
    %assign/vec4 v0x285ce90_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x27e6f50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285d290_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x27e6f50;
T_19 ;
    %wait E_0x285cfd0;
    %load/vec4 v0x285d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285d290_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x285d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x285d130_0;
    %assign/vec4 v0x285d290_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x282fd30;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285d7c0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x282fd30;
T_21 ;
    %wait E_0x285d500;
    %load/vec4 v0x285d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285d7c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x285d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x285d660_0;
    %assign/vec4 v0x285d7c0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x281dc40;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285dcf0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x281dc40;
T_23 ;
    %wait E_0x285da30;
    %load/vec4 v0x285dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x285ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285dcf0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x285db90_0;
    %assign/vec4 v0x285dcf0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x281d860;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285e220_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x281d860;
T_25 ;
    %wait E_0x285df60;
    %load/vec4 v0x285e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x285e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285e220_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x285e0c0_0;
    %assign/vec4 v0x285e220_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x280a9b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285e6b0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x280a9b0;
T_27 ;
    %wait E_0x285e490;
    %load/vec4 v0x285e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285e6b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x285e5f0_0;
    %assign/vec4 v0x285e6b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x280a5d0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285eae0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x280a5d0;
T_29 ;
    %wait E_0x285e8c0;
    %load/vec4 v0x285eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285eae0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x285ea20_0;
    %assign/vec4 v0x285eae0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x27f7a30;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285ef10_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x27f7a30;
T_31 ;
    %wait E_0x285ecf0;
    %load/vec4 v0x285efb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285ef10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x285ee50_0;
    %assign/vec4 v0x285ef10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x27f7650;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f340_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x27f7650;
T_33 ;
    %wait E_0x285f120;
    %load/vec4 v0x285f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285f340_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x285f280_0;
    %assign/vec4 v0x285f340_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x27f6ea0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285f770_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x27f6ea0;
T_35 ;
    %wait E_0x285f550;
    %load/vec4 v0x285f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285f770_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x285f6b0_0;
    %assign/vec4 v0x285f770_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x27f4310;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285fba0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x27f4310;
T_37 ;
    %wait E_0x285f980;
    %load/vec4 v0x285fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x285fba0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x285fae0_0;
    %assign/vec4 v0x285fba0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x27f6a00;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285ffd0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x27f6a00;
T_39 ;
    %wait E_0x285fdb0;
    %load/vec4 v0x2860070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x285ffd0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x285ff10_0;
    %assign/vec4 v0x285ffd0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x27f5cb0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2860400_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x27f5cb0;
T_41 ;
    %wait E_0x28601e0;
    %load/vec4 v0x28604a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2860400_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x2860340_0;
    %assign/vec4 v0x2860400_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x2860fb0;
T_42 ;
    %wait E_0x28612c0;
    %load/vec4 v0x2861350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x2861a40_0;
    %assign/vec4 v0x2861c80_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x2860fb0;
T_43 ;
    %wait E_0x2861260;
    %load/vec4 v0x2861350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x2861a40_0;
    %assign/vec4 v0x2861d40_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x2860fb0;
T_44 ;
    %wait E_0x2861180;
    %load/vec4 v0x2861350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x2861570_0;
    %assign/vec4 v0x2861ec0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x2860fb0;
T_45 ;
    %wait E_0x2861200;
    %load/vec4 v0x2861350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x2861630_0;
    %assign/vec4 v0x2861f80_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x2860fb0;
T_46 ;
    %wait E_0x2861180;
    %load/vec4 v0x2861350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x2861980_0;
    %assign/vec4 v0x28622d0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x2860810;
T_47 ;
    %wait E_0x2860f20;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x2861800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0x2861c80_0;
    %store/vec4 v0x2861b00_0, 0, 1;
T_47.0 ;
    %load/vec4 v0x2861d40_0;
    %store/vec4 v0x2861bc0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2860810;
T_48 ;
    %wait E_0x2860ec0;
    %load/vec4 v0x28618c0_0;
    %assign/vec4 v0x2862150_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x2860810;
T_49 ;
    %wait E_0x2860e60;
    %load/vec4 v0x2862150_0;
    %assign/vec4 v0x2862210_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x2860810;
T_50 ;
    %wait E_0x2860b70;
    %load/vec4 v0x2862210_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0x2861ec0_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0x2861f80_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x2861e00_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x2867700;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x286aa40_0, 0, 32;
T_51.0 ;
    %load/vec4 v0x286aa40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286aa40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x286aa40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
    %load/vec4 v0x286aa40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x286aa40_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x2867700;
T_52 ;
    %wait E_0x2869590;
    %load/vec4 v0x286a8a0_0;
    %load/vec4 v0x286a620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 0, 4;
T_52.2 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.4 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.6 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.8 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.10 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.12 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.14 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.16 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.18 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.20 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.22 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.24 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.26 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.28 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.30 ;
    %load/vec4 v0x286a960_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0x286a7c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x286a480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ab20, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x2867700;
T_53 ;
    %wait E_0x2869510;
    %load/vec4 v0x286a2e0_0;
    %load/vec4 v0x286a010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x2869e60_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x286ab20, 4;
    %load/vec4 v0x286a3a0_0;
    %inv;
    %and;
    %assign/vec4 v0x286a200_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x286b820;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x286ec20_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x286ec20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x286ec20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x286ec20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
    %load/vec4 v0x286ec20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x286ec20_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0x286b820;
T_55 ;
    %wait E_0x286d770;
    %load/vec4 v0x286ea80_0;
    %load/vec4 v0x286e800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 0, 4;
T_55.2 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.4 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.6 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.8 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.10 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.12 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.14 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.16 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.18 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.20 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.22 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.24 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.26 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.28 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.30 ;
    %load/vec4 v0x286eb40_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0x286e9a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x286e660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x286ed00, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x286b820;
T_56 ;
    %wait E_0x286d6f0;
    %load/vec4 v0x286e4c0_0;
    %load/vec4 v0x286e1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x286e040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x286ed00, 4;
    %load/vec4 v0x286e580_0;
    %inv;
    %and;
    %assign/vec4 v0x286e3e0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x286fa10;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2872e10_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x2872e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x2872e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x2872e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
    %load/vec4 v0x2872e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2872e10_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x286fa10;
T_58 ;
    %wait E_0x2871960;
    %load/vec4 v0x2872c70_0;
    %load/vec4 v0x28729f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 0, 4;
T_58.2 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.4 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.6 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.8 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.10 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.12 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.14 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.16 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.18 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.20 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.22 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.24 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.26 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.28 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.30 ;
    %load/vec4 v0x2872d30_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0x2872b90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x2872850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2872ef0, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x286fa10;
T_59 ;
    %wait E_0x28718e0;
    %load/vec4 v0x28726b0_0;
    %load/vec4 v0x28723e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x2872230_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x2872ef0, 4;
    %load/vec4 v0x2872770_0;
    %inv;
    %and;
    %assign/vec4 v0x28725d0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x2875d70;
T_60 ;
    %wait E_0x2874680;
    %load/vec4 v0x28764c0_0;
    %pad/u 32;
    %cmpi/e 199999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 18;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x28764c0_0;
    %addi 1, 0, 18;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0x28764c0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x2875d70;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2876180_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x2875d70;
T_62 ;
    %wait E_0x2876100;
    %load/vec4 v0x2876180_0;
    %inv;
    %assign/vec4 v0x2876180_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x2873ee0;
T_63 ;
    %wait E_0x28740d0;
    %load/vec4 v0x2874230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x28742f0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x28742f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x28742f0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x2877420;
T_64 ;
    %wait E_0x28768f0;
    %ix/getv 4, v0x2877710_0;
    %load/vec4a v0x2877950, 4;
    %assign/vec4 v0x28778b0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x2877420;
T_65 ;
    %vpi_call 7 37 "$readmemh", P_0x28775f0, v0x2877950 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x2876d40;
T_66 ;
    %wait E_0x28768f0;
    %ix/getv 4, v0x2877050_0;
    %load/vec4a v0x28772e0, 4;
    %assign/vec4 v0x2877240_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x2876d40;
T_67 ;
    %vpi_call 7 37 "$readmemh", P_0x2876ec0, v0x28772e0 {0 0 0};
    %end;
    .thread T_67;
    .scope S_0x2876610;
T_68 ;
    %wait E_0x28768f0;
    %ix/getv 4, v0x28769e0_0;
    %load/vec4a v0x2876c00, 4;
    %assign/vec4 v0x2876b60_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x2876610;
T_69 ;
    %vpi_call 7 37 "$readmemh", P_0x28767e0, v0x2876c00 {0 0 0};
    %end;
    .thread T_69;
    .scope S_0x2875430;
T_70 ;
    %wait E_0x2874680;
    %load/vec4 v0x2875be0_0;
    %pad/u 32;
    %cmpi/e 79999999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x2875be0_0;
    %addi 1, 0, 27;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %assign/vec4 v0x2875be0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x2875430;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28758b0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x2875430;
T_72 ;
    %wait E_0x2875830;
    %load/vec4 v0x28758b0_0;
    %inv;
    %assign/vec4 v0x28758b0_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x287b790;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287bb50_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x287b790;
T_74 ;
    %wait E_0x28768b0;
    %load/vec4 v0x287bc20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x287bb50_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x287bab0_0;
    %assign/vec4 v0x287bb50_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x2874460;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28747e0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x2874460;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2874700_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x2874460;
T_77 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x2874970_0, 0, 17;
    %end;
    .thread T_77;
    .scope S_0x2874460;
T_78 ;
    %wait E_0x2874680;
    %load/vec4 v0x28747e0_0;
    %load/vec4 v0x2874a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x2874970_0, 0;
    %load/vec4 v0x2874a50_0;
    %assign/vec4 v0x28747e0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x2874970_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_78.2, 4;
    %load/vec4 v0x2874970_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x2874970_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x28747e0_0;
    %assign/vec4 v0x2874700_0, 0;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x2874ca0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2874f80_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x2874ca0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2874ec0_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x2874ca0;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x2875140_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0x2874ca0;
T_82 ;
    %wait E_0x2874680;
    %load/vec4 v0x2874f80_0;
    %load/vec4 v0x28751e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x2875140_0, 0;
    %load/vec4 v0x28751e0_0;
    %assign/vec4 v0x2874f80_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x2875140_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x2875140_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x2875140_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x2874f80_0;
    %assign/vec4 v0x2874ec0_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x287a3e0;
T_83 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x287b2f0_0, 0, 8;
    %end;
    .thread T_83;
    .scope S_0x287a3e0;
T_84 ;
    %wait E_0x2874680;
    %load/vec4 v0x287b230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0x287b2f0_0;
    %assign/vec4 v0x287b3d0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x287aeb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_84.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x287b3d0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x287aeb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x287b3d0_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0x287aeb0_0;
    %assign/vec4 v0x287b3d0_0, 0;
    %load/vec4 v0x287aeb0_0;
    %assign/vec4 v0x287b2f0_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x287a3e0;
T_85 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x287b150_0, 0, 7;
    %end;
    .thread T_85;
    .scope S_0x287a3e0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287b650_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x287a3e0;
T_87 ;
    %wait E_0x2874680;
    %load/vec4 v0x287b150_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x287b650_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x287a3e0;
T_88 ;
    %wait E_0x2874680;
    %load/vec4 v0x287b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x287b150_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x287b150_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x287b150_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x287a3e0;
T_89 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x287afa0_0, 0, 11;
    %end;
    .thread T_89;
    .scope S_0x287a3e0;
T_90 ;
    %wait E_0x2874680;
    %load/vec4 v0x287b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x287afa0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x287afa0_0, 0;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x287a3e0;
T_91 ;
    %wait E_0x2874680;
    %load/vec4 v0x287afa0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x287b4b0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x287b590_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x2878f00;
T_92 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x2879f40_0, 0, 8;
    %end;
    .thread T_92;
    .scope S_0x2878f00;
T_93 ;
    %wait E_0x2874680;
    %load/vec4 v0x2879e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v0x2879f40_0;
    %assign/vec4 v0x287a020_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x28799f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_93.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x287a020_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x28799f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_93.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x287a020_0, 0;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0x28799f0_0;
    %assign/vec4 v0x287a020_0, 0;
    %load/vec4 v0x28799f0_0;
    %assign/vec4 v0x2879f40_0, 0;
T_93.5 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x2878f00;
T_94 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2879da0_0, 0, 7;
    %end;
    .thread T_94;
    .scope S_0x2878f00;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x287a2a0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x2878f00;
T_96 ;
    %wait E_0x2874680;
    %load/vec4 v0x2879da0_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x287a2a0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x2878f00;
T_97 ;
    %wait E_0x2874680;
    %load/vec4 v0x287a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2879da0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x2879da0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x2879da0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x2878f00;
T_98 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x2879ae0_0, 0, 11;
    %end;
    .thread T_98;
    .scope S_0x2878f00;
T_99 ;
    %wait E_0x2874680;
    %load/vec4 v0x287a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v0x2879ae0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x2879ae0_0, 0;
T_99.0 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x2878f00;
T_100 ;
    %wait E_0x2874680;
    %load/vec4 v0x2879ae0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x287a100_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x287a1e0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x2877a90;
T_101 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x2878a60_0, 0, 8;
    %end;
    .thread T_101;
    .scope S_0x2877a90;
T_102 ;
    %wait E_0x2874680;
    %load/vec4 v0x28789a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %load/vec4 v0x2878a60_0;
    %assign/vec4 v0x2878b40_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x2878670_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_102.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x2878b40_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %load/vec4 v0x2878670_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_102.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2878b40_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x2878670_0;
    %assign/vec4 v0x2878b40_0, 0;
    %load/vec4 v0x2878670_0;
    %assign/vec4 v0x2878a60_0, 0;
T_102.5 ;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x2877a90;
T_103 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x28788c0_0, 0, 7;
    %end;
    .thread T_103;
    .scope S_0x2877a90;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2878dc0_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x2877a90;
T_105 ;
    %wait E_0x2874680;
    %load/vec4 v0x28788c0_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x2878dc0_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x2877a90;
T_106 ;
    %wait E_0x2874680;
    %load/vec4 v0x2878dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x28788c0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x28788c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x28788c0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x2877a90;
T_107 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x2878760_0, 0, 11;
    %end;
    .thread T_107;
    .scope S_0x2877a90;
T_108 ;
    %wait E_0x2874680;
    %load/vec4 v0x2878dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x2878760_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x2878760_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x2877a90;
T_109 ;
    %wait E_0x2874680;
    %load/vec4 v0x2878760_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x2878c20_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x2878d00_0, 0;
    %jmp T_109;
    .thread T_109;
    .scope S_0x277e580;
T_110 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x287d010_0, 0, 22;
    %end;
    .thread T_110;
    .scope S_0x277e580;
T_111 ;
    %wait E_0x2876fc0;
    %load/vec4 v0x287d010_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x287d010_0, 0;
    %jmp T_111;
    .thread T_111;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/jcarolinares/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "doodle_line_follower.v";
    "counter.v";
    "debouncer.v";
    "pump_bits.v";
    "rom.v";
    "servopwm.v";
    "flip-flop-b.v";
    "prescaler.v";
