{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@215:232@HdlIdDef", "  DMA_DATA_WIDTH_DEST > 128 ? 5 :\n  DMA_DATA_WIDTH_DEST > 64 ? 4 :\n  DMA_DATA_WIDTH_DEST > 32 ? 3 :\n  DMA_DATA_WIDTH_DEST > 16 ? 2 :\n  DMA_DATA_WIDTH_DEST > 8 ? 1 : 0;\nlocalparam BYTES_PER_BEAT_WIDTH_SRC = DMA_DATA_WIDTH_SRC > 1024 ? 8 :\n  DMA_DATA_WIDTH_SRC > 512 ? 7 :\n  DMA_DATA_WIDTH_SRC > 256 ? 6 :\n  DMA_DATA_WIDTH_SRC > 128 ? 5 :\n  DMA_DATA_WIDTH_SRC > 64 ? 4 :\n  DMA_DATA_WIDTH_SRC > 32 ? 3 :\n  DMA_DATA_WIDTH_SRC > 16 ? 2 :\n  DMA_DATA_WIDTH_SRC > 8 ? 1 : 0;\n\n// Register interface signals\nreg  [31:0]  up_rdata = 'd0;\nreg          up_wack = 1'b0;\nreg          up_rack = 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[227, "localparam ID_WIDTH = (FIFO_SIZE*2) > 1024 ? 8 :\n"], [227, "  (FIFO_SIZE*2) > 512 ? 7 :\n"], [227, "  (FIFO_SIZE*2) > 256 ? 6 :\n"], [227, "  (FIFO_SIZE*2) > 128 ? 5 :\n"], [227, "  (FIFO_SIZE*2) > 64 ? 4 :\n"], [227, "  (FIFO_SIZE*2) > 32 ? 3 :\n"], [227, "  (FIFO_SIZE*2) > 16 ? 2 :\n"], [227, "  (FIFO_SIZE*2) > 8 ? 1 : 0;\n"]]}}