/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:20 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_RF4CE_CPU_HOST_STB_L2_H__
#define BCHP_RF4CE_CPU_HOST_STB_L2_H__

/***************************************************************************
 *RF4CE_CPU_HOST_STB_L2 - Host STB L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0   0x01480500 /* CPU interrupt Status Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0      0x01480504 /* CPU interrupt Set Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0    0x01480508 /* CPU interrupt Clear Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0 0x0148050c /* CPU interrupt Mask Status Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0 0x01480510 /* CPU interrupt Mask Set Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0 0x01480514 /* CPU interrupt Mask Clear Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1   0x01480518 /* Host Interrupt Status Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1      0x0148051c /* Host Interrupt Set Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1    0x01480520 /* Host Interrupt Clear Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1 0x01480524 /* Host Interrupt Mask Status Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1 0x01480528 /* Host Interrupt Mask Set Register */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1 0x0148052c /* Host Interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS0 - CPU interrupt Status Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS0 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_SW_INTR_MASK        0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_SW_INTR_SHIFT       3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_SW_INTR_DEFAULT     0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS0 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_MBOX_SEM_INTR_MASK  0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_MBOX_SEM_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS0 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_WDOG_INTR_MASK      0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_WDOG_INTR_SHIFT     1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_WDOG_INTR_DEFAULT   0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS0 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS0_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET0 - CPU interrupt Set Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET0 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_SW_INTR_MASK           0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_SW_INTR_SHIFT          3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_SW_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET0 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_MBOX_SEM_INTR_MASK     0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_MBOX_SEM_INTR_SHIFT    2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_MBOX_SEM_INTR_DEFAULT  0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET0 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_WDOG_INTR_MASK         0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_WDOG_INTR_SHIFT        1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_WDOG_INTR_DEFAULT      0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET0 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET0_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR0 - CPU interrupt Clear Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR0 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_SW_INTR_MASK         0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_SW_INTR_SHIFT        3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_SW_INTR_DEFAULT      0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR0 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_MBOX_SEM_INTR_MASK   0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_MBOX_SEM_INTR_SHIFT  2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_MBOX_SEM_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR0 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_WDOG_INTR_MASK       0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_WDOG_INTR_SHIFT      1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_WDOG_INTR_DEFAULT    0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR0 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR0_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS0 - CPU interrupt Mask Status Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS0 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_SW_INTR_MASK   0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_SW_INTR_SHIFT  3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_SW_INTR_DEFAULT 0x000000ff

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS0 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_MBOX_SEM_INTR_MASK 0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_MBOX_SEM_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS0 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_WDOG_INTR_MASK 0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_WDOG_INTR_SHIFT 1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_WDOG_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS0 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS0_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET0 - CPU interrupt Mask Set Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET0 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_SW_INTR_MASK      0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_SW_INTR_SHIFT     3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_SW_INTR_DEFAULT   0x000000ff

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET0 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_MBOX_SEM_INTR_MASK 0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_MBOX_SEM_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET0 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_WDOG_INTR_MASK    0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_WDOG_INTR_SHIFT   1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_WDOG_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET0 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET0_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR0 - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR0 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_SW_INTR_MASK    0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_SW_INTR_SHIFT   3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_SW_INTR_DEFAULT 0x000000ff

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR0 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_MBOX_SEM_INTR_MASK 0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_MBOX_SEM_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR0 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_WDOG_INTR_MASK  0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_WDOG_INTR_SHIFT 1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_WDOG_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR0 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR0_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_STATUS1 - Host Interrupt Status Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS1 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_SW_INTR_MASK        0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_SW_INTR_SHIFT       3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_SW_INTR_DEFAULT     0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS1 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_MBOX_SEM_INTR_MASK  0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_MBOX_SEM_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS1 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_WDOG_INTR_MASK      0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_WDOG_INTR_SHIFT     1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_WDOG_INTR_DEFAULT   0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_STATUS1 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_STATUS1_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET1 - Host Interrupt Set Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET1 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_SW_INTR_MASK           0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_SW_INTR_SHIFT          3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_SW_INTR_DEFAULT        0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET1 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_MBOX_SEM_INTR_MASK     0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_MBOX_SEM_INTR_SHIFT    2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_MBOX_SEM_INTR_DEFAULT  0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET1 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_WDOG_INTR_MASK         0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_WDOG_INTR_SHIFT        1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_WDOG_INTR_DEFAULT      0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_SET1 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_SET1_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR1 - Host Interrupt Clear Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR1 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_SW_INTR_MASK         0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_SW_INTR_SHIFT        3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_SW_INTR_DEFAULT      0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR1 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_MBOX_SEM_INTR_MASK   0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_MBOX_SEM_INTR_SHIFT  2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_MBOX_SEM_INTR_DEFAULT 0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR1 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_WDOG_INTR_MASK       0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_WDOG_INTR_SHIFT      1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_WDOG_INTR_DEFAULT    0x00000000

/* RF4CE_CPU_HOST_STB_L2 :: CPU_CLEAR1 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_CLEAR1_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS1 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS1 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_SW_INTR_MASK   0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_SW_INTR_SHIFT  3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_SW_INTR_DEFAULT 0x000000ff

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS1 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_MBOX_SEM_INTR_MASK 0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_MBOX_SEM_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS1 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_WDOG_INTR_MASK 0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_WDOG_INTR_SHIFT 1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_WDOG_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_STATUS1 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_STATUS1_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET1 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET1 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_SW_INTR_MASK      0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_SW_INTR_SHIFT     3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_SW_INTR_DEFAULT   0x000000ff

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET1 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_MBOX_SEM_INTR_MASK 0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_MBOX_SEM_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET1 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_WDOG_INTR_MASK    0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_WDOG_INTR_SHIFT   1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_WDOG_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_SET1 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_SET1_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR1 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR1 :: SW_INTR [31:03] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_SW_INTR_MASK    0xfffffff8
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_SW_INTR_SHIFT   3
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_SW_INTR_DEFAULT 0x000000ff

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR1 :: MBOX_SEM_INTR [02:02] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_MBOX_SEM_INTR_MASK 0x00000004
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_MBOX_SEM_INTR_SHIFT 2
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_MBOX_SEM_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR1 :: WDOG_INTR [01:01] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_WDOG_INTR_MASK  0x00000002
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_WDOG_INTR_SHIFT 1
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_WDOG_INTR_DEFAULT 0x00000001

/* RF4CE_CPU_HOST_STB_L2 :: CPU_MASK_CLEAR1 :: MBOX_Z2H_FULL_INTR [00:00] */
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_MBOX_Z2H_FULL_INTR_MASK 0x00000001
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_MBOX_Z2H_FULL_INTR_SHIFT 0
#define BCHP_RF4CE_CPU_HOST_STB_L2_CPU_MASK_CLEAR1_MBOX_Z2H_FULL_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_RF4CE_CPU_HOST_STB_L2_H__ */

/* End of File */
