Protel Design System Design Rule Check
PCB File : C:\Users\vikra\Documents\SyncedProjects\F17-Humanitarian-Hummingbird\BrushlessMotorController\PCB_TestBrushlessController\ESC_Test_PCB.PcbDoc
Date     : 1/27/2026
Time     : 12:53:11 PM

Processing Rule : Clearance Constraint (Gap=3.937mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.937mil) (Max=354.331mil) (Preferred=3.937mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.937mil) (Max=354.331mil) (Preferred=7.874mil) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=12mil) (Max=240mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=5.906mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.1mil < 5.906mil) Between Arc (2450mil,2590mil) on Top Overlay And Pad U3-1(2427.402mil,2636mil) on Top Signal [Top Overlay] to [Top Solder] clearance [5.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.1mil < 5.906mil) Between Arc (2450mil,2590mil) on Top Overlay And Pad U3-6(2427.402mil,2544mil) on Top Signal [Top Overlay] to [Top Solder] clearance [5.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C10-1(2252.126mil,1643.937mil) on Top Signal And Track (2244.252mil,1615mil)(2244.252mil,1620.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C10-1(2252.126mil,1643.937mil) on Top Signal And Track (2260mil,1615mil)(2260mil,1620.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C10-2(2252.126mil,1586.063mil) on Top Signal And Track (2244.252mil,1609.094mil)(2244.252mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C10-2(2252.126mil,1586.063mil) on Top Signal And Track (2260mil,1609.094mil)(2260mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C1-1(2200mil,1266.063mil) on Top Signal And Track (2192.126mil,1289.094mil)(2192.126mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C1-1(2200mil,1266.063mil) on Top Signal And Track (2207.874mil,1289.094mil)(2207.874mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C11-1(2390mil,1736.063mil) on Top Signal And Track (2382.126mil,1759.094mil)(2382.126mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C11-1(2390mil,1736.063mil) on Top Signal And Track (2397.874mil,1759.094mil)(2397.874mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C11-2(2390mil,1793.937mil) on Top Signal And Track (2382.126mil,1765mil)(2382.126mil,1770.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C11-2(2390mil,1793.937mil) on Top Signal And Track (2397.874mil,1765mil)(2397.874mil,1770.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C1-2(2200mil,1323.937mil) on Top Signal And Track (2192.126mil,1295mil)(2192.126mil,1300.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C1-2(2200mil,1323.937mil) on Top Signal And Track (2207.874mil,1295mil)(2207.874mil,1300.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C12-1(2182.126mil,1643.937mil) on Top Signal And Track (2174.252mil,1615mil)(2174.252mil,1620.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C12-1(2182.126mil,1643.937mil) on Top Signal And Track (2190mil,1615mil)(2190mil,1620.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C12-2(2182.126mil,1586.063mil) on Top Signal And Track (2174.252mil,1609.094mil)(2174.252mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C12-2(2182.126mil,1586.063mil) on Top Signal And Track (2190mil,1609.094mil)(2190mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C13-1(2400mil,1856.063mil) on Top Signal And Track (2392.126mil,1879.094mil)(2392.126mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C13-1(2400mil,1856.063mil) on Top Signal And Track (2407.874mil,1879.094mil)(2407.874mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.583mil < 5.906mil) Between Pad C13-2(2400mil,1913.937mil) on Top Signal And Text "C13" (2417.493mil,1938.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C13-2(2400mil,1913.937mil) on Top Signal And Track (2392.126mil,1885mil)(2392.126mil,1890.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C13-2(2400mil,1913.937mil) on Top Signal And Track (2407.874mil,1885mil)(2407.874mil,1890.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C14-1(2480mil,2546.063mil) on Top Signal And Track (2472.126mil,2569.095mil)(2472.126mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C14-1(2480mil,2546.063mil) on Top Signal And Track (2487.874mil,2569.095mil)(2487.874mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C14-2(2480mil,2603.937mil) on Top Signal And Track (2472.126mil,2575mil)(2472.126mil,2580.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C14-2(2480mil,2603.937mil) on Top Signal And Track (2487.874mil,2575mil)(2487.874mil,2580.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C15-1(2206.063mil,2525mil) on Top Signal And Track (2229.095mil,2517.126mil)(2235mil,2517.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C15-1(2206.063mil,2525mil) on Top Signal And Track (2229.095mil,2532.874mil)(2235mil,2532.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C15-2(2263.937mil,2525mil) on Top Signal And Track (2235mil,2517.126mil)(2240.905mil,2517.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C15-2(2263.937mil,2525mil) on Top Signal And Track (2235mil,2532.874mil)(2240.905mil,2532.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C16-1(2206.063mil,2585mil) on Top Signal And Track (2229.095mil,2577.126mil)(2235mil,2577.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C16-1(2206.063mil,2585mil) on Top Signal And Track (2229.095mil,2592.874mil)(2235mil,2592.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C16-2(2263.937mil,2585mil) on Top Signal And Track (2235mil,2577.126mil)(2240.905mil,2577.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C16-2(2263.937mil,2585mil) on Top Signal And Track (2235mil,2592.874mil)(2240.905mil,2592.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C17-1(2206.063mil,2645mil) on Top Signal And Track (2229.095mil,2637.126mil)(2235mil,2637.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C17-1(2206.063mil,2645mil) on Top Signal And Track (2229.095mil,2652.874mil)(2235mil,2652.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C17-2(2263.937mil,2645mil) on Top Signal And Track (2235mil,2637.126mil)(2240.905mil,2637.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C17-2(2263.937mil,2645mil) on Top Signal And Track (2235mil,2652.874mil)(2240.905mil,2652.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C18-1(2510mil,2751.063mil) on Top Signal And Track (2502.126mil,2774.095mil)(2502.126mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C18-1(2510mil,2751.063mil) on Top Signal And Track (2517.874mil,2774.095mil)(2517.874mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C18-2(2510mil,2808.937mil) on Top Signal And Track (2502.126mil,2780mil)(2502.126mil,2785.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C18-2(2510mil,2808.937mil) on Top Signal And Track (2517.874mil,2780mil)(2517.874mil,2785.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C19-1(2565mil,2751.063mil) on Top Signal And Track (2557.126mil,2774.095mil)(2557.126mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C19-1(2565mil,2751.063mil) on Top Signal And Track (2572.874mil,2774.095mil)(2572.874mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C19-2(2565mil,2808.937mil) on Top Signal And Track (2557.126mil,2780mil)(2557.126mil,2785.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C19-2(2565mil,2808.937mil) on Top Signal And Track (2572.874mil,2780mil)(2572.874mil,2785.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C20-1(2620mil,2751.063mil) on Top Signal And Track (2612.126mil,2774.095mil)(2612.126mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C20-1(2620mil,2751.063mil) on Top Signal And Track (2627.874mil,2774.095mil)(2627.874mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.834mil < 5.906mil) Between Pad C20-2(2620mil,2808.937mil) on Top Signal And Text "C20" (2652.493mil,2835.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C20-2(2620mil,2808.937mil) on Top Signal And Track (2612.126mil,2780mil)(2612.126mil,2785.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C20-2(2620mil,2808.937mil) on Top Signal And Track (2627.874mil,2780mil)(2627.874mil,2785.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C2-1(2145mil,1266.063mil) on Top Signal And Track (2137.126mil,1289.094mil)(2137.126mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C2-1(2145mil,1266.063mil) on Top Signal And Track (2152.874mil,1289.094mil)(2152.874mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C21-1(2028.937mil,2025mil) on Top Signal And Track (2000mil,2017.126mil)(2005.906mil,2017.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C21-1(2028.937mil,2025mil) on Top Signal And Track (2000mil,2032.874mil)(2005.906mil,2032.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C21-2(1971.063mil,2025mil) on Top Signal And Track (1994.094mil,2017.126mil)(2000mil,2017.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C21-2(1971.063mil,2025mil) on Top Signal And Track (1994.094mil,2032.874mil)(2000mil,2032.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C2-2(2145mil,1323.937mil) on Top Signal And Track (2137.126mil,1295mil)(2137.126mil,1300.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C2-2(2145mil,1323.937mil) on Top Signal And Track (2152.874mil,1295mil)(2152.874mil,1300.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C22-1(1815mil,1541.063mil) on Top Signal And Track (1807.126mil,1564.094mil)(1807.126mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C22-1(1815mil,1541.063mil) on Top Signal And Track (1822.874mil,1564.094mil)(1822.874mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C22-2(1815mil,1598.937mil) on Top Signal And Track (1807.126mil,1570mil)(1807.126mil,1575.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C22-2(1815mil,1598.937mil) on Top Signal And Track (1822.874mil,1570mil)(1822.874mil,1575.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C23-1(1925mil,2143.937mil) on Top Signal And Track (1917.126mil,2115mil)(1917.126mil,2120.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C23-1(1925mil,2143.937mil) on Top Signal And Track (1932.874mil,2115mil)(1932.874mil,2120.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C23-2(1925mil,2086.063mil) on Top Signal And Track (1917.126mil,2109.095mil)(1917.126mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C23-2(1925mil,2086.063mil) on Top Signal And Track (1932.874mil,2109.095mil)(1932.874mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C24-1(1480mil,2188.937mil) on Top Signal And Track (1472.126mil,2160mil)(1472.126mil,2165.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C24-1(1480mil,2188.937mil) on Top Signal And Track (1487.874mil,2160mil)(1487.874mil,2165.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C24-2(1480mil,2131.063mil) on Top Signal And Track (1472.126mil,2154.095mil)(1472.126mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C24-2(1480mil,2131.063mil) on Top Signal And Track (1487.874mil,2154.095mil)(1487.874mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C25-1(1875mil,1606.063mil) on Top Signal And Track (1867.126mil,1629.094mil)(1867.126mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C25-1(1875mil,1606.063mil) on Top Signal And Track (1882.874mil,1629.094mil)(1882.874mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C25-2(1875mil,1663.937mil) on Top Signal And Track (1867.126mil,1635mil)(1867.126mil,1640.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C25-2(1875mil,1663.937mil) on Top Signal And Track (1882.874mil,1635mil)(1882.874mil,1640.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C26-1(1526.063mil,1600mil) on Top Signal And Track (1549.094mil,1592.126mil)(1555mil,1592.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C26-1(1526.063mil,1600mil) on Top Signal And Track (1549.094mil,1607.874mil)(1555mil,1607.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C26-2(1583.937mil,1600mil) on Top Signal And Track (1555mil,1592.126mil)(1560.906mil,1592.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C26-2(1583.937mil,1600mil) on Top Signal And Track (1555mil,1607.874mil)(1560.906mil,1607.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C27-1(1985mil,2143.937mil) on Top Signal And Track (1977.126mil,2115mil)(1977.126mil,2120.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C27-1(1985mil,2143.937mil) on Top Signal And Track (1992.874mil,2115mil)(1992.874mil,2120.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C27-2(1985mil,2086.063mil) on Top Signal And Track (1977.126mil,2109.095mil)(1977.126mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C27-2(1985mil,2086.063mil) on Top Signal And Track (1992.874mil,2109.095mil)(1992.874mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C28-1(1305mil,1803.937mil) on Top Signal And Track (1297.126mil,1775mil)(1297.126mil,1780.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C28-1(1305mil,1803.937mil) on Top Signal And Track (1312.874mil,1775mil)(1312.874mil,1780.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.834mil < 5.906mil) Between Pad C28-2(1305mil,1746.063mil) on Top Signal And Text "C28" (1322.493mil,1600.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C28-2(1305mil,1746.063mil) on Top Signal And Track (1297.126mil,1769.094mil)(1297.126mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C28-2(1305mil,1746.063mil) on Top Signal And Track (1312.874mil,1769.094mil)(1312.874mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.834mil < 5.906mil) Between Pad C29-1(1360mil,1823.937mil) on Top Signal And Text "C32" (1210.019mil,1832.507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C29-1(1360mil,1823.937mil) on Top Signal And Track (1352.126mil,1795mil)(1352.126mil,1800.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C29-1(1360mil,1823.937mil) on Top Signal And Track (1367.874mil,1795mil)(1367.874mil,1800.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.834mil < 5.906mil) Between Pad C29-2(1360mil,1766.063mil) on Top Signal And Text "C29" (1382.493mil,1620.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C29-2(1360mil,1766.063mil) on Top Signal And Track (1352.126mil,1789.094mil)(1352.126mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C29-2(1360mil,1766.063mil) on Top Signal And Track (1367.874mil,1789.094mil)(1367.874mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C30-1(1375mil,1981.063mil) on Top Signal And Track (1367.126mil,2004.094mil)(1367.126mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C30-1(1375mil,1981.063mil) on Top Signal And Track (1382.874mil,2004.094mil)(1382.874mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C30-2(1375mil,2038.937mil) on Top Signal And Track (1367.126mil,2010mil)(1367.126mil,2015.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C30-2(1375mil,2038.937mil) on Top Signal And Track (1382.874mil,2010mil)(1382.874mil,2015.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C3-1(2090mil,1266.063mil) on Top Signal And Track (2082.126mil,1289.094mil)(2082.126mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C3-1(2090mil,1266.063mil) on Top Signal And Track (2097.874mil,1289.094mil)(2097.874mil,1295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C31-1(1510mil,1386.063mil) on Top Signal And Track (1502.126mil,1409.094mil)(1502.126mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C31-1(1510mil,1386.063mil) on Top Signal And Track (1517.874mil,1409.094mil)(1517.874mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C31-2(1510mil,1443.937mil) on Top Signal And Track (1502.126mil,1415mil)(1502.126mil,1420.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C31-2(1510mil,1443.937mil) on Top Signal And Track (1517.874mil,1415mil)(1517.874mil,1420.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C3-2(2090mil,1323.937mil) on Top Signal And Track (2082.126mil,1295mil)(2082.126mil,1300.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C3-2(2090mil,1323.937mil) on Top Signal And Track (2097.874mil,1295mil)(2097.874mil,1300.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C32-1(1375mil,1933.937mil) on Top Signal And Track (1367.126mil,1905mil)(1367.126mil,1910.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C32-1(1375mil,1933.937mil) on Top Signal And Track (1382.874mil,1905mil)(1382.874mil,1910.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C32-2(1375mil,1876.063mil) on Top Signal And Track (1367.126mil,1899.094mil)(1367.126mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C32-2(1375mil,1876.063mil) on Top Signal And Track (1382.874mil,1899.094mil)(1382.874mil,1905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C4-1(1966.063mil,1415mil) on Top Signal And Track (1989.094mil,1407.126mil)(1995mil,1407.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C4-1(1966.063mil,1415mil) on Top Signal And Track (1989.094mil,1422.874mil)(1995mil,1422.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C4-2(2023.937mil,1415mil) on Top Signal And Track (1995mil,1407.126mil)(2000.906mil,1407.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C4-2(2023.937mil,1415mil) on Top Signal And Track (1995mil,1422.874mil)(2000.906mil,1422.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C5-1(2061.063mil,1190mil) on Top Signal And Track (2084.095mil,1182.126mil)(2090mil,1182.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C5-1(2061.063mil,1190mil) on Top Signal And Track (2084.095mil,1197.874mil)(2090mil,1197.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C5-2(2118.937mil,1190mil) on Top Signal And Track (2090mil,1182.126mil)(2095.905mil,1182.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C5-2(2118.937mil,1190mil) on Top Signal And Track (2090mil,1197.874mil)(2095.905mil,1197.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C6-1(2061.063mil,1125mil) on Top Signal And Track (2084.095mil,1117.126mil)(2090mil,1117.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C6-1(2061.063mil,1125mil) on Top Signal And Track (2084.095mil,1132.874mil)(2090mil,1132.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C6-2(2118.937mil,1125mil) on Top Signal And Track (2090mil,1117.126mil)(2095.905mil,1117.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C6-2(2118.937mil,1125mil) on Top Signal And Track (2090mil,1132.874mil)(2095.905mil,1132.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C7-1(1605mil,1137.126mil) on Top Signal And Track (1597.126mil,1160.158mil)(1597.126mil,1166.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C7-1(1605mil,1137.126mil) on Top Signal And Track (1612.874mil,1160.158mil)(1612.874mil,1166.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C7-2(1605mil,1195mil) on Top Signal And Track (1597.126mil,1166.063mil)(1597.126mil,1171.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C7-2(1605mil,1195mil) on Top Signal And Track (1612.874mil,1166.063mil)(1612.874mil,1171.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C8-1(2061.063mil,1060mil) on Top Signal And Track (2084.095mil,1052.126mil)(2090mil,1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C8-1(2061.063mil,1060mil) on Top Signal And Track (2084.095mil,1067.874mil)(2090mil,1067.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C8-2(2118.937mil,1060mil) on Top Signal And Track (2090mil,1052.126mil)(2095.905mil,1052.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C8-2(2118.937mil,1060mil) on Top Signal And Track (2090mil,1067.874mil)(2095.905mil,1067.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C9-1(2320mil,1601.063mil) on Top Signal And Track (2312.126mil,1624.094mil)(2312.126mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C9-1(2320mil,1601.063mil) on Top Signal And Track (2327.874mil,1624.094mil)(2327.874mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C9-2(2320mil,1658.937mil) on Top Signal And Track (2312.126mil,1630mil)(2312.126mil,1635.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 5.906mil) Between Pad C9-2(2320mil,1658.937mil) on Top Signal And Track (2327.874mil,1630mil)(2327.874mil,1635.906mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.196mil < 5.906mil) Between Pad R1-1(2301.063mil,1450mil) on Top Signal And Text "C10" (2279.619mil,1443.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R1-1(2301.063mil,1450mil) on Top Signal And Track (2325mil,1445mil)(2330mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R1-1(2301.063mil,1450mil) on Top Signal And Track (2325mil,1445mil)(2334mil,1436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R11-1(2023.937mil,1345mil) on Top Signal And Track (1991mil,1359mil)(2000mil,1350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R11-1(2023.937mil,1345mil) on Top Signal And Track (1995mil,1345mil)(2000mil,1350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R11-2(1966.063mil,1345mil) on Top Signal And Track (1990mil,1340mil)(1995mil,1345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R11-2(1966.063mil,1345mil) on Top Signal And Track (1990mil,1340mil)(1999mil,1331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R1-2(2358.937mil,1450mil) on Top Signal And Track (2326mil,1464mil)(2335mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R1-2(2358.937mil,1450mil) on Top Signal And Track (2330mil,1450mil)(2335mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R12-1(2448.937mil,1330mil) on Top Signal And Track (2416mil,1344mil)(2425mil,1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R12-1(2448.937mil,1330mil) on Top Signal And Track (2420mil,1330mil)(2425mil,1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R12-2(2391.063mil,1330mil) on Top Signal And Track (2415mil,1325mil)(2420mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R12-2(2391.063mil,1330mil) on Top Signal And Track (2415mil,1325mil)(2424mil,1316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R13-1(2406.811mil,2200mil) on Top Signal And Track (2373.874mil,2214mil)(2382.874mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R13-1(2406.811mil,2200mil) on Top Signal And Track (2377.874mil,2200mil)(2382.874mil,2205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R13-2(2348.937mil,2200mil) on Top Signal And Track (2372.874mil,2195mil)(2377.874mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R13-2(2348.937mil,2200mil) on Top Signal And Track (2372.874mil,2195mil)(2381.874mil,2186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R14-1(2352.126mil,1115mil) on Bottom Signal And Track (2376.063mil,1120mil)(2381.063mil,1115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R14-1(2352.126mil,1115mil) on Bottom Signal And Track (2376.063mil,1120mil)(2385.063mil,1129mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R14-2(2410mil,1115mil) on Bottom Signal And Track (2377.063mil,1101mil)(2386.063mil,1110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R14-2(2410mil,1115mil) on Bottom Signal And Track (2381.063mil,1115mil)(2386.063mil,1110mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R15-1(2652.874mil,1110mil) on Top Signal And Track (2619.937mil,1124mil)(2628.937mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R15-1(2652.874mil,1110mil) on Top Signal And Track (2623.937mil,1110mil)(2628.937mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R15-2(2595mil,1110mil) on Top Signal And Track (2618.937mil,1105mil)(2623.937mil,1110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R15-2(2595mil,1110mil) on Top Signal And Track (2618.937mil,1105mil)(2627.937mil,1096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R16-1(2391.063mil,1275mil) on Top Signal And Track (2415mil,1270mil)(2420mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R16-1(2391.063mil,1275mil) on Top Signal And Track (2415mil,1270mil)(2424mil,1261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R16-2(2448.937mil,1275mil) on Top Signal And Track (2416mil,1289mil)(2425mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R16-2(2448.937mil,1275mil) on Top Signal And Track (2420mil,1275mil)(2425mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R17-1(2350mil,2145mil) on Top Signal And Track (2373.937mil,2140mil)(2378.937mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R17-1(2350mil,2145mil) on Top Signal And Track (2373.937mil,2140mil)(2382.937mil,2131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R17-2(2407.874mil,2145mil) on Top Signal And Track (2374.937mil,2159mil)(2383.937mil,2150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R17-2(2407.874mil,2145mil) on Top Signal And Track (2378.937mil,2145mil)(2383.937mil,2150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R18-1(2410mil,1060mil) on Bottom Signal And Track (2377.063mil,1046mil)(2386.063mil,1055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R18-1(2410mil,1060mil) on Bottom Signal And Track (2381.063mil,1060mil)(2386.063mil,1055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R18-2(2352.126mil,1060mil) on Bottom Signal And Track (2376.063mil,1065mil)(2381.063mil,1060mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R18-2(2352.126mil,1060mil) on Bottom Signal And Track (2376.063mil,1065mil)(2385.063mil,1074mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R19-1(2595mil,1055mil) on Top Signal And Track (2618.937mil,1050mil)(2623.937mil,1055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R19-1(2595mil,1055mil) on Top Signal And Track (2618.937mil,1050mil)(2627.937mil,1041mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R19-2(2652.874mil,1055mil) on Top Signal And Track (2619.937mil,1069mil)(2628.937mil,1060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R19-2(2652.874mil,1055mil) on Top Signal And Track (2623.937mil,1055mil)(2628.937mil,1060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R20-1(1956.063mil,1775mil) on Top Signal And Track (1980mil,1770mil)(1985mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R20-1(1956.063mil,1775mil) on Top Signal And Track (1980mil,1770mil)(1989mil,1761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R20-2(2013.937mil,1775mil) on Top Signal And Track (1981mil,1789mil)(1990mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R20-2(2013.937mil,1775mil) on Top Signal And Track (1985mil,1775mil)(1990mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R2-1(2407.874mil,2320mil) on Top Signal And Track (2374.937mil,2334mil)(2383.937mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R2-1(2407.874mil,2320mil) on Top Signal And Track (2378.937mil,2320mil)(2383.937mil,2325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R2-2(2350mil,2320mil) on Top Signal And Track (2373.937mil,2315mil)(2378.937mil,2320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R2-2(2350mil,2320mil) on Top Signal And Track (2373.937mil,2315mil)(2382.937mil,2306mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R22-1(1995mil,1611.063mil) on Top Signal And Track (1995mil,1640mil)(2000mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R22-1(1995mil,1611.063mil) on Top Signal And Track (2000mil,1635mil)(2009mil,1644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R22-2(1995mil,1668.937mil) on Top Signal And Track (1981mil,1636mil)(1990mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R22-2(1995mil,1668.937mil) on Top Signal And Track (1990mil,1645mil)(1995mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R23-1(2050mil,1668.937mil) on Top Signal And Track (2036mil,1636mil)(2045mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R23-1(2050mil,1668.937mil) on Top Signal And Track (2045mil,1645mil)(2050mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R23-2(2050mil,1611.063mil) on Top Signal And Track (2050mil,1640mil)(2055mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R23-2(2050mil,1611.063mil) on Top Signal And Track (2055mil,1635mil)(2064mil,1644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.834mil < 5.906mil) Between Pad R24-1(2105mil,1611.063mil) on Top Signal And Text "R24" (2127.493mil,1465.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R24-1(2105mil,1611.063mil) on Top Signal And Track (2105mil,1640mil)(2110mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R24-1(2105mil,1611.063mil) on Top Signal And Track (2110mil,1635mil)(2119mil,1644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R24-2(2105mil,1668.937mil) on Top Signal And Track (2091mil,1636mil)(2100mil,1645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R24-2(2105mil,1668.937mil) on Top Signal And Track (2100mil,1645mil)(2105mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R25-1(1961.063mil,1720mil) on Top Signal And Track (1985mil,1715mil)(1990mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R25-1(1961.063mil,1720mil) on Top Signal And Track (1985mil,1715mil)(1994mil,1706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R25-2(2018.937mil,1720mil) on Top Signal And Track (1986mil,1734mil)(1995mil,1725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R25-2(2018.937mil,1720mil) on Top Signal And Track (1990mil,1720mil)(1995mil,1725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R26-1(2120mil,2908.937mil) on Top Signal And Track (2106mil,2876mil)(2115mil,2885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R26-1(2120mil,2908.937mil) on Top Signal And Track (2115mil,2885mil)(2120mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R26-2(2120mil,2851.063mil) on Top Signal And Track (2120mil,2880mil)(2125mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R26-2(2120mil,2851.063mil) on Top Signal And Track (2125mil,2875mil)(2134mil,2884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R27-1(2366.063mil,2450mil) on Top Signal And Track (2390mil,2445mil)(2395mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R27-1(2366.063mil,2450mil) on Top Signal And Track (2390mil,2445mil)(2399mil,2436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R27-2(2423.937mil,2450mil) on Top Signal And Track (2391mil,2464mil)(2400mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R27-2(2423.937mil,2450mil) on Top Signal And Track (2395mil,2450mil)(2400mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R28-1(2261.063mil,2450mil) on Top Signal And Track (2285mil,2445mil)(2290mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R28-1(2261.063mil,2450mil) on Top Signal And Track (2285mil,2445mil)(2294mil,2436mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R28-2(2318.937mil,2450mil) on Top Signal And Track (2286mil,2464mil)(2295mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R28-2(2318.937mil,2450mil) on Top Signal And Track (2290mil,2450mil)(2295mil,2455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R29-1(1095mil,1846.063mil) on Top Signal And Track (1095mil,1875mil)(1100mil,1870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R29-1(1095mil,1846.063mil) on Top Signal And Track (1100mil,1870mil)(1109mil,1879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R29-2(1095mil,1903.937mil) on Top Signal And Track (1081mil,1871mil)(1090mil,1880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R29-2(1095mil,1903.937mil) on Top Signal And Track (1090mil,1880mil)(1095mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R30-1(1380mil,1133.937mil) on Top Signal And Track (1366mil,1101mil)(1375mil,1110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R30-1(1380mil,1133.937mil) on Top Signal And Track (1375mil,1110mil)(1380mil,1105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R30-2(1380mil,1076.063mil) on Top Signal And Track (1380mil,1105mil)(1385mil,1100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R30-2(1380mil,1076.063mil) on Top Signal And Track (1385mil,1100mil)(1394mil,1109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R3-1(2352.126mil,1240mil) on Bottom Signal And Track (2376.063mil,1245mil)(2381.063mil,1240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R3-1(2352.126mil,1240mil) on Bottom Signal And Track (2376.063mil,1245mil)(2385.063mil,1254mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R31-1(1425mil,2096.063mil) on Top Signal And Track (1425mil,2125mil)(1430mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R31-1(1425mil,2096.063mil) on Top Signal And Track (1430mil,2120mil)(1439mil,2129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R31-2(1425mil,2153.937mil) on Top Signal And Track (1411mil,2121mil)(1420mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R31-2(1425mil,2153.937mil) on Top Signal And Track (1420mil,2130mil)(1425mil,2125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R3-2(2410mil,1240mil) on Bottom Signal And Track (2377.063mil,1226mil)(2386.063mil,1235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R3-2(2410mil,1240mil) on Bottom Signal And Track (2381.063mil,1240mil)(2386.063mil,1235mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R32-1(1700mil,1541.063mil) on Top Signal And Track (1700mil,1570mil)(1705mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R32-1(1700mil,1541.063mil) on Top Signal And Track (1705mil,1565mil)(1714mil,1574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R32-2(1700mil,1598.937mil) on Top Signal And Track (1686mil,1566mil)(1695mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R32-2(1700mil,1598.937mil) on Top Signal And Track (1695mil,1575mil)(1700mil,1570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R33-1(1670mil,2268.937mil) on Top Signal And Track (1656mil,2236mil)(1665mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R33-1(1670mil,2268.937mil) on Top Signal And Track (1665mil,2245mil)(1670mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R33-2(1670mil,2211.063mil) on Top Signal And Track (1670mil,2240mil)(1675mil,2235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R33-2(1670mil,2211.063mil) on Top Signal And Track (1675mil,2235mil)(1684mil,2244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R4-1(2652.874mil,1240mil) on Top Signal And Track (2619.937mil,1254mil)(2628.937mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R4-1(2652.874mil,1240mil) on Top Signal And Track (2623.937mil,1240mil)(2628.937mil,1245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R4-2(2595mil,1240mil) on Top Signal And Track (2618.937mil,1235mil)(2623.937mil,1240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R4-2(2595mil,1240mil) on Top Signal And Track (2618.937mil,1235mil)(2627.937mil,1226mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R5-1(2358.937mil,1395mil) on Top Signal And Track (2326mil,1409mil)(2335mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R5-1(2358.937mil,1395mil) on Top Signal And Track (2330mil,1395mil)(2335mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R5-2(2301.063mil,1395mil) on Top Signal And Track (2325mil,1390mil)(2330mil,1395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R5-2(2301.063mil,1395mil) on Top Signal And Track (2325mil,1390mil)(2334mil,1381mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R6-1(2350mil,2265mil) on Top Signal And Track (2373.937mil,2260mil)(2378.937mil,2265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R6-1(2350mil,2265mil) on Top Signal And Track (2373.937mil,2260mil)(2382.937mil,2251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R6-2(2407.874mil,2265mil) on Top Signal And Track (2374.937mil,2279mil)(2383.937mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R6-2(2407.874mil,2265mil) on Top Signal And Track (2378.937mil,2265mil)(2383.937mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R7-1(2410mil,1185mil) on Bottom Signal And Track (2377.063mil,1171mil)(2386.063mil,1180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R7-1(2410mil,1185mil) on Bottom Signal And Track (2381.063mil,1185mil)(2386.063mil,1180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R7-2(2352.126mil,1185mil) on Bottom Signal And Track (2376.063mil,1190mil)(2381.063mil,1185mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R7-2(2352.126mil,1185mil) on Bottom Signal And Track (2376.063mil,1190mil)(2385.063mil,1199mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R8-1(2595mil,1185mil) on Top Signal And Track (2618.937mil,1180mil)(2623.937mil,1185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R8-1(2595mil,1185mil) on Top Signal And Track (2618.937mil,1180mil)(2627.937mil,1171mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R8-2(2652.874mil,1185mil) on Top Signal And Track (2619.937mil,1199mil)(2628.937mil,1190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.039mil < 5.906mil) Between Pad R8-2(2652.874mil,1185mil) on Top Signal And Track (2623.937mil,1185mil)(2628.937mil,1190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.039mil]
Rule Violations :257

Processing Rule : Silk to Silk (Clearance=5.906mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.996mil < 5.906mil) Between Area Fill (2052.047mil,2806.181mil) (2057.953mil,2837.677mil) on Top Overlay And Text "PWR" (2082.493mil,2690.019mil) on Top Overlay Silk Text to Silk Clearance [2.996mil]
   Violation between Silk To Silk Clearance Constraint: (5.722mil < 5.906mil) Between Text "3V3" (1182.491mil,1956.69mil) on Top Overlay And Track (1198.15mil,1897.008mil)(1198.15mil,2022.992mil) on Top Overlay Silk Text to Silk Clearance [5.722mil]
   Violation between Silk To Silk Clearance Constraint: (1.32mil < 5.906mil) Between Text "BT1" (1782.493mil,1412.517mil) on Top Overlay And Text "C22" (1837.493mil,1385.019mil) on Top Overlay Silk Text to Silk Clearance [1.32mil]
   Violation between Silk To Silk Clearance Constraint: (5.843mil < 5.906mil) Between Text "C15" (2033.768mil,2502.507mil) on Top Overlay And Track (2019.488mil,2353.307mil)(2019.488mil,2935.984mil) on Top Overlay Silk Text to Silk Clearance [5.843mil]
   Violation between Silk To Silk Clearance Constraint: (5.843mil < 5.906mil) Between Text "C16" (2033.768mil,2562.507mil) on Top Overlay And Track (2019.488mil,2353.307mil)(2019.488mil,2935.984mil) on Top Overlay Silk Text to Silk Clearance [5.843mil]
   Violation between Silk To Silk Clearance Constraint: (4.78mil < 5.906mil) Between Text "C17" (2032.705mil,2622.507mil) on Top Overlay And Track (2019.488mil,2353.307mil)(2019.488mil,2935.984mil) on Top Overlay Silk Text to Silk Clearance [4.78mil]
   Violation between Silk To Silk Clearance Constraint: (4.428mil < 5.906mil) Between Text "C24" (1502.493mil,2220.019mil) on Top Overlay And Track (1453.11mil,2343.032mil)(1453.11mil,2382.402mil) on Top Overlay Silk Text to Silk Clearance [4.428mil]
   Violation between Silk To Silk Clearance Constraint: (2.318mil < 5.906mil) Between Text "R10" (2153.768mil,1027.507mil) on Top Overlay And Track (2178.504mil,1081.811mil)(2241.496mil,1081.811mil) on Top Overlay Silk Text to Silk Clearance [2.318mil]
   Violation between Silk To Silk Clearance Constraint: (1.014mil < 5.906mil) Between Text "R22" (2017.493mil,1460.019mil) on Top Overlay And Text "R23" (2072.493mil,1460.019mil) on Top Overlay Silk Text to Silk Clearance [1.014mil]
   Violation between Silk To Silk Clearance Constraint: (1.014mil < 5.906mil) Between Text "R22" (2017.493mil,1460.019mil) on Top Overlay And Text "R25" (1962.493mil,1565.019mil) on Top Overlay Silk Text to Silk Clearance [1.014mil]
   Violation between Silk To Silk Clearance Constraint: (1.014mil < 5.906mil) Between Text "R23" (2072.493mil,1460.019mil) on Top Overlay And Text "R24" (2127.493mil,1465.019mil) on Top Overlay Silk Text to Silk Clearance [1.014mil]
   Violation between Silk To Silk Clearance Constraint: (5.444mil < 5.906mil) Between Text "R25" (1962.493mil,1565.019mil) on Top Overlay And Track (1975.5mil,1641.5mil)(1981mil,1636mil) on Top Overlay Silk Text to Silk Clearance [5.444mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=3937.008mil) (InNetClass('Gating_Sig'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=35835.315mil) (Prefered=0mil) (All)
Rule Violations :0

Waived Violations Of Rule : Un-Routed Net Constraint ( (All) )
   Waived Violation between Un-Routed Net Constraint: Via (1155mil,1155mil) from Top Signal to Bottom Signal Dead Copper - Net Not Assigned.Waived by Vikram Procter at 1/27/2026 12:50:31 PMIts a mounting hole NC
   Waived Violation between Un-Routed Net Constraint: Via (1155mil,2810mil) from Top Signal to Bottom Signal Dead Copper - Net Not Assigned.Waived by Vikram Procter at 1/27/2026 12:49:57 PMIts a mounting hole NC
   Waived Violation between Un-Routed Net Constraint: Via (2810mil,1155mil) from Top Signal to Bottom Signal Dead Copper - Net Not Assigned.Waived by Vikram Procter at 1/27/2026 12:50:21 PMIts a mounting hole NC
   Waived Violation between Un-Routed Net Constraint: Via (2810mil,2810mil) from Top Signal to Bottom Signal Dead Copper - Net Not Assigned.Waived by Vikram Procter at 1/27/2026 12:50:11 PMIts a mounting hole NC
Waived Violations :4


Violations Detected : 269
Waived Violations : 4
Time Elapsed        : 00:00:00