{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 19:23:09 2021 " "Info: Processing started: Wed Apr 21 19:23:09 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c Filter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3 -c Filter" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Filter.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RStrigger " "Info: Found entity 1: RStrigger" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 Filter " "Info: Found entity 2: Filter" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 14 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Filter " "Info: Elaborating entity \"Filter\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RStrigger RStrigger:r1 " "Info: Elaborating entity \"RStrigger\" for hierarchy \"RStrigger:r1\"" {  } { { "Filter.v" "r1" { Text "V:/lab_3/filter/Filter.v" 25 -1 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out Filter.v(11) " "Warning: Verilog HDL Always Construct warning at Filter.v(11): variable \"out\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"out\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 11 0 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RStrigger:r4\|out " "Warning: Latch RStrigger:r4\|out has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "CLR PRE B " "Warning: Ports CLR and PRE on the latch are fed by the same signal B" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 18 -1 0 } }  } 0}  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 2 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RStrigger:r3\|out " "Warning: Latch RStrigger:r3\|out has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "CLR PRE A " "Warning: Ports CLR and PRE on the latch are fed by the same signal A" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 17 -1 0 } }  } 0}  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 2 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RStrigger:r2\|out " "Warning: Latch RStrigger:r2\|out has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR B " "Warning: Ports ENA and CLR on the latch are fed by the same signal B" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE X " "Warning: Ports ENA and PRE on the latch are fed by the same signal X" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 16 -1 0 } }  } 0}  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 2 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RStrigger:r1\|out " "Warning: Latch RStrigger:r1\|out has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR A " "Warning: Ports ENA and CLR on the latch are fed by the same signal A" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 17 -1 0 } }  } 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE X " "Warning: Ports ENA and PRE on the latch are fed by the same signal X" {  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 16 -1 0 } }  } 0}  } { { "Filter.v" "" { Text "V:/lab_3/filter/Filter.v" 2 -1 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "13 " "Info: Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 21 19:23:11 2021 " "Info: Processing ended: Wed Apr 21 19:23:11 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
