

================================================================
== Vitis HLS Report for 'compute_connectivity_mask'
================================================================
* Date:           Sat Dec 11 19:29:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.515 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes" [GAT_compute.cpp:413]   --->   Operation 11 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.29ns)   --->   "%mul_ln413 = mul i32 %num_of_nodes_read, i32 %num_of_nodes_read" [GAT_compute.cpp:413]   --->   Operation 12 'mul' 'mul_ln413' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 13 [1/2] (2.29ns)   --->   "%mul_ln413 = mul i32 %num_of_nodes_read, i32 %num_of_nodes_read" [GAT_compute.cpp:413]   --->   Operation 13 'mul' 'mul_ln413' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges" [GAT_compute.cpp:413]   --->   Operation 17 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln413 = icmp_eq  i32 %mul_ln413, i32 0" [GAT_compute.cpp:413]   --->   Operation 18 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void %memset.loop.preheader, void %split" [GAT_compute.cpp:413]   --->   Operation 19 'br' 'br_ln413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_1, i32 %mul_ln413, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 20 'call' 'call_ln413' <Predicate = (!icmp_ln413)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_1, i32 %mul_ln413, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 21 'call' 'call_ln413' <Predicate = (!icmp_ln413)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!icmp_ln413)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 23 [2/2] (1.24ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %num_of_edges_read, i32 %edge_list, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 23 'call' 'call_ln413' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.85>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln413 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %num_of_edges_read, i32 %edge_list, i32 %connectivity_mask" [GAT_compute.cpp:413]   --->   Operation 24 'call' 'call_ln413' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln428 = icmp_sgt  i32 %num_of_nodes_read, i32 0" [GAT_compute.cpp:428]   --->   Operation 25 'icmp' 'icmp_ln428' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %icmp_ln428, void %._crit_edge16, void %.lr.ph20" [GAT_compute.cpp:428]   --->   Operation 26 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i32 %num_of_nodes_read" [GAT_compute.cpp:428]   --->   Operation 27 'trunc' 'trunc_ln428' <Predicate = (icmp_ln428)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i31 %trunc_ln428, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 28 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i31 %trunc_ln428" [GAT_compute.cpp:432]   --->   Operation 29 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (2.29ns)   --->   "%mul_ln432 = mul i62 %zext_ln432, i62 %zext_ln432" [GAT_compute.cpp:432]   --->   Operation 30 'mul' 'mul_ln432' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i31 %trunc_ln428, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 31 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 32 [1/2] (2.29ns)   --->   "%mul_ln432 = mul i62 %zext_ln432, i62 %zext_ln432" [GAT_compute.cpp:432]   --->   Operation 32 'mul' 'mul_ln432' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i31 %trunc_ln428, i62 %mul_ln432, i32 %connectivity_mask_final, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 33 'call' 'call_ln428' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i31 %trunc_ln428, i62 %mul_ln432, i32 %connectivity_mask_final, i32 %connectivity_mask" [GAT_compute.cpp:428]   --->   Operation 34 'call' 'call_ln428' <Predicate = (icmp_ln428)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge16"   --->   Operation 35 'br' 'br_ln0' <Predicate = (icmp_ln428)> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln442 = ret" [GAT_compute.cpp:442]   --->   Operation 36 'ret' 'ret_ln442' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read operation ('num_of_nodes_read', GAT_compute.cpp:413) on port 'num_of_nodes' (GAT_compute.cpp:413) [10]  (0 ns)
	'mul' operation ('mul_ln413', GAT_compute.cpp:413) [11]  (2.29 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln413', GAT_compute.cpp:413) [11]  (2.29 ns)

 <State 3>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln413', GAT_compute.cpp:413) [12]  (0.859 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.25ns
The critical path consists of the following:
	'call' operation ('call_ln413', GAT_compute.cpp:413) to 'compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1' [18]  (1.25 ns)

 <State 6>: 0.859ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln428', GAT_compute.cpp:428) [19]  (0.859 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln432', GAT_compute.cpp:432) [25]  (2.29 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln432', GAT_compute.cpp:432) [25]  (2.29 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
