<div id="pfdb" class="pf w0 h0" data-page-no="db"><div class="pc pcdb w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgdb.png"/><div class="t m0 x19 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 13-1.<span class="_ _1a"> </span>Power modes (continued)</div><div class="t m0 x37 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws283">Mode Description</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">VLLS3<span class="_ _88"> </span>The core clock is gated off. System clocks to other masters and bus clocks are gated off after all</div><div class="t m0 x3c h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">stop acknowledge signals from supporting peripherals are valid. The MCU is placed in a low</div><div class="t m0 x3c h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">leakage mode by powering down the internal logic. All system RAM contents are retained and I/O</div><div class="t m0 x3c h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">states are held. Internal logic states are not retained.</div><div class="t m0 x2c h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">VLLS1<span class="_ _88"> </span>The core clock is gated off. System clocks to other masters and bus clocks are gated off after all</div><div class="t m0 x3c h7 y262 ff2 fs4 fc0 sc0 ls0 ws0">stop acknowledge signals from supporting peripherals are valid. The MCU is placed in a low</div><div class="t m0 x3c h7 yeb6 ff2 fs4 fc0 sc0 ls0 ws0">leakage mode by powering down the internal logic and all system RAM. I/O states are held. Internal</div><div class="t m0 x3c h7 yeb7 ff2 fs4 fc0 sc0 ls0 ws0">logic states are not retained.</div><div class="t m0 x2c h7 y103d ff2 fs4 fc0 sc0 ls0 ws0">VLLS0<span class="_ _88"> </span>The core clock is gated off. System clocks to other masters and bus clocks are gated off after all</div><div class="t m0 x3c h7 y847 ff2 fs4 fc0 sc0 ls0 ws0">stop acknowledge signals from supporting peripherals are valid. The MCU is placed in a low</div><div class="t m0 x3c h7 y47f ff2 fs4 fc0 sc0 ls0 ws0">leakage mode by powering down the internal logic and all system RAM. I/O states are held. Internal</div><div class="t m0 x3c h7 y1361 ff2 fs4 fc0 sc0 ls0 ws0">logic states are not retained. The 1kHz LPO clock is disabled and the power on reset (POR) circuit</div><div class="t m0 x3c h7 y317 ff2 fs4 fc0 sc0 ls0 ws0">can be optionally enabled using STOPCTRL[PORPO].</div><div class="t m0 x9 hd y1362 ff1 fs7 fc0 sc0 ls0 ws0">13.3<span class="_ _b"> </span>Memory map and register descriptions</div><div class="t m0 x9 hf y1363 ff3 fs5 fc0 sc0 ls0 ws0">Details follow about the registers related to the system mode controller.</div><div class="t m0 x9 hf y1364 ff3 fs5 fc0 sc0 ls0 ws0">Different SMC registers reset on different reset types. Each register&apos;s description provides</div><div class="t m0 x9 hf y1365 ff3 fs5 fc0 sc0 ls0 ws0">details. For more information about the types of reset on this chip, refer to the Reset</div><div class="t m0 x9 hf y1366 ff3 fs5 fc0 sc0 ls0 ws0">section details.</div><div class="t m0 x10e h8 y1367 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1368 ff3 fs5 fc0 sc0 ls0 ws0">The SMC registers can be written only in supervisor mode.</div><div class="t m0 x3e hf y1369 ff3 fs5 fc0 sc0 ls0 ws0">Write accesses in user mode are blocked and will result in a bus</div><div class="t m0 x3e hf y136a ff3 fs5 fc0 sc0 ls0">error.</div><div class="t m0 x23 h9 y136b ff1 fs2 fc0 sc0 ls0 ws0">SMC memory map</div><div class="t m0 x88 h10 y136c ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y136d ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y136e ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y136d ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y136f ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _3b"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y136f ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 y1370 ff2 fs4 fc0 sc0 ls0 ws0">4007_E000<span class="_ _8f"> </span>Power Mode Protection register (SMC_PMPROT)<span class="_ _7d"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3e"> </span>00h<span class="_ _14d"> </span><span class="fc1">13.3.1/219</span></div><div class="t m0 x9a h7 y1371 ff2 fs4 fc0 sc0 ls0 ws0">4007_E001<span class="_ _8f"> </span>Power Mode Control register (SMC_PMCTRL)<span class="_ _24"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">13.3.2/221</span></div><div class="t m0 x9a h7 y1372 ff2 fs4 fc0 sc0 ls0 ws0">4007_E002<span class="_ _8f"> </span>Stop Control Register (SMC_STOPCTRL)<span class="_ _7c"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>03h<span class="_ _43"> </span><span class="fc1">13.3.3/222</span></div><div class="t m0 x9a h7 y1373 ff2 fs4 fc0 sc0 ls0 ws0">4007_E003<span class="_ _8f"> </span>Power Mode Status register (SMC_PMSTAT)<span class="_ _159"> </span>8<span class="_ _3c"> </span>R<span class="_ _57"> </span>01h<span class="_ _14d"> </span><span class="fc1">13.3.4/223</span></div><div class="t m0 x9 h1b y1374 ff1 fsc fc0 sc0 ls0 ws0">13.3.1<span class="_ _b"> </span>Power Mode Protection register (SMC_PMPROT)</div><div class="t m0 x9 hf y1375 ff3 fs5 fc0 sc0 ls0 ws0">This register provides protection for entry into any low-power run or stop mode. The</div><div class="t m0 x9 hf y1376 ff3 fs5 fc0 sc0 ls0 ws0">enabling of the low-power run or stop mode occurs by configuring the Power Mode</div><div class="t m0 x9 hf y1377 ff3 fs5 fc0 sc0 ls0 ws0">Control register (PMCTRL).</div><div class="t m0 xa4 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 13 System Mode Controller (SMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>219</div><a class="l" href="#pfdb" data-dest-detail='[219,"XYZ",null,147.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:220.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdd" data-dest-detail='[221,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:204.600000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfde" data-dest-detail='[222,"XYZ",null,417.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:189.100000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfdf" data-dest-detail='[223,"XYZ",null,297.017,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:173.600000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
