{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:28:11 2018 " "Info: Processing started: Sun Apr 29 21:28:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHz " "Info: Assuming node \"CLK_50MHz\" is an undefined clock" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst9\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHz memory newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 151.17 MHz 6.615 ns Internal " "Info: Clock \"CLK_50MHz\" has Internal fmax of 151.17 MHz between source memory \"newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.615 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.387 ns + Longest memory register " "Info: + Longest memory to register delay is 6.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 8; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\] 2 MEM M4K_X26_Y23 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 3; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.398 ns) 4.077 ns newlcd:inst9\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X27_Y23_N10 9 " "Info: 3: + IC(0.686 ns) + CELL(0.398 ns) = 4.077 ns; Loc. = LCCOMB_X27_Y23_N10; Fanout = 9; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 4.517 ns newlcd:inst9\|LCD_Display:inst\|Next_Char\[1\]~4 4 COMB LCCOMB_X27_Y23_N14 5 " "Info: 4: + IC(0.290 ns) + CELL(0.150 ns) = 4.517 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 5; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.419 ns) 5.238 ns newlcd:inst9\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X27_Y23_N0 3 " "Info: 5: + IC(0.302 ns) + CELL(0.419 ns) = 5.238 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 3; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.393 ns) 5.896 ns newlcd:inst9\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X27_Y23_N26 1 " "Info: 6: + IC(0.265 ns) + CELL(0.393 ns) = 5.896 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 1; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 6.303 ns newlcd:inst9\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X27_Y23_N2 1 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 6.303 ns; Loc. = LCCOMB_X27_Y23_N2; Fanout = 1; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.387 ns newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X27_Y23_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.387 ns; Loc. = LCFF_X27_Y23_N3; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.587 ns ( 71.82 % ) " "Info: Total cell delay = 4.587 ns ( 71.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 28.18 % ) " "Info: Total interconnect delay = 1.800 ns ( 28.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] {} newlcd:inst9|LCD_Display:inst|Equal0~0 {} newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst9|LCD_Display:inst|Selector6~2 {} newlcd:inst9|LCD_Display:inst|Selector6~3 {} newlcd:inst9|LCD_Display:inst|Selector6~4 {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.686ns 0.290ns 0.302ns 0.265ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 6.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHz\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.787 ns) 3.718 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y34_N9 2 " "Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.000 ns) 4.640 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G8 44 " "Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.200 ns newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X27_Y23_N3 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.200 ns; Loc. = LCFF_X27_Y23_N3; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.47 % ) " "Info: Total cell delay = 2.323 ns ( 37.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.877 ns ( 62.53 % ) " "Info: Total interconnect delay = 3.877 ns ( 62.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 6.255 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50MHz\" to source memory is 6.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.787 ns) 3.718 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y34_N9 2 " "Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.000 ns) 4.640 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G8 44 " "Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.661 ns) 6.255 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y23 8 " "Info: 4: + IC(0.954 ns) + CELL(0.661 ns) = 6.255 ns; Loc. = M4K_X26_Y23; Fanout = 8; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 39.12 % ) " "Info: Total cell delay = 2.447 ns ( 39.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 60.88 % ) " "Info: Total interconnect delay = 3.808 ns ( 60.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.932ns 0.922ns 0.954ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.932ns 0.922ns 0.954ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] {} newlcd:inst9|LCD_Display:inst|Equal0~0 {} newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst9|LCD_Display:inst|Selector6~2 {} newlcd:inst9|LCD_Display:inst|Selector6~3 {} newlcd:inst9|LCD_Display:inst|Selector6~4 {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.686ns 0.290ns 0.302ns 0.265ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.932ns 0.922ns 0.954ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18 AlgorithmicStateMachine:inst\|DataPath:inst\|inst13 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18\" and destination register \"AlgorithmicStateMachine:inst\|DataPath:inst\|inst13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.951 ns + Longest register register " "Info: + Longest register to register delay is 1.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18 1 REG LCFF_X40_Y21_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y21_N17; Fanout = 9; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.275 ns) 0.641 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~0 2 COMB LCCOMB_X40_Y21_N26 2 " "Info: 2: + IC(0.366 ns) + CELL(0.275 ns) = 0.641 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 2; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.052 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~2 3 COMB LCCOMB_X40_Y21_N2 1 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 1.052 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.470 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~3 4 COMB LCCOMB_X40_Y21_N12 1 " "Info: 4: + IC(0.268 ns) + CELL(0.150 ns) = 1.470 ns; Loc. = LCCOMB_X40_Y21_N12; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.867 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~5 5 COMB LCCOMB_X40_Y21_N8 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 1.867 ns; Loc. = LCCOMB_X40_Y21_N8; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.951 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst13 6 REG LCFF_X40_Y21_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.951 ns; Loc. = LCFF_X40_Y21_N9; Fanout = 1; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 41.47 % ) " "Info: Total cell delay = 0.809 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 58.53 % ) " "Info: Total interconnect delay = 1.142 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.366ns 0.261ns 0.268ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.199 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.199 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst13 2 REG LCFF_X40_Y21_N9 1 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N9; Fanout = 1; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.73 % ) " "Info: Total cell delay = 1.399 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.27 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.199 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.199 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18 2 REG LCFF_X40_Y21_N17 9 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N17; Fanout = 9; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.73 % ) " "Info: Total cell delay = 1.399 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.27 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.366ns 0.261ns 0.268ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } {  } {  } "" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\] Reset CLK_50MHz 5.922 ns register " "Info: tsu for register \"newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\]\" (data pin = \"Reset\", clock pin = \"CLK_50MHz\") is 5.922 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.629 ns + Longest pin register " "Info: + Longest pin to register delay is 8.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Reset 1 PIN PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 8; PIN Node = 'Reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 0 800 968 16 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.171 ns) + CELL(0.438 ns) 7.451 ns newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[17\]~50 2 COMB LCCOMB_X34_Y34_N22 20 " "Info: 2: + IC(6.171 ns) + CELL(0.438 ns) = 7.451 ns; Loc. = LCCOMB_X34_Y34_N22; Fanout = 20; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[17\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { Reset newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.510 ns) 8.629 ns newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\] 3 REG LCFF_X34_Y35_N29 3 " "Info: 3: + IC(0.668 ns) + CELL(0.510 ns) = 8.629 ns; Loc. = LCFF_X34_Y35_N29; Fanout = 3; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 20.74 % ) " "Info: Total cell delay = 1.790 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 79.26 % ) " "Info: Total interconnect delay = 6.839 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { Reset newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { Reset {} Reset~combout {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 6.171ns 0.668ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50MHz\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50MHz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50MHz CLK_50MHz~clkctrl } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\] 3 REG LCFF_X34_Y35_N29 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X34_Y35_N29; Fanout = 3; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK_50MHz~clkctrl newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK_50MHz CLK_50MHz~clkctrl newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK_50MHz {} CLK_50MHz~combout {} CLK_50MHz~clkctrl {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { Reset newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { Reset {} Reset~combout {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 6.171ns 0.668ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK_50MHz CLK_50MHz~clkctrl newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK_50MHz {} CLK_50MHz~combout {} CLK_50MHz~clkctrl {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHz LCD_RW newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT 12.037 ns register " "Info: tco from clock \"CLK_50MHz\" to destination pin \"LCD_RW\" through register \"newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT\" is 12.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 6.201 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to source register is 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.787 ns) 3.718 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y34_N9 2 " "Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.000 ns) 4.640 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G8 44 " "Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.201 ns newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT 4 REG LCFF_X30_Y23_N1 9 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.201 ns; Loc. = LCFF_X30_Y23_N1; Fanout = 9; REG Node = 'newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.46 % ) " "Info: Total cell delay = 2.323 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 62.54 % ) " "Info: Total interconnect delay = 3.878 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.586 ns + Longest register pin " "Info: + Longest register to pin delay is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT 1 REG LCFF_X30_Y23_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N1; Fanout = 9; REG Node = 'newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.954 ns) + CELL(2.632 ns) 5.586 ns LCD_RW 2 PIN PIN_K4 0 " "Info: 2: + IC(2.954 ns) + CELL(2.632 ns) = 5.586 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 80 1576 1752 96 "LCD_RW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 47.12 % ) " "Info: Total cell delay = 2.632 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.954 ns ( 52.88 % ) " "Info: Total interconnect delay = 2.954 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.954ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.954ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15 I1 CLK 0.838 ns register " "Info: th for register \"AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15\" (data pin = \"I1\", clock pin = \"CLK\") is 0.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.199 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.199 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15 2 REG LCFF_X40_Y21_N25 5 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N25; Fanout = 5; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.73 % ) " "Info: Total cell delay = 1.399 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.27 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns I1 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'I1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 104 -80 88 120 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.150 ns) 2.543 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|81~0 2 COMB LCCOMB_X40_Y21_N24 1 " "Info: 2: + IC(1.394 ns) + CELL(0.150 ns) = 2.543 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { I1 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.627 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15 3 REG LCFF_X40_Y21_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.627 ns; Loc. = LCFF_X40_Y21_N25; Fanout = 5; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 46.94 % ) " "Info: Total cell delay = 1.233 ns ( 46.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 53.06 % ) " "Info: Total interconnect delay = 1.394 ns ( 53.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { I1 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { I1 {} I1~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.394ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { I1 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { I1 {} I1~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.394ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:28:11 2018 " "Info: Processing ended: Sun Apr 29 21:28:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
