ram_bank.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/ram_bank/sim/ram_bank.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
