Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: interlaken_phy_xcvr_atx_pll_a10_0.xcvr_atx_pll_a10_0: Selected device is 10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\interlaken_phy\interlaken_phy_xcvr_atx_pll_a10_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: interlaken_phy_xcvr_atx_pll_a10_0.xcvr_atx_pll_a10_0: Selected device is 10CX220YF780I5G
Info: interlaken_phy_xcvr_atx_pll_a10_0: "Transforming system: interlaken_phy_xcvr_atx_pll_a10_0"
Info: interlaken_phy_xcvr_atx_pll_a10_0: "Naming system components in system: interlaken_phy_xcvr_atx_pll_a10_0"
Info: interlaken_phy_xcvr_atx_pll_a10_0: "Processing generation queue"
Info: interlaken_phy_xcvr_atx_pll_a10_0: "Generating: interlaken_phy_xcvr_atx_pll_a10_0"
Info: interlaken_phy_xcvr_atx_pll_a10_0: "Generating: interlaken_phy_xcvr_atx_pll_a10_0_altera_xcvr_atx_pll_a10_181_upxocga"
Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: interlaken_phy_xcvr_atx_pll_a10_0: Done "interlaken_phy_xcvr_atx_pll_a10_0" with 2 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
