$date
	Sun Oct 13 19:29:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestAnd $end
$var wire 8 ! result [7:0] $end
$var reg 8 " data1 [7:0] $end
$var reg 8 # data2 [7:0] $end
$scope module andUnit $end
$var wire 8 $ data1 [7:0] $end
$var wire 8 % data2 [7:0] $end
$var wire 8 & result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b1 !
b1 &
b11 #
b11 %
b11001 "
b11001 $
#2
b0 !
b0 &
b1000 #
b1000 %
b1 "
b1 $
#3
b10 !
b10 &
b11111011 #
b11111011 %
b10 "
b10 $
#4
b110 !
b110 &
b11111110 #
b11111110 %
b110 "
b110 $
#9
