set_property SRC_FILE_INFO {cfile:c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM.xdc rfile:../../../../../project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in_sys]] 0.83333
