# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project async
# Compile of async.sv failed with 3 errors.
# Compile of async.sv failed with 2 errors.
# Compile of async.sv was successful.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 21:49:52 on Oct 28,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.async(fast)
add wave -r /*
run -all
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/dff/async_dff/work/async.sv(30)
#    Time: 45 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/dff/async_dff/work/async.sv line 30
# Compile of async.sv was successful.
vsim -voptargs=+acc work.top
# End time: 21:56:04 on Oct 28,2024, Elapsed time: 0:06:12
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.top 
# Start time: 21:56:04 on Oct 28,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.async(fast)
add wave -r /*
run -all
# ** Note: $stop    : /u/koushik/system_verilog/System-verilog/dff/async_dff/work/async.sv(30)
#    Time: 45 ns  Iteration: 0  Instance: /top
# Break in Module top at /u/koushik/system_verilog/System-verilog/dff/async_dff/work/async.sv line 30
# End time: 22:00:24 on Oct 28,2024, Elapsed time: 0:04:20
# Errors: 0, Warnings: 2
