--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Vadar.twx Vadar.ncd -o Vadar.twr Vadar.pcf -ucf Vadar.ucf

Design file:              Vadar.ncd
Physical constraint file: Vadar.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.438ns.
--------------------------------------------------------------------------------

Paths for end point UART1/UART_Rx1/Temp_4 (SLICE_X72Y102.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/State_FSM_FFd2 (FF)
  Destination:          UART1/UART_Rx1/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.633 - 0.611)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/State_FSM_FFd2 to UART1/UART_Rx1/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y112.CQ     Tcko                  0.341   UART1/UART_Rx1/State_FSM_FFd2
                                                       UART1/UART_Rx1/State_FSM_FFd2
    SLICE_X68Y108.B1     net (fanout=14)       0.867   UART1/UART_Rx1/State_FSM_FFd2
    SLICE_X68Y108.B      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/out1_SW0
    SLICE_X68Y108.A4     net (fanout=1)        0.307   N20
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.685ns logic, 1.740ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_2 (FF)
  Destination:          UART1/UART_Rx1/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.633 - 0.610)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_2 to UART1/UART_Rx1/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y112.BQ     Tcko                  0.341   UART1/UART_Rx1/Count<2>
                                                       UART1/UART_Rx1/Count_2
    SLICE_X69Y112.B1     net (fanout=6)        0.657   UART1/UART_Rx1/Count<2>
    SLICE_X69Y112.B      Tilo                  0.097   N6
                                                       UART1/UART_Rx1/Mcount_Count_xor<3>141
    SLICE_X68Y108.A6     net (fanout=6)        0.358   UART1/UART_Rx1/Mcount_Count_xor<3>14
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.685ns logic, 1.581ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/State_FSM_FFd1 (FF)
  Destination:          UART1/UART_Rx1/Temp_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.243ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.633 - 0.611)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/State_FSM_FFd1 to UART1/UART_Rx1/Temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y112.AQ     Tcko                  0.341   UART1/UART_Rx1/State_FSM_FFd2
                                                       UART1/UART_Rx1/State_FSM_FFd1
    SLICE_X68Y108.B4     net (fanout=14)       0.685   UART1/UART_Rx1/State_FSM_FFd1
    SLICE_X68Y108.B      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/out1_SW0
    SLICE_X68Y108.A4     net (fanout=1)        0.307   N20
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.685ns logic, 1.558ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point UART1/UART_Rx1/Temp_5 (SLICE_X72Y102.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/State_FSM_FFd2 (FF)
  Destination:          UART1/UART_Rx1/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.633 - 0.611)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/State_FSM_FFd2 to UART1/UART_Rx1/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y112.CQ     Tcko                  0.341   UART1/UART_Rx1/State_FSM_FFd2
                                                       UART1/UART_Rx1/State_FSM_FFd2
    SLICE_X68Y108.B1     net (fanout=14)       0.867   UART1/UART_Rx1/State_FSM_FFd2
    SLICE_X68Y108.B      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/out1_SW0
    SLICE_X68Y108.A4     net (fanout=1)        0.307   N20
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.685ns logic, 1.740ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_2 (FF)
  Destination:          UART1/UART_Rx1/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.633 - 0.610)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_2 to UART1/UART_Rx1/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y112.BQ     Tcko                  0.341   UART1/UART_Rx1/Count<2>
                                                       UART1/UART_Rx1/Count_2
    SLICE_X69Y112.B1     net (fanout=6)        0.657   UART1/UART_Rx1/Count<2>
    SLICE_X69Y112.B      Tilo                  0.097   N6
                                                       UART1/UART_Rx1/Mcount_Count_xor<3>141
    SLICE_X68Y108.A6     net (fanout=6)        0.358   UART1/UART_Rx1/Mcount_Count_xor<3>14
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.685ns logic, 1.581ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/State_FSM_FFd1 (FF)
  Destination:          UART1/UART_Rx1/Temp_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.243ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.633 - 0.611)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/State_FSM_FFd1 to UART1/UART_Rx1/Temp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y112.AQ     Tcko                  0.341   UART1/UART_Rx1/State_FSM_FFd2
                                                       UART1/UART_Rx1/State_FSM_FFd1
    SLICE_X68Y108.B4     net (fanout=14)       0.685   UART1/UART_Rx1/State_FSM_FFd1
    SLICE_X68Y108.B      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/out1_SW0
    SLICE_X68Y108.A4     net (fanout=1)        0.307   N20
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.685ns logic, 1.558ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point UART1/UART_Rx1/Temp_6 (SLICE_X72Y102.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/State_FSM_FFd2 (FF)
  Destination:          UART1/UART_Rx1/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.633 - 0.611)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/State_FSM_FFd2 to UART1/UART_Rx1/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y112.CQ     Tcko                  0.341   UART1/UART_Rx1/State_FSM_FFd2
                                                       UART1/UART_Rx1/State_FSM_FFd2
    SLICE_X68Y108.B1     net (fanout=14)       0.867   UART1/UART_Rx1/State_FSM_FFd2
    SLICE_X68Y108.B      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/out1_SW0
    SLICE_X68Y108.A4     net (fanout=1)        0.307   N20
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      2.425ns (0.685ns logic, 1.740ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/Count_2 (FF)
  Destination:          UART1/UART_Rx1/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.633 - 0.610)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/Count_2 to UART1/UART_Rx1/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y112.BQ     Tcko                  0.341   UART1/UART_Rx1/Count<2>
                                                       UART1/UART_Rx1/Count_2
    SLICE_X69Y112.B1     net (fanout=6)        0.657   UART1/UART_Rx1/Count<2>
    SLICE_X69Y112.B      Tilo                  0.097   N6
                                                       UART1/UART_Rx1/Mcount_Count_xor<3>141
    SLICE_X68Y108.A6     net (fanout=6)        0.358   UART1/UART_Rx1/Mcount_Count_xor<3>14
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.685ns logic, 1.581ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UART1/UART_Rx1/State_FSM_FFd1 (FF)
  Destination:          UART1/UART_Rx1/Temp_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.243ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.633 - 0.611)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UART1/UART_Rx1/State_FSM_FFd1 to UART1/UART_Rx1/Temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y112.AQ     Tcko                  0.341   UART1/UART_Rx1/State_FSM_FFd2
                                                       UART1/UART_Rx1/State_FSM_FFd1
    SLICE_X68Y108.B4     net (fanout=14)       0.685   UART1/UART_Rx1/State_FSM_FFd1
    SLICE_X68Y108.B      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/out1_SW0
    SLICE_X68Y108.A4     net (fanout=1)        0.307   N20
    SLICE_X68Y108.A      Tilo                  0.097   N32
                                                       UART1/UART_Rx1/_n0116_inv1
    SLICE_X72Y102.CE     net (fanout=2)        0.566   UART1/UART_Rx1/_n0116_inv
    SLICE_X72Y102.CLK    Tceck                 0.150   UART1/UART_Rx1/Temp<7>
                                                       UART1/UART_Rx1/Temp_6
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.685ns logic, 1.558ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point First_Char_3 (SLICE_X77Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART1/UART_Rx1/Data_3 (FF)
  Destination:          First_Char_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.281ns (0.870 - 0.589)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART1/UART_Rx1/Data_3 to First_Char_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y102.DQ     Tcko                  0.141   UART1/UART_Rx1/Data<3>
                                                       UART1/UART_Rx1/Data_3
    SLICE_X77Y97.DX      net (fanout=1)        0.256   UART1/UART_Rx1/Data<3>
    SLICE_X77Y97.CLK     Tckdi       (-Th)     0.078   First_Char<3>
                                                       First_Char_3
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.063ns logic, 0.256ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point Second_Char_0 (SLICE_X76Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART1/UART_Rx1/Data_4 (FF)
  Destination:          Second_Char_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.281ns (0.870 - 0.589)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART1/UART_Rx1/Data_4 to Second_Char_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y102.AMUX   Tshcko                0.182   UART1/UART_Rx1/Data<3>
                                                       UART1/UART_Rx1/Data_4
    SLICE_X76Y97.AX      net (fanout=1)        0.250   UART1/UART_Rx1/Data<4>
    SLICE_X76Y97.CLK     Tckdi       (-Th)     0.059   Second_Char<3>
                                                       Second_Char_0
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.123ns logic, 0.250ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point Second_Char_1 (SLICE_X76Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART1/UART_Rx1/Data_5 (FF)
  Destination:          Second_Char_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.281ns (0.870 - 0.589)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART1/UART_Rx1/Data_5 to Second_Char_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y102.BMUX   Tshcko                0.181   UART1/UART_Rx1/Data<3>
                                                       UART1/UART_Rx1/Data_5
    SLICE_X76Y97.BX      net (fanout=1)        0.245   UART1/UART_Rx1/Data<5>
    SLICE_X76Y97.CLK     Tckdi       (-Th)     0.052   Second_Char<3>
                                                       Second_Char_1
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.129ns logic, 0.245ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.460ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: UART1/UART_Rx1/tAck/CLK
  Logical resource: UART1/UART_Rx1/Mshreg_tAck/CLK
  Location pin: SLICE_X70Y107.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.460ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.770ns (Tmpw)
  Physical resource: UART1/UART_Rx1/tAck/CLK
  Logical resource: UART1/UART_Rx1/Mshreg_tAck/CLK
  Location pin: SLICE_X70Y107.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 575 paths, 0 nets, and 259 connections

Design statistics:
   Minimum period:   2.438ns{1}   (Maximum frequency: 410.172MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 15 16:16:09 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



