Project Information                    k:\polytekh\max+plusii\lab20\mux8x8.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/28/13 23:02:32

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

mux8x8    EPF10K10TC144-3  67     8      0    0         0  %    61       10 %

User Pins:                 67     8      0  



Project Information                    k:\polytekh\max+plusii\lab20\mux8x8.rpt

** FILE HIERARCHY **



|aa5tri8:5|
|aa5tri8:6|
|aa5tri8:7|
|aa5tri8:8|
|aa5tri8:4|
|aa5tri8:3|
|aa5tri8:2|
|aa5tri8:1|
|deshifr8:35|


Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

***** Logic for device 'mux8x8' compiled without errors.




Device: EPF10K10TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                                         
                                                                                         
                R R R R R   R R R R   R   R                                              
                E E E E E   E E E E   E   E         A   A                                
                S S S S S   S S S S   S D S D   D G D D D V D D D D D D D   D D D D D D  
                E E E E E G E E E E V E A E A G A N R A R C A A A A A A A V A A A A A A  
                R R R R R N R R R R C R T R T N T D E T E C T T T T T T T C T T T T T T  
                V V V V V D V V V V C V A V A D A I S A S I A A A A A A A C A A A A A A  
                E E E E E I E E E E I E 5 E 6 I 5 N S 3 S N 6 1 0 7 0 0 1 I 1 7 7 4 7 6  
                D D D D D O D D D D O D 5 D 0 O 6 T 0 4 1 T 1 1 7 6 4 2 4 O 5 7 5 0 4 3  
              --------------------------------------------------------------------------_ 
             / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
            /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      #TCK |  1                                                                         108 | ^DATA0 
^CONF_DONE |  2                                                                         107 | ^DCLK 
     ^nCEO |  3                                                                         106 | ^nCE 
      #TDO |  4                                                                         105 | #TDI 
     VCCIO |  5                                                                         104 | GNDIO 
    VCCINT |  6                                                                         103 | GNDINT 
    DATA32 |  7                                                                         102 | DATA17 
    DATA31 |  8                                                                         101 | DATA23 
    DATA30 |  9                                                                         100 | DATA22 
    DATA27 | 10                                                                          99 | DATA21 
    DATA26 | 11                                                                          98 | DATA16 
    DATA25 | 12                                                                          97 | DATA35 
    DATA24 | 13                                                                          96 | DATA36 
    DATA20 | 14                                                                          95 | DATA73 
     GNDIO | 15                                                                          94 | VCCIO 
    GNDINT | 16                                                                          93 | VCCINT 
    DATA64 | 17                                                                          92 | DATA43 
    DATA65 | 18                                                                          91 | DATA47 
    DATA66 | 19                             EPF10K10TC144-3                              90 | DATA46 
    DATA67 | 20                                                                          89 | DATA45 
    DATA70 | 21                                                                          88 | DATA42 
    DATA71 | 22                                                                          87 | DATA44 
    DATA72 | 23                                                                          86 | DATA41 
     VCCIO | 24                                                                          85 | GNDIO 
    VCCINT | 25                                                                          84 | GNDINT 
     QOUT1 | 26                                                                          83 | QOUT5 
     QOUT4 | 27                                                                          82 | QOUT6 
  RESERVED | 28                                                                          81 | QOUT7 
  RESERVED | 29                                                                          80 | QOUT2 
  RESERVED | 30                                                                          79 | QOUT3 
  RESERVED | 31                                                                          78 | QOUT0 
  RESERVED | 32                                                                          77 | ^MSEL0 
  RESERVED | 33                                                                          76 | ^MSEL1 
      #TMS | 34                                                                          75 | VCCINT 
  ^nSTATUS | 35                                                                          74 | ^nCONFIG 
  RESERVED | 36                                                                          73 | DATA37 
           |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
            \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
             \--------------------------------------------------------------------------- 
                R R R G R R R R V R R D D G D V V A D D G G D D V D D D D G D D D D V D  
                E E E N E E E E C E E A A N A C C D A A N N A A C A A A A N A A A A C A  
                S S S D S S S S C S S T T D T C C R T T D D T T C T T T T D T T T T C T  
                E E E I E E E E I E E A A I A I I E A A I I A A I A A A A I A A A A I A  
                R R R O R R R R O R R 5 5 O 5 N N S 3 5 N N 5 5 O 6 1 1 1 O 0 0 0 0 O 0  
                V V V   V V V V   V V 4 3   7 T T S 3 0 T T 1 2   2 2 3 0   6 5 3 1   0  
                E E E   E E E E   E E             2                                      
                D D D   D D D D   D D                                                    
                                                                                         
                                                                                         


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      19/22( 86%)   
A3       7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      17/22( 77%)   
A4       6/ 8( 75%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      17/22( 77%)   
A7       6/ 8( 75%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      14/22( 63%)   
A10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
A11      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
A12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
A13      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B2       8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      15/22( 68%)   
B5       7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      13/22( 59%)   
B6       7/ 8( 87%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      13/22( 59%)   
B8       6/ 8( 75%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2      10/22( 45%)   
B9       1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
B10      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            69/96     ( 71%)
Total logic cells used:                         61/576    ( 10%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.91/4    ( 97%)
Total fan-in:                                 239/2304    ( 10%)

Total input pins required:                      67
Total input I/O cell registers required:         0
Total output pins required:                      8
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     61
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        24/ 576   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      8   0   7   6   0   0   6   0   0   1   1   1   0   1   0   0   0   0   0   0   0   0   0   0   0     31/0  
 B:      0   8   0   0   7   7   0   6   1   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     30/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8   8   7   6   7   7   6   6   1   2   1   1   0   1   0   0   0   0   0   0   0   0   0   0   0     61/0  



Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 126      -     -    -    --      INPUT                0    0    0   29  ADRESS0
 124      -     -    -    --      INPUT                0    0    0   29  ADRESS1
  54      -     -    -    --      INPUT                0    0    0   29  ADRESS2
  72      -     -    -    04      INPUT                0    0    0    1  DATA00
  70      -     -    -    05      INPUT                0    0    0    1  DATA01
 117      -     -    -    06      INPUT                0    0    0    1  DATA02
  69      -     -    -    06      INPUT                0    0    0    1  DATA03
 118      -     -    -    07      INPUT                0    0    0    1  DATA04
  68      -     -    -    07      INPUT                0    0    0    1  DATA05
  67      -     -    -    08      INPUT                0    0    0    1  DATA06
 120      -     -    -    09      INPUT                0    0    0    1  DATA07
  65      -     -    -    09      INPUT                0    0    0    1  DATA10
 121      -     -    -    10      INPUT                0    0    0    1  DATA11
  63      -     -    -    11      INPUT                0    0    0    1  DATA12
  64      -     -    -    10      INPUT                0    0    0    1  DATA13
 116      -     -    -    05      INPUT                0    0    0    1  DATA14
 114      -     -    -    04      INPUT                0    0    0    1  DATA15
  98      -     -    A    --      INPUT                0    0    0    1  DATA16
 102      -     -    A    --      INPUT                0    0    0    1  DATA17
  14      -     -    A    --      INPUT                0    0    0    1  DATA20
  99      -     -    A    --      INPUT                0    0    0    1  DATA21
 100      -     -    A    --      INPUT                0    0    0    1  DATA22
 101      -     -    A    --      INPUT                0    0    0    1  DATA23
  13      -     -    A    --      INPUT                0    0    0    1  DATA24
  12      -     -    A    --      INPUT                0    0    0    1  DATA25
  11      -     -    A    --      INPUT                0    0    0    1  DATA26
  10      -     -    A    --      INPUT                0    0    0    1  DATA27
   9      -     -    A    --      INPUT                0    0    0    1  DATA30
   8      -     -    A    --      INPUT                0    0    0    1  DATA31
   7      -     -    A    --      INPUT                0    0    0    1  DATA32
  55      -     -    -    --      INPUT                0    0    0    1  DATA33
 125      -     -    -    --      INPUT                0    0    0    1  DATA34
  97      -     -    A    --      INPUT                0    0    0    1  DATA35
  96      -     -    A    --      INPUT                0    0    0    1  DATA36
  73      -     -    -    02      INPUT                0    0    0    1  DATA37
 111      -     -    -    02      INPUT                0    0    0    1  DATA40
  86      -     -    B    --      INPUT                0    0    0    1  DATA41
  88      -     -    B    --      INPUT                0    0    0    1  DATA42
  92      -     -    B    --      INPUT                0    0    0    1  DATA43
  87      -     -    B    --      INPUT                0    0    0    1  DATA44
  89      -     -    B    --      INPUT                0    0    0    1  DATA45
  90      -     -    B    --      INPUT                0    0    0    1  DATA46
  91      -     -    B    --      INPUT                0    0    0    1  DATA47
  56      -     -    -    --      INPUT                0    0    0    1  DATA50
  59      -     -    -    12      INPUT                0    0    0    1  DATA51
  60      -     -    -    12      INPUT                0    0    0    1  DATA52
  49      -     -    -    14      INPUT                0    0    0    1  DATA53
  48      -     -    -    15      INPUT                0    0    0    1  DATA54
 132      -     -    -    16      INPUT                0    0    0    1  DATA55
 128      -     -    -    13      INPUT                0    0    0    1  DATA56
  51      -     -    -    13      INPUT                0    0    0    1  DATA57
 130      -     -    -    14      INPUT                0    0    0    1  DATA60
 122      -     -    -    12      INPUT                0    0    0    1  DATA61
  62      -     -    -    11      INPUT                0    0    0    1  DATA62
 109      -     -    -    01      INPUT                0    0    0    1  DATA63
  17      -     -    B    --      INPUT                0    0    0    1  DATA64
  18      -     -    B    --      INPUT                0    0    0    1  DATA65
  19      -     -    B    --      INPUT                0    0    0    1  DATA66
  20      -     -    B    --      INPUT                0    0    0    1  DATA67
  21      -     -    B    --      INPUT                0    0    0    1  DATA70
  22      -     -    B    --      INPUT                0    0    0    1  DATA71
  23      -     -    B    --      INPUT                0    0    0    1  DATA72
  95      -     -    A    --      INPUT                0    0    0    1  DATA73
 110      -     -    -    01      INPUT                0    0    0    1  DATA74
 112      -     -    -    03      INPUT                0    0    0    1  DATA75
 119      -     -    -    08      INPUT                0    0    0    1  DATA76
 113      -     -    -    03      INPUT                0    0    0    1  DATA77


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  78      -     -    C    --     OUTPUT                0    1    0    0  QOUT0
  26      -     -    C    --     OUTPUT                0    1    0    0  QOUT1
  80      -     -    C    --     OUTPUT                0    1    0    0  QOUT2
  79      -     -    C    --     OUTPUT                0    1    0    0  QOUT3
  27      -     -    C    --     OUTPUT                0    1    0    0  QOUT4
  83      -     -    C    --     OUTPUT                0    1    0    0  QOUT5
  82      -     -    C    --     OUTPUT                0    1    0    0  QOUT6
  81      -     -    C    --     OUTPUT                0    1    0    0  QOUT7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      6     -    A    07       AND2                4    0    0    1  |aa5tri8:3|Q0 (|aa5tri8:3|:5)
   -      2     -    A    13       AND2                4    0    0    1  |aa5tri8:3|Q1 (|aa5tri8:3|:6)
   -      4     -    A    07       AND2                4    0    0    1  |aa5tri8:3|Q2 (|aa5tri8:3|:7)
   -      8     -    A    01       AND2                4    0    0    1  |aa5tri8:3|Q3 (|aa5tri8:3|:8)
   -      5     -    A    03       AND2                4    0    0    1  |aa5tri8:3|Q7 (|aa5tri8:3|:9)
   -      4     -    A    03       AND2                4    0    0    1  |aa5tri8:3|Q6 (|aa5tri8:3|:10)
   -      2     -    A    04       AND2                4    0    0    1  |aa5tri8:3|Q5 (|aa5tri8:3|:11)
   -      4     -    A    01       AND2                4    0    0    1  |aa5tri8:3|Q4 (|aa5tri8:3|:12)
   -      2     -    B    02       AND2                4    0    0    1  |aa5tri8:7|Q0 (|aa5tri8:7|:5)
   -      3     -    B    02       AND2                4    0    0    1  |aa5tri8:7|Q1 (|aa5tri8:7|:6)
   -      3     -    B    05       AND2                4    0    0    1  |aa5tri8:7|Q2 (|aa5tri8:7|:7)
   -      2     -    B    08       AND2                4    0    0    1  |aa5tri8:7|Q3 (|aa5tri8:7|:8)
   -      4     -    B    06       AND2                4    0    0    1  |aa5tri8:7|Q7 (|aa5tri8:7|:9)
   -      5     -    B    06       AND2                4    0    0    1  |aa5tri8:7|Q6 (|aa5tri8:7|:10)
   -      7     -    B    05       AND2                4    0    0    1  |aa5tri8:7|Q5 (|aa5tri8:7|:11)
   -      6     -    B    08       AND2                4    0    0    1  |aa5tri8:7|Q4 (|aa5tri8:7|:12)
   -      4     -    B    02       AND2                4    0    0    1  |aa5tri8:8|Q0 (|aa5tri8:8|:5)
   -      5     -    B    02       AND2                4    0    0    1  |aa5tri8:8|Q1 (|aa5tri8:8|:6)
   -      5     -    B    05       AND2                4    0    0    1  |aa5tri8:8|Q2 (|aa5tri8:8|:7)
   -      3     -    B    08       AND2                4    0    0    1  |aa5tri8:8|Q3 (|aa5tri8:8|:8)
   -      6     -    B    06       AND2                4    0    0    1  |aa5tri8:8|Q7 (|aa5tri8:8|:9)
   -      7     -    B    06       AND2                4    0    0    1  |aa5tri8:8|Q6 (|aa5tri8:8|:10)
   -      6     -    B    05       AND2                4    0    0    1  |aa5tri8:8|Q5 (|aa5tri8:8|:11)
   -      5     -    B    08       AND2                4    0    0    1  |aa5tri8:8|Q4 (|aa5tri8:8|:12)
   -      3     -    A    12       AND2                3    0    0    8  |deshifr8:35|F0 (|deshifr8:35|:25)
   -      3     -    A    10       AND2                3    0    0    8  |deshifr8:35|F1 (|deshifr8:35|:26)
   -      1     -    A    11       AND2                3    0    0    8  |deshifr8:35|F3 (|deshifr8:35|:28)
   -      1     -    B    10       AND2                3    0    0    8  |deshifr8:35|F6 (|deshifr8:35|:31)
   -      2     -    B    09       AND2                3    0    0    8  |deshifr8:35|F7 (|deshifr8:35|:32)
   -      8     -    B    02        OR2    s           1    3    0    1  ~22~1
   -      6     -    A    04        OR2    s           2    2    0    1  ~22~2
   -      4     -    A    04        OR2    s           1    3    0    1  ~22~3
   -      1     -    B    02        OR2                1    3    1    0  :22
   -      7     -    B    02        OR2    s           1    3    0    1  ~23~1
   -      5     -    A    07        OR2    s           2    2    0    1  ~23~2
   -      2     -    A    07        OR2    s           1    3    0    1  ~23~3
   -      6     -    B    02        OR2                1    3    1    0  :23
   -      4     -    B    08        OR2    s           1    3    0    1  ~24~1
   -      3     -    A    01        OR2    s           2    2    0    1  ~24~2
   -      1     -    A    01        OR2    s           1    3    0    1  ~24~3
   -      5     -    A    01        OR2                1    3    1    0  :24
   -      2     -    B    05        OR2    s           1    3    0    1  ~25~1
   -      3     -    A    07        OR2    s           2    2    0    1  ~25~2
   -      1     -    A    07        OR2    s           1    3    0    1  ~25~3
   -      4     -    B    05        OR2                1    3    1    0  :25
   -      3     -    B    06        OR2    s           1    3    0    1  ~26~1
   -      1     -    A    03        OR2    s           2    2    0    1  ~26~2
   -      3     -    A    03        OR2    s           1    3    0    1  ~26~3
   -      2     -    B    06        OR2                1    3    1    0  :26
   -      1     -    B    06        OR2    s           1    3    0    1  ~27~1
   -      7     -    A    03        OR2    s           2    2    0    1  ~27~2
   -      6     -    A    03        OR2    s           1    3    0    1  ~27~3
   -      2     -    A    03        OR2                1    3    1    0  :27
   -      1     -    B    05        OR2    s           1    3    0    1  ~28~1
   -      5     -    A    04        OR2    s           2    2    0    1  ~28~2
   -      3     -    A    04        OR2    s           1    3    0    1  ~28~3
   -      1     -    A    04        OR2                1    3    1    0  :28
   -      1     -    B    08        OR2    s           1    3    0    1  ~29~1
   -      7     -    A    01        OR2    s           2    2    0    1  ~29~2
   -      6     -    A    01        OR2    s           1    3    0    1  ~29~3
   -      2     -    A    01        OR2                1    3    1    0  :29


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      17/ 96( 17%)    26/ 48( 54%)     0/ 48(  0%)   16/16(100%)      0/16(  0%)     0/16(  0%)
B:      20/ 96( 20%)    13/ 48( 27%)     0/ 48(  0%)   14/16( 87%)      0/16(  0%)     0/16(  0%)
C:       2/ 96(  2%)     6/ 48( 12%)     0/ 48(  0%)    0/16(  0%)      8/16( 50%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      5/24( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
05:      5/24( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
06:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
08:      5/24( 20%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
12:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
14:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:           k:\polytekh\max+plusii\lab20\mux8x8.rpt
mux8x8

** EQUATIONS **

ADRESS0  : INPUT;
ADRESS1  : INPUT;
ADRESS2  : INPUT;
DATA00   : INPUT;
DATA01   : INPUT;
DATA02   : INPUT;
DATA03   : INPUT;
DATA04   : INPUT;
DATA05   : INPUT;
DATA06   : INPUT;
DATA07   : INPUT;
DATA10   : INPUT;
DATA11   : INPUT;
DATA12   : INPUT;
DATA13   : INPUT;
DATA14   : INPUT;
DATA15   : INPUT;
DATA16   : INPUT;
DATA17   : INPUT;
DATA20   : INPUT;
DATA21   : INPUT;
DATA22   : INPUT;
DATA23   : INPUT;
DATA24   : INPUT;
DATA25   : INPUT;
DATA26   : INPUT;
DATA27   : INPUT;
DATA30   : INPUT;
DATA31   : INPUT;
DATA32   : INPUT;
DATA33   : INPUT;
DATA34   : INPUT;
DATA35   : INPUT;
DATA36   : INPUT;
DATA37   : INPUT;
DATA40   : INPUT;
DATA41   : INPUT;
DATA42   : INPUT;
DATA43   : INPUT;
DATA44   : INPUT;
DATA45   : INPUT;
DATA46   : INPUT;
DATA47   : INPUT;
DATA50   : INPUT;
DATA51   : INPUT;
DATA52   : INPUT;
DATA53   : INPUT;
DATA54   : INPUT;
DATA55   : INPUT;
DATA56   : INPUT;
DATA57   : INPUT;
DATA60   : INPUT;
DATA61   : INPUT;
DATA62   : INPUT;
DATA63   : INPUT;
DATA64   : INPUT;
DATA65   : INPUT;
DATA66   : INPUT;
DATA67   : INPUT;
DATA70   : INPUT;
DATA71   : INPUT;
DATA72   : INPUT;
DATA73   : INPUT;
DATA74   : INPUT;
DATA75   : INPUT;
DATA76   : INPUT;
DATA77   : INPUT;

-- Node name is 'QOUT0' 
-- Equation name is 'QOUT0', type is output 
QOUT0    =  _LC6_B2;

-- Node name is 'QOUT1' 
-- Equation name is 'QOUT1', type is output 
QOUT1    =  _LC1_B2;

-- Node name is 'QOUT2' 
-- Equation name is 'QOUT2', type is output 
QOUT2    =  _LC4_B5;

-- Node name is 'QOUT3' 
-- Equation name is 'QOUT3', type is output 
QOUT3    =  _LC5_A1;

-- Node name is 'QOUT4' 
-- Equation name is 'QOUT4', type is output 
QOUT4    =  _LC2_A1;

-- Node name is 'QOUT5' 
-- Equation name is 'QOUT5', type is output 
QOUT5    =  _LC1_A4;

-- Node name is 'QOUT6' 
-- Equation name is 'QOUT6', type is output 
QOUT6    =  _LC2_A3;

-- Node name is 'QOUT7' 
-- Equation name is 'QOUT7', type is output 
QOUT7    =  _LC2_B6;

-- Node name is '|aa5tri8:3|:5' = '|aa5tri8:3|Q0' 
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = LCELL( _EQ001);
  _EQ001 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA20;

-- Node name is '|aa5tri8:3|:6' = '|aa5tri8:3|Q1' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ002);
  _EQ002 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA21;

-- Node name is '|aa5tri8:3|:7' = '|aa5tri8:3|Q2' 
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ003);
  _EQ003 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA22;

-- Node name is '|aa5tri8:3|:8' = '|aa5tri8:3|Q3' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ004);
  _EQ004 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA23;

-- Node name is '|aa5tri8:3|:12' = '|aa5tri8:3|Q4' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ005);
  _EQ005 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA24;

-- Node name is '|aa5tri8:3|:11' = '|aa5tri8:3|Q5' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = LCELL( _EQ006);
  _EQ006 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA25;

-- Node name is '|aa5tri8:3|:10' = '|aa5tri8:3|Q6' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = LCELL( _EQ007);
  _EQ007 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA26;

-- Node name is '|aa5tri8:3|:9' = '|aa5tri8:3|Q7' 
-- Equation name is '_LC5_A3', type is buried 
_LC5_A3  = LCELL( _EQ008);
  _EQ008 = !ADRESS0 &  ADRESS1 & !ADRESS2 &  DATA27;

-- Node name is '|aa5tri8:7|:5' = '|aa5tri8:7|Q0' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ009);
  _EQ009 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA50;

-- Node name is '|aa5tri8:7|:6' = '|aa5tri8:7|Q1' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ010);
  _EQ010 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA51;

-- Node name is '|aa5tri8:7|:7' = '|aa5tri8:7|Q2' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ011);
  _EQ011 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA52;

-- Node name is '|aa5tri8:7|:8' = '|aa5tri8:7|Q3' 
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ012);
  _EQ012 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA53;

-- Node name is '|aa5tri8:7|:12' = '|aa5tri8:7|Q4' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = LCELL( _EQ013);
  _EQ013 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA54;

-- Node name is '|aa5tri8:7|:11' = '|aa5tri8:7|Q5' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = LCELL( _EQ014);
  _EQ014 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA55;

-- Node name is '|aa5tri8:7|:10' = '|aa5tri8:7|Q6' 
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = LCELL( _EQ015);
  _EQ015 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA56;

-- Node name is '|aa5tri8:7|:9' = '|aa5tri8:7|Q7' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = LCELL( _EQ016);
  _EQ016 =  ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA57;

-- Node name is '|aa5tri8:8|:5' = '|aa5tri8:8|Q0' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ017);
  _EQ017 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA40;

-- Node name is '|aa5tri8:8|:6' = '|aa5tri8:8|Q1' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ018);
  _EQ018 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA41;

-- Node name is '|aa5tri8:8|:7' = '|aa5tri8:8|Q2' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ019);
  _EQ019 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA42;

-- Node name is '|aa5tri8:8|:8' = '|aa5tri8:8|Q3' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ020);
  _EQ020 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA43;

-- Node name is '|aa5tri8:8|:12' = '|aa5tri8:8|Q4' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = LCELL( _EQ021);
  _EQ021 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA44;

-- Node name is '|aa5tri8:8|:11' = '|aa5tri8:8|Q5' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ022);
  _EQ022 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA45;

-- Node name is '|aa5tri8:8|:10' = '|aa5tri8:8|Q6' 
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = LCELL( _EQ023);
  _EQ023 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA46;

-- Node name is '|aa5tri8:8|:9' = '|aa5tri8:8|Q7' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = LCELL( _EQ024);
  _EQ024 = !ADRESS0 & !ADRESS1 &  ADRESS2 &  DATA47;

-- Node name is '|deshifr8:35|:25' = '|deshifr8:35|F0' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ025);
  _EQ025 = !ADRESS0 & !ADRESS1 & !ADRESS2;

-- Node name is '|deshifr8:35|:26' = '|deshifr8:35|F1' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = LCELL( _EQ026);
  _EQ026 =  ADRESS0 & !ADRESS1 & !ADRESS2;

-- Node name is '|deshifr8:35|:28' = '|deshifr8:35|F3' 
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = LCELL( _EQ027);
  _EQ027 =  ADRESS0 &  ADRESS1 & !ADRESS2;

-- Node name is '|deshifr8:35|:31' = '|deshifr8:35|F6' 
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ028);
  _EQ028 = !ADRESS0 &  ADRESS1 &  ADRESS2;

-- Node name is '|deshifr8:35|:32' = '|deshifr8:35|F7' 
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ029);
  _EQ029 =  ADRESS0 &  ADRESS1 &  ADRESS2;

-- Node name is '~22~1' 
-- Equation name is '~22~1', location is LC8_B2, type is buried.
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ030);
  _EQ030 =  DATA61 &  _LC1_B10
         #  _LC3_B2
         #  _LC5_B2;

-- Node name is '~22~2' 
-- Equation name is '~22~2', location is LC6_A4, type is buried.
-- synthesized logic cell 
_LC6_A4  = LCELL( _EQ031);
  _EQ031 =  DATA11 &  _LC3_A10
         #  DATA01 &  _LC3_A12;

-- Node name is '~22~3' 
-- Equation name is '~22~3', location is LC4_A4, type is buried.
-- synthesized logic cell 
_LC4_A4  = LCELL( _EQ032);
  _EQ032 =  DATA31 &  _LC1_A11
         #  _LC2_A13
         #  _LC6_A4;

-- Node name is ':22' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ033);
  _EQ033 =  DATA71 &  _LC2_B9
         #  _LC8_B2
         #  _LC4_A4;

-- Node name is '~23~1' 
-- Equation name is '~23~1', location is LC7_B2, type is buried.
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ034);
  _EQ034 =  DATA60 &  _LC1_B10
         #  _LC2_B2
         #  _LC4_B2;

-- Node name is '~23~2' 
-- Equation name is '~23~2', location is LC5_A7, type is buried.
-- synthesized logic cell 
_LC5_A7  = LCELL( _EQ035);
  _EQ035 =  DATA10 &  _LC3_A10
         #  DATA00 &  _LC3_A12;

-- Node name is '~23~3' 
-- Equation name is '~23~3', location is LC2_A7, type is buried.
-- synthesized logic cell 
_LC2_A7  = LCELL( _EQ036);
  _EQ036 =  DATA30 &  _LC1_A11
         #  _LC6_A7
         #  _LC5_A7;

-- Node name is ':23' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ037);
  _EQ037 =  DATA70 &  _LC2_B9
         #  _LC7_B2
         #  _LC2_A7;

-- Node name is '~24~1' 
-- Equation name is '~24~1', location is LC4_B8, type is buried.
-- synthesized logic cell 
_LC4_B8  = LCELL( _EQ038);
  _EQ038 =  DATA63 &  _LC1_B10
         #  _LC2_B8
         #  _LC3_B8;

-- Node name is '~24~2' 
-- Equation name is '~24~2', location is LC3_A1, type is buried.
-- synthesized logic cell 
_LC3_A1  = LCELL( _EQ039);
  _EQ039 =  DATA13 &  _LC3_A10
         #  DATA03 &  _LC3_A12;

-- Node name is '~24~3' 
-- Equation name is '~24~3', location is LC1_A1, type is buried.
-- synthesized logic cell 
_LC1_A1  = LCELL( _EQ040);
  _EQ040 =  DATA33 &  _LC1_A11
         #  _LC8_A1
         #  _LC3_A1;

-- Node name is ':24' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ041);
  _EQ041 =  DATA73 &  _LC2_B9
         #  _LC4_B8
         #  _LC1_A1;

-- Node name is '~25~1' 
-- Equation name is '~25~1', location is LC2_B5, type is buried.
-- synthesized logic cell 
_LC2_B5  = LCELL( _EQ042);
  _EQ042 =  DATA62 &  _LC1_B10
         #  _LC3_B5
         #  _LC5_B5;

-- Node name is '~25~2' 
-- Equation name is '~25~2', location is LC3_A7, type is buried.
-- synthesized logic cell 
_LC3_A7  = LCELL( _EQ043);
  _EQ043 =  DATA12 &  _LC3_A10
         #  DATA02 &  _LC3_A12;

-- Node name is '~25~3' 
-- Equation name is '~25~3', location is LC1_A7, type is buried.
-- synthesized logic cell 
_LC1_A7  = LCELL( _EQ044);
  _EQ044 =  DATA32 &  _LC1_A11
         #  _LC4_A7
         #  _LC3_A7;

-- Node name is ':25' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ045);
  _EQ045 =  DATA72 &  _LC2_B9
         #  _LC2_B5
         #  _LC1_A7;

-- Node name is '~26~1' 
-- Equation name is '~26~1', location is LC3_B6, type is buried.
-- synthesized logic cell 
_LC3_B6  = LCELL( _EQ046);
  _EQ046 =  DATA67 &  _LC1_B10
         #  _LC4_B6
         #  _LC6_B6;

-- Node name is '~26~2' 
-- Equation name is '~26~2', location is LC1_A3, type is buried.
-- synthesized logic cell 
_LC1_A3  = LCELL( _EQ047);
  _EQ047 =  DATA17 &  _LC3_A10
         #  DATA07 &  _LC3_A12;

-- Node name is '~26~3' 
-- Equation name is '~26~3', location is LC3_A3, type is buried.
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ048);
  _EQ048 =  DATA37 &  _LC1_A11
         #  _LC5_A3
         #  _LC1_A3;

-- Node name is ':26' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = LCELL( _EQ049);
  _EQ049 =  DATA77 &  _LC2_B9
         #  _LC3_B6
         #  _LC3_A3;

-- Node name is '~27~1' 
-- Equation name is '~27~1', location is LC1_B6, type is buried.
-- synthesized logic cell 
_LC1_B6  = LCELL( _EQ050);
  _EQ050 =  DATA66 &  _LC1_B10
         #  _LC5_B6
         #  _LC7_B6;

-- Node name is '~27~2' 
-- Equation name is '~27~2', location is LC7_A3, type is buried.
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ051);
  _EQ051 =  DATA16 &  _LC3_A10
         #  DATA06 &  _LC3_A12;

-- Node name is '~27~3' 
-- Equation name is '~27~3', location is LC6_A3, type is buried.
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ052);
  _EQ052 =  DATA36 &  _LC1_A11
         #  _LC4_A3
         #  _LC7_A3;

-- Node name is ':27' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ053);
  _EQ053 =  DATA76 &  _LC2_B9
         #  _LC1_B6
         #  _LC6_A3;

-- Node name is '~28~1' 
-- Equation name is '~28~1', location is LC1_B5, type is buried.
-- synthesized logic cell 
_LC1_B5  = LCELL( _EQ054);
  _EQ054 =  DATA65 &  _LC1_B10
         #  _LC7_B5
         #  _LC6_B5;

-- Node name is '~28~2' 
-- Equation name is '~28~2', location is LC5_A4, type is buried.
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ055);
  _EQ055 =  DATA15 &  _LC3_A10
         #  DATA05 &  _LC3_A12;

-- Node name is '~28~3' 
-- Equation name is '~28~3', location is LC3_A4, type is buried.
-- synthesized logic cell 
_LC3_A4  = LCELL( _EQ056);
  _EQ056 =  DATA35 &  _LC1_A11
         #  _LC2_A4
         #  _LC5_A4;

-- Node name is ':28' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ057);
  _EQ057 =  DATA75 &  _LC2_B9
         #  _LC1_B5
         #  _LC3_A4;

-- Node name is '~29~1' 
-- Equation name is '~29~1', location is LC1_B8, type is buried.
-- synthesized logic cell 
_LC1_B8  = LCELL( _EQ058);
  _EQ058 =  DATA64 &  _LC1_B10
         #  _LC6_B8
         #  _LC5_B8;

-- Node name is '~29~2' 
-- Equation name is '~29~2', location is LC7_A1, type is buried.
-- synthesized logic cell 
_LC7_A1  = LCELL( _EQ059);
  _EQ059 =  DATA14 &  _LC3_A10
         #  DATA04 &  _LC3_A12;

-- Node name is '~29~3' 
-- Equation name is '~29~3', location is LC6_A1, type is buried.
-- synthesized logic cell 
_LC6_A1  = LCELL( _EQ060);
  _EQ060 =  DATA34 &  _LC1_A11
         #  _LC4_A1
         #  _LC7_A1;

-- Node name is ':29' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ061);
  _EQ061 =  DATA74 &  _LC2_B9
         #  _LC1_B8
         #  _LC6_A1;



Project Information                    k:\polytekh\max+plusii\lab20\mux8x8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:03
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:04


Memory Allocated
-----------------

Peak memory allocated during compilation  = 14,007K
