INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/seven_segment/seven_segment.srcs/sources_1/new/fibonacci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/eldlabs/seven_segment/seven_segment.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
