/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_15z;
  wire [17:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_5z & celloutsig_1_12z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[9] & in_data[52]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= in_data[79:76];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_8z[4:2];
  assign celloutsig_1_14z = celloutsig_1_12z[6:0] % { 1'h1, celloutsig_1_11z[3:2], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_6z } % { 1'h1, celloutsig_0_1z[5], celloutsig_0_3z };
  assign celloutsig_0_15z = { _00_[3:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z } % { 1'h1, celloutsig_0_10z[3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_1z[5:2], celloutsig_0_11z } % { 1'h1, celloutsig_0_15z[11:2], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[184:182] % { 1'h1, in_data[132:131] };
  assign celloutsig_1_6z = celloutsig_1_3z[10:8] * celloutsig_1_0z;
  assign celloutsig_1_8z = { in_data[110], celloutsig_1_4z, celloutsig_1_1z } * { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[142:133] * { celloutsig_1_3z[12:4], celloutsig_1_1z[3] };
  assign celloutsig_1_11z = { celloutsig_1_8z[5:1], celloutsig_1_4z } * celloutsig_1_8z;
  assign celloutsig_1_17z = celloutsig_1_7z[5:0] * { celloutsig_1_10z[2:0], celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_2z[0], celloutsig_0_2z } * in_data[92:89];
  assign celloutsig_0_5z = { celloutsig_0_3z[2:0], celloutsig_0_3z } * { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_1z[9:7], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z } * in_data[34:21];
  assign celloutsig_0_22z = { celloutsig_0_10z[2:1], celloutsig_0_7z } * { celloutsig_0_11z[5:4], celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[36], celloutsig_0_0z, celloutsig_0_0z } * in_data[46:44];
  assign celloutsig_0_23z = { celloutsig_0_8z[3:1], celloutsig_0_1z } * celloutsig_0_11z;
  assign celloutsig_1_2z = celloutsig_1_1z * in_data[163:160];
  assign celloutsig_0_3z = celloutsig_0_1z[6] ? { celloutsig_0_1z[8:7], 1'h1, celloutsig_0_0z } : { in_data[23], celloutsig_0_2z };
  assign celloutsig_1_7z = celloutsig_1_4z ? { in_data[131:128], celloutsig_1_1z, celloutsig_1_0z, 1'h1, celloutsig_1_2z } : { celloutsig_1_1z[2], celloutsig_1_3z[15:5], celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_8z[0] ? { celloutsig_1_6z[1:0], celloutsig_1_6z } : { in_data[113:111], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_8z[0] ? celloutsig_1_9z[9:2] : { celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_8z = celloutsig_0_1z[1] ? { celloutsig_0_2z[1:0], celloutsig_0_2z } : { celloutsig_0_5z[6:3], celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[2] ? { in_data[65:56], celloutsig_0_0z } : in_data[36:26];
  assign celloutsig_0_24z = celloutsig_0_19z[17] ? { celloutsig_0_4z[3:1], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_22z } : { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, _01_, celloutsig_0_8z };
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[125:122] : { celloutsig_1_0z[1], celloutsig_1_0z[2:1], 1'h0 };
  assign celloutsig_1_3z[15:4] = celloutsig_1_0z[2] ? { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } : { celloutsig_1_1z[1:0], 1'h0, celloutsig_1_0z[1:0], 1'h0, celloutsig_1_0z[1:0], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[88:78] != in_data[17:7];
  assign celloutsig_0_6z = in_data[28:16] != { celloutsig_0_5z[5:0], celloutsig_0_5z };
  assign celloutsig_1_4z = ~((celloutsig_1_3z[4] & celloutsig_1_1z[0]) | (celloutsig_1_1z[0] & celloutsig_1_3z[15]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[1] & celloutsig_1_1z[3]) | (celloutsig_1_1z[3] & celloutsig_1_1z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_17z[3] & celloutsig_1_5z) | (celloutsig_1_14z[3] & celloutsig_1_12z[4]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z & in_data[22]) | (celloutsig_0_1z[6] & in_data[32]));
  assign { celloutsig_1_3z[16], celloutsig_1_3z[3:0] } = { celloutsig_1_1z[2], celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[45:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
