// Seed: 2717202356
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  assign id_2 = 'h0;
  reg id_4;
  module_0();
  reg id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
  initial begin
    fork
      id_20(1);
      begin
        force id_7 = 1;
        fork
          id_21;
        join_any
        id_9 = id_4;
      end
    join
    id_11 <= id_8;
    id_4  <= id_11;
  end
endmodule
