{"sha": "90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTBkM2JkNTEwNmEyMGQzMGIxZDJlODNjNTUzZTNlNTY3N2I1YzViYQ==", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.vnet.ibm.com", "date": "2013-10-16T17:56:22Z"}, "committer": {"name": "William Schmidt", "email": "wschmidt@gcc.gnu.org", "date": "2013-10-16T17:56:22Z"}, "message": "vector.md (vec_unpacks_hi_v4sf): Correct for endianness.\n\n2013-10-16  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n\n\t* gcc/config/rs6000/vector.md (vec_unpacks_hi_v4sf): Correct for\n\tendianness.\n\t(vec_unpacks_lo_v4sf): Likewise.\n\t(vec_unpacks_float_hi_v4si): Likewise.\n\t(vec_unpacks_float_lo_v4si): Likewise.\n\t(vec_unpacku_float_hi_v4si): Likewise.\n\t(vec_unpacku_float_lo_v4si): Likewise.\n\nFrom-SVN: r203714", "tree": {"sha": "c624c3bd18344d277b801a59e57df57598b44a8e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c624c3bd18344d277b801a59e57df57598b44a8e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba", "html_url": "https://github.com/Rust-GCC/gccrs/commit/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba/comments", "author": {"login": "wschmidt-ibm", "id": 5520937, "node_id": "MDQ6VXNlcjU1MjA5Mzc=", "avatar_url": "https://avatars.githubusercontent.com/u/5520937?v=4", "gravatar_id": "", "url": "https://api.github.com/users/wschmidt-ibm", "html_url": "https://github.com/wschmidt-ibm", "followers_url": "https://api.github.com/users/wschmidt-ibm/followers", "following_url": "https://api.github.com/users/wschmidt-ibm/following{/other_user}", "gists_url": "https://api.github.com/users/wschmidt-ibm/gists{/gist_id}", "starred_url": "https://api.github.com/users/wschmidt-ibm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/wschmidt-ibm/subscriptions", "organizations_url": "https://api.github.com/users/wschmidt-ibm/orgs", "repos_url": "https://api.github.com/users/wschmidt-ibm/repos", "events_url": "https://api.github.com/users/wschmidt-ibm/events{/privacy}", "received_events_url": "https://api.github.com/users/wschmidt-ibm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "de75c8761e57b0360c9b93690a011e406b7a5f60", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/de75c8761e57b0360c9b93690a011e406b7a5f60", "html_url": "https://github.com/Rust-GCC/gccrs/commit/de75c8761e57b0360c9b93690a011e406b7a5f60"}], "stats": {"total": 22, "additions": 16, "deletions": 6}, "files": [{"sha": "5638730158b8dafcdd8ef4977e896415c61309d6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba", "patch": "@@ -1,3 +1,13 @@\n+2013-10-16  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n+\n+\t* gcc/config/rs6000/vector.md (vec_unpacks_hi_v4sf): Correct for\n+\tendianness.\n+\t(vec_unpacks_lo_v4sf): Likewise.\n+\t(vec_unpacks_float_hi_v4si): Likewise.\n+\t(vec_unpacks_float_lo_v4si): Likewise.\n+\t(vec_unpacku_float_hi_v4si): Likewise.\n+\t(vec_unpacku_float_lo_v4si): Likewise.\n+\n 2013-10-16  Bill Schmidt  <wschmidt@linux.vnet.ibm.com>\n \n \t* config/rs6000/vsx.md (vsx_concat_<mode>): Adjust output for LE."}, {"sha": "8b067b19729961fed0f4714def8252b79fa1005e", "filename": "gcc/config/rs6000/vector.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba/gcc%2Fconfig%2Frs6000%2Fvector.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba/gcc%2Fconfig%2Frs6000%2Fvector.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvector.md?ref=90d3bd5106a20d30b1d2e83c553e3e5677b5c5ba", "patch": "@@ -872,7 +872,7 @@\n {\n   rtx reg = gen_reg_rtx (V4SFmode);\n \n-  rs6000_expand_interleave (reg, operands[1], operands[1], true);\n+  rs6000_expand_interleave (reg, operands[1], operands[1], BYTES_BIG_ENDIAN);\n   emit_insn (gen_vsx_xvcvspdp (operands[0], reg));\n   DONE;\n })\n@@ -884,7 +884,7 @@\n {\n   rtx reg = gen_reg_rtx (V4SFmode);\n \n-  rs6000_expand_interleave (reg, operands[1], operands[1], false);\n+  rs6000_expand_interleave (reg, operands[1], operands[1], !BYTES_BIG_ENDIAN);\n   emit_insn (gen_vsx_xvcvspdp (operands[0], reg));\n   DONE;\n })\n@@ -896,7 +896,7 @@\n {\n   rtx reg = gen_reg_rtx (V4SImode);\n \n-  rs6000_expand_interleave (reg, operands[1], operands[1], true);\n+  rs6000_expand_interleave (reg, operands[1], operands[1], BYTES_BIG_ENDIAN);\n   emit_insn (gen_vsx_xvcvsxwdp (operands[0], reg));\n   DONE;\n })\n@@ -908,7 +908,7 @@\n {\n   rtx reg = gen_reg_rtx (V4SImode);\n \n-  rs6000_expand_interleave (reg, operands[1], operands[1], false);\n+  rs6000_expand_interleave (reg, operands[1], operands[1], !BYTES_BIG_ENDIAN);\n   emit_insn (gen_vsx_xvcvsxwdp (operands[0], reg));\n   DONE;\n })\n@@ -920,7 +920,7 @@\n {\n   rtx reg = gen_reg_rtx (V4SImode);\n \n-  rs6000_expand_interleave (reg, operands[1], operands[1], true);\n+  rs6000_expand_interleave (reg, operands[1], operands[1], BYTES_BIG_ENDIAN);\n   emit_insn (gen_vsx_xvcvuxwdp (operands[0], reg));\n   DONE;\n })\n@@ -932,7 +932,7 @@\n {\n   rtx reg = gen_reg_rtx (V4SImode);\n \n-  rs6000_expand_interleave (reg, operands[1], operands[1], false);\n+  rs6000_expand_interleave (reg, operands[1], operands[1], !BYTES_BIG_ENDIAN);\n   emit_insn (gen_vsx_xvcvuxwdp (operands[0], reg));\n   DONE;\n })"}]}