// Seed: 2622029191
`define pp_11 0
wire [id_9 : id_8] id_12;
module module_0 (
    output logic id_0,
    inout id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8
    , id_11,
    input id_9,
    input id_10
);
  logic id_12 = id_5;
endmodule
