{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "name": "moore",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "next_state_logic_0": "",
      "output_logic_0": "",
      "dff_0": ""
    },
    "ports": {
      "reset": {
        "direction": "I"
      },
      "clk": {
        "direction": "I"
      }
    },
    "components": {
      "next_state_logic_0": {
        "vlnv": "xilinx.com:module_ref:next_state_logic:1.0",
        "xci_name": "moore_next_state_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "next_state_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "q0": {
            "direction": "I"
          },
          "q1": {
            "direction": "I"
          },
          "q2": {
            "direction": "I"
          },
          "inc": {
            "direction": "I"
          },
          "dir": {
            "direction": "I"
          },
          "d0": {
            "direction": "O"
          },
          "d1": {
            "direction": "O"
          },
          "d2": {
            "direction": "O"
          }
        }
      },
      "output_logic_0": {
        "vlnv": "xilinx.com:module_ref:output_logic:1.0",
        "xci_name": "moore_output_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "output_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "q0": {
            "direction": "I"
          },
          "q1": {
            "direction": "I"
          },
          "q2": {
            "direction": "I"
          },
          "inc": {
            "direction": "I"
          },
          "dir": {
            "direction": "I"
          },
          "y0": {
            "direction": "O"
          },
          "y1": {
            "direction": "O"
          },
          "y2": {
            "direction": "O"
          }
        }
      },
      "dff_0": {
        "vlnv": "FIT:user:dff:1.0",
        "xci_name": "moore_dff_0_0"
      }
    },
    "nets": {
      "reset_0_1": {
        "ports": [
          "reset",
          "dff_0/reset"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "dff_0/clk"
        ]
      }
    }
  }
}