Bachtold, A., Hadley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Sci. 294, 1317--1320.
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Jason G. Brown , R. D.  (Shawn) Blanton, CAEN-BIST: Testing the NanoFabric, Proceedings of the International Test Conference on International Test Conference, p.462-471, October 26-28, 2004
Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003a. Nanoscale molecular switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1610--1612.
Chen, Y., Jung, G., Ohlberg, D., Li, X., Stewart, D., Jeppesen, J., Nielsen, K., Stoddart, J., and Williams, R. 2003b. Nanoscale molecular-switch crossbar circuits. Nanotechnol. Inst. Phys. 14, 462--468.
Chou, S. Y., Krauss, P. R., Zhang, W., Guo, L., and Zhuang, L. 1997. Sub-10 nm imprint lithography and applications. J. Vac. Sci. Technol. B, Microelectron. Process. Phenom., 15, 6, 2897--2904.
Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-Controlled synthesis of single crystal silicon nanowires. Appl. Phys. Lett., 78, 15, 2214--2216.
W. B. Culbertson , R. Amerson , R. J. Carter , P. Kuekes , G. Snider, Defect tolerance on the Teramac custom computer, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.116, April 16-18, 1997
A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]
Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]
A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]
Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]
Dekker, C. 1999. Carbon nanotubes as molecular quantum wires. Phys. Today, 22--28.
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, GÃ¶teborg, Sweden[doi>10.1145/379240.379262]
I. G. Harris , R. Tessier, Testing and diagnosis of interconnect faults in cluster-based FPGA architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.11, p.1337-1343, November 2006[doi>10.1109/TCAD.2002.804108]
Heath, J. R. and Ratner, M. A. 2003. Molecular electronics. Phys. Today, 43--49.
Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Sci. 291, 630--633.
Javey, A., Guo, J., Wang, Q., Lundstrom, M., and Dai, H. 2003. Ballistic carbon nanotube field-effect transistors. Nature 424, 654--657.
Kuekes, P. J. and Williams, R. S. 2000. Demultiplexer for a molecular wire crossbar network. U.S. patent number 6256767.
Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of roadmap. In Proceedings of the International Test Conference (ITC).
Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Sci. 279, 208--211.
Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]
Mohammad Tehranipoor , Reza M. Rad, Fine-grained island style architecture for molecular electronic devices, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117241]
Stan, M. R., Franzon, P. D., Goldestein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuit and architecture. Proc. IEEE, 1940--1957.
C. Stroud , S. Konala , Ping Chen , M. Abramovici, Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!), Proceedings of the 14th IEEE VLSI Test Symposium, p.387, April 28-May 01, 1996
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. Inst. Phys. 16, 888--900.
Mehdi Baradaran Tahoori, Application-Dependent Diagnosis of FPGAs, Proceedings of the International Test Conference on International Test Conference, p.645-654, October 26-28, 2004
Mohammad Tehranipoor, Defect Tolerance for Molecular Electronics-Based NanoFabrics Using Built-In Self-Test Procedure, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.305-313, October 03-05, 2005[doi>10.1109/DFTVS.2005.27]
Zhanglei Wang , Krishnendu Chakrabarty, Built-In Self-Test of Molecular Electronics-Based Nanofabrics, Proceedings of the 10th IEEE European Symposium on Test, p.168-173, May 22-25, 2005[doi>10.1109/ETS.2005.10]
Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks. Nanolett. 3, 7, 951--954.
Wind, S. J., Appenzeller, J., Martel, R., Derycke, V., and Avouris, P.H. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Appl. Phys. Lett. 80, 20, 3817--3819.
