# Generated by Yosys 0.8+308 (git sha1 7682629b, clang 7.0.1-4 -fPIC -Os)

.model boneless_core
.inputs clk r_win[0] r_win[1] rst
.outputs pins[0] pins[1] pins[2] pins[3] pins[4] pins[5] pins[6] pins[7] pins[8] pins[9] pins[10] pins[11] pins[12] pins[13] pins[14] pins[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[3] I1=$abc$5478$n349 I2=$false I3=$false O=$abc$5478$auto$ice40_ffinit.cc:140:execute$5471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$auto$ice40_ffinit.cc:141:execute$5472 I1=core.$40[3] I2=$abc$5478$n717 I3=$abc$5478$core.$28 O=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1523[0] I1=core.r_z I2=$abc$5478$n342 I3=core.$27[14] O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3809[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.i_ext I1=core.$27[13] I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1523[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.r_insn[12] I1=_0_[12] I2=$abc$5478$core.$28 I3=$false O=core.i_ext
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.fsm_state[1] I1=core.fsm_state[2] I2=core.fsm_state[3] I3=core.fsm_state[0] O=$abc$5478$core.$28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.r_insn[13] I1=_0_[13] I2=$abc$5478$core.$28 I3=$false O=core.$27[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.r_s I1=core.r_v I2=core.$27[13] I3=$false O=$abc$5478$n342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=core.r_insn[14] I1=_0_[14] I2=$abc$5478$core.$28 I3=$false O=core.$27[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$27[14] I1=core.r_v I2=core.i_ext I3=core.$27[13] O=$abc$5478$n346
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=core.r_insn[15] I1=_0_[15] I2=$abc$5478$core.$28 I3=$false O=core.i_clsC
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.r_insn[11] I1=_0_[11] I2=$abc$5478$core.$28 I3=$false O=core.i_code1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$35[3] I1=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I2=rst I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3574[0]_inv O=$abc$5478$n349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=core.fsm_state[2] I1=$abc$5478$n351 I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.fsm_state[0] I1=core.fsm_state[1] I2=core.fsm_state[3] I3=$false O=$abc$5478$n351
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.$43[3] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1891 I3=core.$46[3] O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3574[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.fsm_state[1] I1=core.fsm_state[2] I2=core.fsm_state[0] I3=core.fsm_state[3] O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.fsm_state[0] I1=core.fsm_state[1] I2=core.fsm_state[2] I3=core.fsm_state[3] O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.s_s I1=core.alu.s_m2n1[15] I2=core.r_opA[15] I3=$false O=core.s_v
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000010
.gate SB_LUT4 I0=core.alu.s_m2n0[15] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n377 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[15] O=core.s_s
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[15] I3=core.r_opA[15] O=core.alu.s_m2n0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1669_Y[1] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1668_Y[1] I2=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[0] I3=$false O=$abc$5478$core.alu.c_sel[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.$27[1] I1=core.i_type1 I2=$abc$5478$n360 I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] O=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1669_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=core.i_clsC I1=core.$27[14] I2=core.$27[13] I3=$false O=$abc$5478$n360
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=core.i_ext I1=core.i_code1 I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.r_insn[0] I1=_0_[0] I2=$abc$5478$core.$28 I3=$false O=core.i_type1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.r_insn[1] I1=_0_[1] I2=$abc$5478$core.$28 I3=$false O=core.$27[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$27[13] I1=core.i_ext I2=$abc$5478$core.$9 I3=core.i_code1 O=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1668_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.i_clsC I1=core.$27[14] I2=$false I3=$false O=$abc$5478$core.$9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.$27[1] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=core.i_type1 I3=$abc$5478$n360 O=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.i_ext I1=core.i_code1 I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1669_Y[1] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1668_Y[1] I2=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[1] I3=$false O=$abc$5478$core.alu.c_sel[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$5478$n360 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=$abc$5478$techmap$techmap\core.$procmux$981.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1653_Y[1] I3=$false O=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=core.i_type1 I1=core.$27[1] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$981.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1653_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=_0_[15] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I1=core.$27[7] I2=core.fsm_state[2] I3=$false O=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2041[0] I1=core.fsm_state[3] I2=$false I3=$false O=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.fsm_state[0] I1=core.fsm_state[1] I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2041[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.r_insn[7] I1=_0_[7] I2=$abc$5478$core.$28 I3=$false O=core.$27[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.fsm_state[2] I1=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.alu.$22[15] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=core.$27[1] I1=core.i_type1 I2=$abc$5478$n360 I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] O=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[15] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2325[0] I1=core.fsm_state[3] I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.fsm_state[2] I1=core.fsm_state[1] I2=core.fsm_state[0] I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2325[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[15] I2=$false I3=$false O=core.alu.s_m2n1[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.$27[1] I1=core.i_type1 I2=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1669_Y[1] I3=$false O=core.alu.c_sel[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[6] I2=$false I3=$false O=core_ext_w_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.fsm_state[1] I1=core.fsm_state[0] I2=core.fsm_state[2] I3=core.fsm_state[3] O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[0] I2=$false I3=$false O=core_ext_w_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[1] I2=$false I3=$false O=core_ext_w_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[2] I2=$false I3=$false O=core_ext_w_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[3] I2=$false I3=$false O=core_ext_w_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[4] I2=$false I3=$false O=core_ext_w_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[5] I2=$false I3=$false O=core_ext_w_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[11] I2=$false I3=$false O=core_ext_w_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[7] I2=$false I3=$false O=core_ext_w_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[8] I2=$false I3=$false O=core_ext_w_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[9] I2=$false I3=$false O=core_ext_w_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[10] I2=$false I3=$false O=core_ext_w_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[12] I2=$false I3=$false O=core_ext_w_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[13] I2=$false I3=$false O=core_ext_w_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[14] I2=$false I3=$false O=core_ext_w_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=_0_[15] I2=$false I3=$false O=core_ext_w_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.i_clsC I1=core.$27[14] I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:168:logic_reduce$2534[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$5478$core.$49 I1=core.fsm_state[3] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2325[0] I3=$false O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3385[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.r_shift[0] I1=core.r_shift[1] I2=$abc$5478$n409 I3=$false O=$abc$5478$core.$49
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=core.r_shift[2] I1=core.r_shift[3] I2=core.r_shift[4] I3=$false O=$abc$5478$n409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=_0_[13] I1=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1099_inv I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3385[2]_inv O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=_0_[15] I1=$abc$5478$core.$28 I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.fsm_state[3] I1=core.fsm_state[2] I2=core.fsm_state[0] I3=core.fsm_state[1] O=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1099_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111011111111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2041[0] I1=core.fsm_state[3] I2=core.fsm_state[2] I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3378[1] O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$5478$n360 I1=$abc$5478$auto$simplemap.cc:168:logic_reduce$2534[1]_inv I2=$abc$5478$n415 I3=$abc$5478$core.$28 O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3378[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1523[0] I1=$abc$5478$core.$9 I2=$false I3=$false O=$abc$5478$n415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$core.$28 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1523[0] I2=$abc$5478$core.$9 I3=$abc$5478$n418 O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=core.fsm_state[3] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2041[0] I2=core.fsm_state[2] I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3385[2]_inv O=$abc$5478$n418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=core.$46[0] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1891 I2=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[0] I3=$abc$5478$n421 O=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1794_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=core.r_pc[0] I1=core.$40[0] I2=$abc$5478$n717 I3=$abc$5478$core.$28 O=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.$43[0] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I3=core.$35[0] O=$abc$5478$n421
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[1] I1=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1793_Y[1] I2=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3564[0]_inv I3=$false O=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1795_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=core.r_pc[1] I1=core.$40[1] I2=$abc$5478$n717 I3=$abc$5478$core.$28 O=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.r_pc[0] I1=core.r_pc[1] I2=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I3=$false O=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1793_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=core.$43[1] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1891 I3=core.$46[1] O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3564[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.$46[2] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1891 I2=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[2] I3=$abc$5478$n428 O=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=core.r_pc[2] I1=core.$40[2] I2=$abc$5478$n717 I3=$abc$5478$core.$28 O=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.$43[2] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I3=core.$35[2] O=$abc$5478$n428
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.$46[4] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1891 I2=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[4] I3=$abc$5478$n431 O=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1798_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=core.r_pc[4] I1=core.$40[4] I2=$abc$5478$n717 I3=$abc$5478$core.$28 O=$abc$5478$techmap$techmap\core.$procmux$895.$and$/usr/local/bin/../share/yosys/techmap.v:434$1792_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.$43[4] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I3=core.$35[4] O=$abc$5478$n431
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.$27[4] I1=$abc$5478$core.sru.c_ld I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I3=core.$71[3] O=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2150_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.fsm_state[3] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2325[0] I2=$false I3=$false O=$abc$5478$core.sru.c_ld
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.r_insn[4] I1=_0_[4] I2=$abc$5478$core.$28 I3=$false O=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$27[3] I1=$abc$5478$core.sru.c_ld I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I3=core.$71[2] O=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2149_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=core.r_insn[3] I1=_0_[3] I2=$abc$5478$core.$28 I3=$false O=core.$27[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5478$core.sru.c_ld I1=core.$27[2] I2=$abc$5478$techmap$techmap\core.$procmux$604.$and$/usr/local/bin/../share/yosys/techmap.v:434$2145_Y[1] I3=$false O=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2148_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=core.r_shift[0] I1=core.r_shift[1] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I3=$false O=$abc$5478$techmap$techmap\core.$procmux$604.$and$/usr/local/bin/../share/yosys/techmap.v:434$2145_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=core.r_insn[2] I1=_0_[2] I2=$abc$5478$core.$28 I3=$false O=core.$27[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5478$core.sru.c_ld I1=core.$27[1] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I3=core.$71[0] O=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2147_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2325[0] I1=rst I2=$false I3=$false O=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$5478$n723 I1=core.i_ext I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I3=rst O=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=core.s_addr[0] I1=core.s_addr[6] I2=$false I3=$false O=$abc$5478$n446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=core.$78[0] I1=core.$43[0] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[6] I1=core.$43[6] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[9] I2=$false I3=$false O=core.s_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[13] I2=$false I3=$false O=core.s_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[12] I2=$false I3=$false O=core.s_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[14] I2=$false I3=$false O=core.s_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=core.s_addr[2] I1=core.s_addr[3] I2=core.s_addr[1] I3=$abc$5478$n455 O=$abc$5478$n454
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=core.s_addr[7] I1=core.s_addr[8] I2=core.s_addr[4] I3=core.s_addr[5] O=$abc$5478$n455
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.$78[7] I1=core.$43[7] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[8] I1=core.$43[8] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[4] I1=core.$43[4] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[5] I1=core.$43[5] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[2] I1=core.$43[2] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[3] I1=core.$43[3] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.$78[1] I1=core.$43[1] I2=$abc$5478$core.$9 I3=$false O=core.s_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.s_addr[11] I1=core.s_addr[15] I2=core.s_addr[10] I3=$false O=$abc$5478$n463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[11] I2=$false I3=$false O=core.s_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[15] I2=$false I3=$false O=core.s_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$core.$9 I1=core.$78[10] I2=$false I3=$false O=core.s_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$5478$n468 I1=$abc$5478$n469 I2=$abc$5478$n470 I3=$abc$5478$n471 O=$abc$5478$n467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.r_addr[12] I1=core.r_addr[13] I2=core.r_addr[14] I3=core.r_addr[15] O=$abc$5478$n468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.r_addr[8] I1=core.r_addr[9] I2=core.r_addr[10] I3=core.r_addr[11] O=$abc$5478$n469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.r_addr[0] I1=core.r_addr[1] I2=core.r_addr[2] I3=core.r_addr[3] O=$abc$5478$n470
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.r_addr[4] I1=core.r_addr[5] I2=core.r_addr[6] I3=core.r_addr[7] O=$abc$5478$n471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=core.fsm_state[1] I1=core.fsm_state[3] I2=core.fsm_state[2] I3=core.fsm_state[0] O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$5478$n723 I1=core.i_ext I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I3=rst O=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I2=rst I3=$false O=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3349[1] I1=rst I2=$false I3=$false O=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$5478$n351 I1=core.fsm_state[2] I2=$false I3=$false O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3349[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rst I1=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1099_inv I2=$false I3=$false O=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$5478$n479 I1=core.fsm_state[0] I2=core.fsm_state[2] I3=$false O=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=rst I1=core.fsm_state[1] I2=core.fsm_state[3] I3=$false O=$abc$5478$n479
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.fsm_state[1] I1=core.fsm_state[2] I2=rst I3=$false O=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$5478$n482 I1=$abc$5478$n503 I2=$abc$5478$n520 I3=$abc$5478$n541 O=core.s_z
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$5478$core.s_res[14]_inv I1=$abc$5478$core.s_res[12]_inv I2=$abc$5478$core.s_res[10]_inv I3=$abc$5478$core.s_res[2]_inv O=$abc$5478$n482
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.alu.s_m2n0[14] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n486 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[14] O=$abc$5478$core.s_res[14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[14] I3=core.r_opA[14] O=core.alu.s_m2n0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[14] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[14] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n486
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[14] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[12] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n491 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[12] O=$abc$5478$core.s_res[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[12] I3=core.r_opA[12] O=core.alu.s_m2n0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[12] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[12] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[12] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[10] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n496 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[10] O=$abc$5478$core.s_res[10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[10] I3=core.r_opA[10] O=core.alu.s_m2n0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[10] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[10] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n496
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[10] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[2] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n501 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[2] O=$abc$5478$core.s_res[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[2] I3=core.r_opA[2] O=core.alu.s_m2n0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[2] I1=core.$27[2] I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.alu.$22[2] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n501
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[2] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.s_s I1=$abc$5478$core.s_res[0]_inv I2=$abc$5478$core.s_res[13]_inv I3=$abc$5478$core.s_res[6]_inv O=$abc$5478$n503
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=core.alu.s_m2n0[0] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n507 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[0] O=$abc$5478$core.s_res[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[0] I3=core.r_opA[0] O=core.alu.s_m2n0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[0] I1=core.i_type1 I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.alu.$22[0] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[0] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[13] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n512 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[13] O=$abc$5478$core.s_res[13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[13] I3=core.r_opA[13] O=core.alu.s_m2n0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[13] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[13] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[13] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[6] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n518 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[6] O=$abc$5478$core.s_res[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[6] I3=core.r_opA[6] O=core.alu.s_m2n0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[6] I1=core.$27[6] I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.r_insn[6] I1=_0_[6] I2=$abc$5478$core.$28 I3=$false O=core.$27[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.alu.$22[6] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[6] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$core.s_res[7]_inv I1=$abc$5478$core.s_res[8]_inv I2=$abc$5478$core.s_res[9]_inv I3=$abc$5478$core.s_res[4]_inv O=$abc$5478$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.alu.s_m2n0[7] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n524 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[7] O=$abc$5478$core.s_res[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[7] I3=core.r_opA[7] O=core.alu.s_m2n0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[7] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[7] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[7] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[8] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n529 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[8] O=$abc$5478$core.s_res[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[8] I3=core.r_opA[8] O=core.alu.s_m2n0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[8] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[8] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[8] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[9] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n534 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[9] O=$abc$5478$core.s_res[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[9] I3=core.r_opA[9] O=core.alu.s_m2n0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[9] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[9] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[9] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[4] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n539 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[4] O=$abc$5478$core.s_res[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[4] I3=core.r_opA[4] O=core.alu.s_m2n0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[4] I1=core.$27[4] I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.alu.$22[4] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[4] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$core.s_res[3]_inv I1=$abc$5478$core.s_res[5]_inv I2=$abc$5478$core.s_res[11]_inv I3=$abc$5478$core.s_res[1]_inv O=$abc$5478$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=core.alu.s_m2n0[3] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n545 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[3] O=$abc$5478$core.s_res[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[3] I3=core.r_opA[3] O=core.alu.s_m2n0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[3] I1=core.$27[3] I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.alu.$22[3] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[3] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[5] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n551 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[5] O=$abc$5478$core.s_res[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[5] I3=core.r_opA[5] O=core.alu.s_m2n0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[5] I1=core.$27[5] I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.r_insn[5] I1=_0_[5] I2=$abc$5478$core.$28 I3=$false O=core.$27[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.alu.$22[5] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[5] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[11] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n556 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[11] O=$abc$5478$core.s_res[11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[11] I3=core.r_opA[11] O=core.alu.s_m2n0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[11] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 I2=$abc$5478$techmap$techmap\core.$procmux$669.$and$/usr/local/bin/../share/yosys/techmap.v:434$2104_Y[15] I3=$false O=$abc$5478$core.alu.$13[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=core.alu.$22[11] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[11] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.alu.s_m2n0[1] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$n561 I3=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[1] O=$abc$5478$core.s_res[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$5478$core.alu.c_sel[0]_inv I1=$abc$5478$core.alu.c_sel[1]_inv I2=$abc$5478$core.alu.$13[1] I3=core.r_opA[1] O=core.alu.s_m2n0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110100000110
.gate SB_LUT4 I0=_0_[1] I1=core.$27[1] I2=core.fsm_state[2] I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 O=$abc$5478$core.alu.$13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.alu.$22[1] I1=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I3=$false O=$abc$5478$n561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.sru.r_o[1] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=core.r_insn[8] I1=_0_[8] I2=$abc$5478$core.$28 I3=$false O=core.$27[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.r_insn[9] I1=_0_[9] I2=$abc$5478$core.$28 I3=$false O=core.$27[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=core.r_insn[10] I1=_0_[10] I2=$abc$5478$core.$28 I3=$false O=core.$27[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5478$core.sru.c_ld I1=_0_[0] I2=$abc$5478$core.sru.s_m2n0[0] I3=$false O=core.sru.s_m1n0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[15] I1=core.i_type1 I2=$abc$5478$techmap$techmap\core.$procmux$664.$and$/usr/local/bin/../share/yosys/techmap.v:434$2125_Y[1] I3=core.i_code1 O=$abc$5478$core.sru.s_m2n0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=_0_[1] I1=$abc$5478$core.sru.s_m2n0[1]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[0] I1=core.sru.r_o[2] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=core.i_code1 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I2=$false I3=$false O=$abc$5478$core.sru.c_dir
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=_0_[2] I1=$abc$5478$core.sru.s_m2n0[2]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[1] I1=core.sru.r_o[3] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[3] I1=$abc$5478$core.sru.s_m2n0[3]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[2] I1=core.sru.r_o[4] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[4] I1=$abc$5478$core.sru.s_m2n0[4]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[3] I1=core.sru.r_o[5] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[5] I1=$abc$5478$core.sru.s_m2n0[5]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[4] I1=core.sru.r_o[6] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[6] I1=$abc$5478$core.sru.s_m2n0[6]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[5] I1=core.sru.r_o[7] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[6]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[7] I1=$abc$5478$core.sru.s_m2n0[7]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[6] I1=core.sru.r_o[8] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[7]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[8] I1=$abc$5478$core.sru.s_m2n0[8]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[7] I1=core.sru.r_o[9] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[9] I1=$abc$5478$core.sru.s_m2n0[9]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[8] I1=core.sru.r_o[10] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[9]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[10] I1=$abc$5478$core.sru.s_m2n0[10]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[9] I1=core.sru.r_o[11] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[10]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[11] I1=$abc$5478$core.sru.s_m2n0[11]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[10] I1=core.sru.r_o[12] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[11]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[12] I1=$abc$5478$core.sru.s_m2n0[12]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[11] I1=core.sru.r_o[13] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[13] I1=$abc$5478$core.sru.s_m2n0[13]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[12] I1=core.sru.r_o[14] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[13]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[14] I1=$abc$5478$core.sru.s_m2n0[14]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.sru.r_o[13] I1=core.sru.r_o[15] I2=$abc$5478$core.sru.c_dir I3=$false O=$abc$5478$core.sru.s_m2n0[14]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=_0_[15] I1=$abc$5478$core.sru.s_m2n0[15]_inv I2=$abc$5478$core.sru.c_ld I3=$false O=core.sru.s_m1n0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=core.i_type1 I1=core.sru.r_o[15] I2=core.sru.r_o[14] I3=$abc$5478$core.sru.c_dir O=$abc$5478$core.sru.s_m2n0[15]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[0] I2=$false I3=$false O=core.alu.s_m2n1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[1] I2=$false I3=$false O=core.alu.s_m2n1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[2] I2=$false I3=$false O=core.alu.s_m2n1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[3] I2=$false I3=$false O=core.alu.s_m2n1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[4] I2=$false I3=$false O=core.alu.s_m2n1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[5] I2=$false I3=$false O=core.alu.s_m2n1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[6] I2=$false I3=$false O=core.alu.s_m2n1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[7] I2=$false I3=$false O=core.alu.s_m2n1[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[8] I2=$false I3=$false O=core.alu.s_m2n1[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[9] I2=$false I3=$false O=core.alu.s_m2n1[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[10] I2=$false I3=$false O=core.alu.s_m2n1[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[11] I2=$false I3=$false O=core.alu.s_m2n1[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[12] I2=$false I3=$false O=core.alu.s_m2n1[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[13] I2=$false I3=$false O=core.alu.s_m2n1[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=core.alu.c_sel[2] I1=$abc$5478$core.alu.$13[14] I2=$false I3=$false O=core.alu.s_m2n1[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$5478$core.s_res[0]_inv I1=$abc$5478$n615 I2=$false I3=$false O=mem_wrport_memory_w_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$techmap$techmap\core.$procmux$639.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2153_Y[0]_inv I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[0] I3=$abc$5478$n617 O=$abc$5478$n615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=core.i_type1 I1=core.$43[0] I2=core.i_code1 I3=core.i_ext O=$abc$5478$techmap$techmap\core.$procmux$639.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2153_Y[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=core.r_pc[0] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=core_ext_w_data[0] I3=$false O=$abc$5478$n617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=_0_[0] I1=core_ext_r_data[0] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.fsm_state[0] I1=core.fsm_state[1] I2=core.fsm_state[2] I3=core.fsm_state[3] O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=core.fsm_state[3] I1=core.fsm_state[2] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2041[0] I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=core.r_pc[1] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=$abc$5478$core.s_res[1]_inv I3=$abc$5478$n622 O=mem_wrport_memory_w_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.$43[1] I1=$abc$5478$n625 I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[1] I3=$abc$5478$n623 O=$abc$5478$n622
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=core.$27[1] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I3=core_ext_w_data[1] O=$abc$5478$n623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=_0_[1] I1=core_ext_r_data[1] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.i_code1 I1=core.i_ext I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I3=$false O=$abc$5478$n625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[2] I1=$abc$5478$n627 I2=$abc$5478$core.s_res[2]_inv I3=$false O=mem_wrport_memory_w_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=core.r_pc[2] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=core_ext_w_data[2] I3=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2177_Y[2]_inv O=$abc$5478$n627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5478$n625 I1=core.$43[2] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I3=$abc$5478$n629 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2177_Y[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=core.$27[2] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I2=$false I3=$false O=$abc$5478$n629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=_0_[2] I1=core_ext_r_data[2] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$core.s_res[3]_inv I1=$abc$5478$n632 I2=$false I3=$false O=mem_wrport_memory_w_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.$43[3] I1=$abc$5478$n625 I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[3] I3=$abc$5478$n633 O=$abc$5478$n632
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=core.$27[3] I3=$abc$5478$n634 O=$abc$5478$n633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$5478$auto$ice40_ffinit.cc:141:execute$5472 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=core_ext_w_data[3] I3=$false O=$abc$5478$n634
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=_0_[3] I1=core_ext_r_data[3] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$core.s_res[4]_inv I1=$abc$5478$n637 I2=$false I3=$false O=mem_wrport_memory_w_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.$43[4] I1=$abc$5478$n625 I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[4] I3=$abc$5478$n638 O=$abc$5478$n637
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=core.$27[4] I3=$abc$5478$n639 O=$abc$5478$n638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.r_pc[4] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2271 I2=core_ext_w_data[4] I3=$false O=$abc$5478$n639
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=_0_[4] I1=core_ext_r_data[4] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$core.s_res[5]_inv I1=$abc$5478$n642 I2=$false I3=$false O=mem_wrport_memory_w_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=core.$43[5] I1=$abc$5478$n625 I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[5] I3=$abc$5478$n643 O=$abc$5478$n642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=core.$27[5] I3=core_ext_w_data[5] O=$abc$5478$n643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=_0_[5] I1=core_ext_r_data[5] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$n648 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=$abc$5478$core.s_res[6]_inv I3=$abc$5478$n646 O=mem_wrport_memory_w_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.$43[6] I1=$abc$5478$n625 I2=core_ext_w_data[6] I3=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[6] O=$abc$5478$n646
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=_0_[6] I1=core_ext_r_data[6] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.$27[6] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I2=$false I3=$false O=$abc$5478$n648
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$n652 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1946[1] I2=$abc$5478$core.s_res[7]_inv I3=$abc$5478$n650 O=mem_wrport_memory_w_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=core.$43[7] I1=$abc$5478$n625 I2=core_ext_w_data[7] I3=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[7] O=$abc$5478$n650
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=_0_[7] I1=core_ext_r_data[7] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.$27[7] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I2=$false I3=$false O=$abc$5478$n652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[8] I1=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3153[1]_inv I2=$abc$5478$core.s_res[8]_inv I3=$false O=mem_wrport_memory_w_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$techmap$techmap\core.$procmux$639.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2153_Y[8]_inv I2=core_ext_w_data[8] I3=$false O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3153[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=core.i_type1 I1=core.$43[8] I2=core.i_ext I3=core.i_code1 O=$abc$5478$techmap$techmap\core.$procmux$639.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2153_Y[8]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=_0_[8] I1=core_ext_r_data[8] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[9] I1=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3160[1]_inv I2=$abc$5478$core.s_res[9]_inv I3=$false O=mem_wrport_memory_w_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=core.$27[1] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I3=core_ext_w_data[9] O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3160[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=_0_[9] I1=core_ext_r_data[9] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$core.s_res[10]_inv I1=$abc$5478$n661 I2=$false I3=$false O=mem_wrport_memory_w_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$5478$n629 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[10] I3=core_ext_w_data[10] O=$abc$5478$n661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=_0_[10] I1=core_ext_r_data[10] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core_ext_w_data[11] I1=$abc$5478$n664 I2=$abc$5478$core.s_res[11]_inv I3=$false O=mem_wrport_memory_w_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=core.$27[3] I3=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[11] O=$abc$5478$n664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=_0_[11] I1=core_ext_r_data[11] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 I1=$abc$5478$core.$55[12]_inv I2=$abc$5478$core.s_res[12]_inv I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3174[1]_inv O=mem_wrport_memory_w_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=core.$27[4] I3=core_ext_w_data[12] O=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3174[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=core_ext_r_data[12] I1=$abc$5478$core.$28 I2=core.r_insn[12] I3=_0_[12] O=$abc$5478$core.$55[12]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101010011011111
.gate SB_LUT4 I0=core_ext_w_data[13] I1=$abc$5478$n670 I2=$abc$5478$core.s_res[13]_inv I3=$false O=mem_wrport_memory_w_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2245 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=core.$27[5] I3=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[13] O=$abc$5478$n670
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=_0_[13] I1=core_ext_r_data[13] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$core.s_res[14]_inv I1=$abc$5478$n673 I2=$false I3=$false O=mem_wrport_memory_w_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$5478$n648 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[14] I3=core_ext_w_data[14] O=$abc$5478$n673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=_0_[14] I1=core_ext_r_data[14] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=core.s_s I1=core_ext_w_data[15] I2=$abc$5478$n676 I3=$false O=mem_wrport_memory_w_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$5478$n652 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[15] I3=$false O=$abc$5478$n676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=_0_[15] I1=core_ext_r_data[15] I2=core.i_ext I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2226 O=$abc$5478$techmap$techmap\core.$procmux$646.$and$/usr/local/bin/../share/yosys/techmap.v:434$2179_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=core.r_addr[0] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1095_inv I3=core.$27[8] O=mem_wrport_memory_w_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=core.fsm_state[0] I1=core.fsm_state[2] I2=core.fsm_state[3] I3=core.fsm_state[1] O=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1095_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000101110101111
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=core.r_addr[1] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1095_inv I3=core.$27[9] O=mem_wrport_memory_w_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=core.r_addr[2] I2=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1095_inv I3=core.$27[10] O=mem_wrport_memory_w_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1095_inv I1=r_win[0] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I3=core.r_addr[3] O=mem_wrport_memory_w_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1095_inv I1=r_win[1] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I3=core.r_addr[4] O=mem_wrport_memory_w_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$988.$and$/usr/local/bin/../share/yosys/techmap.v:434$1670_Y[3] I1=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1097 I2=core.alu.$22[16] I3=$false O=core.s_c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$5478$n351 I1=$abc$5478$n686 I2=$false I3=$false O=core.$next\memory_r_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I1=core.i_ext I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049 I3=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y O=$abc$5478$n686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=core.fsm_state[2] I1=core.fsm_state[3] I2=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2041[0] I3=$false O=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I1=core.s_addr[0] I2=$abc$5478$n691 I3=$abc$5478$n689 O=mem_rdport_memory_r_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=_0_[5] I1=$abc$5478$auto$simplemap.cc:168:logic_reduce$2534[1]_inv I2=$abc$5478$core.$28 I3=$abc$5478$n690 O=$abc$5478$n689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.$27[2] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049 I2=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I3=core.r_pc[0] O=$abc$5478$n690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y I1=_0_[14] I2=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3349[1] I3=core.$27[8] O=$abc$5478$n691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.s_addr[1] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I2=$abc$5478$n693 I3=$false O=mem_rdport_memory_r_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$5478$core.$28 I1=$abc$5478$techmap\core.$2\$next\memory_r_addr[4:0]$326[1]_inv I2=$abc$5478$n694 I3=$false O=$abc$5478$n693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=core.$27[3] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049 I2=$abc$5478$n695 I3=$false O=$abc$5478$n694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=core.r_pc[1] I1=core.$27[9] I2=core.fsm_state[2] I3=$abc$5478$n351 O=$abc$5478$n695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=core.$27[6] I1=core.$27[9] I2=core.i_clsC I3=core.$27[14] O=$abc$5478$techmap\core.$2\$next\memory_r_addr[4:0]$326[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I1=core.s_addr[2] I2=$abc$5478$n700 I3=$abc$5478$n698 O=mem_rdport_memory_r_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=_0_[7] I1=$abc$5478$auto$simplemap.cc:168:logic_reduce$2534[1]_inv I2=$abc$5478$core.$28 I3=$abc$5478$n699 O=$abc$5478$n698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.$27[4] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049 I2=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I3=core.r_pc[2] O=$abc$5478$n699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y I1=_0_[14] I2=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3349[1] I3=core.$27[10] O=$abc$5478$n700
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=core.s_addr[3] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I2=$abc$5478$n702 I3=$false O=mem_rdport_memory_r_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$5478$auto$ice40_ffinit.cc:141:execute$5472 I1=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I2=$abc$5478$n703 I3=$false O=$abc$5478$n702
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049 I2=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3349[1] I3=r_win[0] O=$abc$5478$n703
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=core.s_addr[4] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 I2=$abc$5478$n705 I3=$false O=mem_rdport_memory_r_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=core.r_pc[4] I1=$abc$5478$auto$simplemap.cc:168:logic_reduce$1856_inv I2=$abc$5478$n706 I3=$false O=$abc$5478$n705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$922.$and$/usr/local/bin/../share/yosys/techmap.v:434$1777_Y I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2049 I2=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3349[1] I3=r_win[1] O=$abc$5478$n706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2478 I1=core.i_ext I2=$abc$5478$n708 I3=$false O=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$5478$core.$49 I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I2=$abc$5478$techmap$techmap\core.$procmux$627.$and$/usr/local/bin/../share/yosys/techmap.v:434$2252_Y I3=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1091_inv O=$abc$5478$n708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$5478$techmap$techmap\core.$procmux$981.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$1653_Y[1] I1=$abc$5478$auto$simplemap.cc:309:simplemap_lut$1956[1] I2=$abc$5478$n360 I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2290 O=$abc$5478$techmap$techmap\core.$procmux$627.$and$/usr/local/bin/../share/yosys/techmap.v:434$2252_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=core.fsm_state[3] I1=core.fsm_state[2] I2=core.fsm_state[0] I3=core.fsm_state[1] O=$abc$5478$auto$opt_reduce.cc:132:opt_mux$1091_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2354 I1=core.$71[4] I2=$false I3=$false O=$abc$5478$techmap$techmap\core.$procmux$604.$and$/usr/local/bin/../share/yosys/techmap.v:434$2145_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$5478$auto$ice40_ffinit.cc:141:execute$5472 I1=$false I2=$false I3=$false O=core.r_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 I1=$false I2=$false I3=$false O=core.$next\memory_w_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=core.r_s I1=core.r_c I2=core.i_ext I3=$false O=$abc$5478$n714
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$5478$n346 I1=core.$27[13] I2=$abc$5478$n714 I3=core.$27[14] O=$abc$5478$n715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000111111
.gate SB_LUT4 I0=core.r_z I1=core.i_ext I2=$abc$5478$n346 I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3809[0] O=$abc$5478$n716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$5478$n715 I1=$abc$5478$n716 I2=core.i_code1 I3=core.i_clsC O=$abc$5478$n717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=_0_[13] I1=core.i_ext I2=core.$27[14] I3=core.i_code1 O=$abc$5478$n718
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100101111
.gate SB_LUT4 I0=$abc$5478$n360 I1=core.i_ext I2=core.i_clsC I3=$abc$5478$core.$28 O=$abc$5478$n719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$5478$n719 I1=$abc$5478$n718 I2=$abc$5478$n351 I3=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3385[2]_inv O=$abc$5478$techmap$techmap\core.$procmux$840.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1870_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=core.$78[13] I1=core.$78[9] I2=$abc$5478$core.$9 I3=core.s_addr[14] O=$abc$5478$n721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=core.s_addr[12] I1=$abc$5478$n446 I2=$abc$5478$n721 I3=$abc$5478$n463 O=$abc$5478$n722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$5478$n454 I1=$abc$5478$n722 I2=$abc$5478$n467 I3=$abc$5478$auto$simplemap.cc:309:simplemap_lut$2375 O=$abc$5478$n723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$false I1=$true I2=core.r_pc[0] I3=$false O=core.$35[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.r_pc[0] CO=$auto$alumacc.cc:474:replace_alu$1183.C[2] I0=$false I1=core.r_pc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.r_pc[2] I3=$auto$alumacc.cc:474:replace_alu$1183.C[2] O=core.$35[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1183.C[2] CO=$auto$alumacc.cc:474:replace_alu$1183.C[3] I0=$false I1=core.r_pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.r_pc[3] I3=$auto$alumacc.cc:474:replace_alu$1183.C[3] O=core.$35[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1183.C[3] CO=$auto$alumacc.cc:474:replace_alu$1183.C[4] I0=$false I1=core.r_pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.r_pc[4] I3=$auto$alumacc.cc:474:replace_alu$1183.C[4] O=core.$35[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:255|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.r_pc[0] I2=core.i_type1 I3=$false O=core.$40[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1186.C[1] I0=core.r_pc[0] I1=core.i_type1
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[1] I2=core.$27[1] I3=$auto$alumacc.cc:474:replace_alu$1186.C[1] O=core.$40[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1186.C[1] CO=$auto$alumacc.cc:474:replace_alu$1186.C[2] I0=core.r_pc[1] I1=core.$27[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[2] I2=core.$27[2] I3=$auto$alumacc.cc:474:replace_alu$1186.C[2] O=core.$40[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1186.C[2] CO=$auto$alumacc.cc:474:replace_alu$1186.C[3] I0=core.r_pc[2] I1=core.$27[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[3] I2=core.$27[3] I3=$auto$alumacc.cc:474:replace_alu$1186.C[3] O=core.$40[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1186.C[3] CO=$auto$alumacc.cc:474:replace_alu$1186.C[4] I0=core.r_pc[3] I1=core.$27[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[4] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1186.C[4] O=core.$40[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.r_pc[0] I2=core.i_type1 I3=$false O=core.$43[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1189.C[1] I0=core.r_pc[0] I1=core.i_type1
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[1] I2=core.$27[1] I3=$auto$alumacc.cc:474:replace_alu$1189.C[1] O=core.$43[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[1] CO=$auto$alumacc.cc:474:replace_alu$1189.C[2] I0=core.r_pc[1] I1=core.$27[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[2] I2=core.$27[2] I3=$auto$alumacc.cc:474:replace_alu$1189.C[2] O=core.$43[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[2] CO=$auto$alumacc.cc:474:replace_alu$1189.C[3] I0=core.r_pc[2] I1=core.$27[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[3] I2=core.$27[3] I3=$auto$alumacc.cc:474:replace_alu$1189.C[3] O=core.$43[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[3] CO=$auto$alumacc.cc:474:replace_alu$1189.C[4] I0=core.r_pc[3] I1=core.$27[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_pc[4] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1189.C[4] O=core.$43[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[4] CO=$auto$alumacc.cc:474:replace_alu$1189.C[5] I0=core.r_pc[4] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.$27[5] I3=$auto$alumacc.cc:474:replace_alu$1189.C[5] O=core.$43[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[5] CO=$auto$alumacc.cc:474:replace_alu$1189.C[6] I0=$false I1=core.$27[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.$27[6] I3=$auto$alumacc.cc:474:replace_alu$1189.C[6] O=core.$43[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[6] CO=$auto$alumacc.cc:474:replace_alu$1189.C[7] I0=$false I1=core.$27[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=core.$27[7] I3=$auto$alumacc.cc:474:replace_alu$1189.C[7] O=core.$43[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1189.C[7] CO=$auto$alumacc.cc:474:replace_alu$1189.C[8] I0=$false I1=core.$27[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$1189.C[8] O=core.$43[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:14|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=_0_[0] I2=core.i_type1 I3=$false O=core.$46[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1192.C[1] I0=_0_[0] I1=core.i_type1
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[1] I2=core.$27[1] I3=$auto$alumacc.cc:474:replace_alu$1192.C[1] O=core.$46[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1192.C[1] CO=$auto$alumacc.cc:474:replace_alu$1192.C[2] I0=_0_[1] I1=core.$27[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[2] I2=core.$27[2] I3=$auto$alumacc.cc:474:replace_alu$1192.C[2] O=core.$46[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1192.C[2] CO=$auto$alumacc.cc:474:replace_alu$1192.C[3] I0=_0_[2] I1=core.$27[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[3] I2=core.$27[3] I3=$auto$alumacc.cc:474:replace_alu$1192.C[3] O=core.$46[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1192.C[3] CO=$auto$alumacc.cc:474:replace_alu$1192.C[4] I0=_0_[3] I1=core.$27[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[4] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1192.C[4] O=core.$46[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=_0_[0] I2=core.i_type1 I3=$false O=core.$78[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1195.C[1] I0=_0_[0] I1=core.i_type1
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[10] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[10] O=core.$78[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[10] CO=$auto$alumacc.cc:474:replace_alu$1195.C[11] I0=_0_[10] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[11] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[11] O=core.$78[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[11] CO=$auto$alumacc.cc:474:replace_alu$1195.C[12] I0=_0_[11] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[12] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[12] O=core.$78[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[12] CO=$auto$alumacc.cc:474:replace_alu$1195.C[13] I0=_0_[12] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[13] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[13] O=core.$78[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[13] CO=$auto$alumacc.cc:474:replace_alu$1195.C[14] I0=_0_[13] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[14] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[14] O=core.$78[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[14] CO=$auto$alumacc.cc:474:replace_alu$1195.C[15] I0=_0_[14] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[15] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[15] O=core.$78[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=_0_[1] I2=core.$27[1] I3=$auto$alumacc.cc:474:replace_alu$1195.C[1] O=core.$78[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[1] CO=$auto$alumacc.cc:474:replace_alu$1195.C[2] I0=_0_[1] I1=core.$27[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[2] I2=core.$27[2] I3=$auto$alumacc.cc:474:replace_alu$1195.C[2] O=core.$78[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[2] CO=$auto$alumacc.cc:474:replace_alu$1195.C[3] I0=_0_[2] I1=core.$27[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[3] I2=core.$27[3] I3=$auto$alumacc.cc:474:replace_alu$1195.C[3] O=core.$78[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[3] CO=$auto$alumacc.cc:474:replace_alu$1195.C[4] I0=_0_[3] I1=core.$27[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[4] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[4] O=core.$78[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[4] CO=$auto$alumacc.cc:474:replace_alu$1195.C[5] I0=_0_[4] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[5] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[5] O=core.$78[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[5] CO=$auto$alumacc.cc:474:replace_alu$1195.C[6] I0=_0_[5] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[6] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[6] O=core.$78[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[6] CO=$auto$alumacc.cc:474:replace_alu$1195.C[7] I0=_0_[6] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[7] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[7] O=core.$78[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[7] CO=$auto$alumacc.cc:474:replace_alu$1195.C[8] I0=_0_[7] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[8] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[8] O=core.$78[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[8] CO=$auto$alumacc.cc:474:replace_alu$1195.C[9] I0=_0_[8] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=_0_[9] I2=core.$27[4] I3=$auto$alumacc.cc:474:replace_alu$1195.C[9] O=core.$78[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1195.C[9] CO=$auto$alumacc.cc:474:replace_alu$1195.C[10] I0=_0_[9] I1=core.$27[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:16|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_shift[0] I2=$false I3=$true O=core.$71[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.r_shift[0] CO=$auto$alumacc.cc:474:replace_alu$1198.C[2] I0=core.r_shift[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_shift[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1198.C[2] O=core.$71[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1198.C[2] CO=$auto$alumacc.cc:474:replace_alu$1198.C[3] I0=core.r_shift[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_shift[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1198.C[3] O=core.$71[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1198.C[3] CO=$auto$alumacc.cc:474:replace_alu$1198.C[4] I0=core.r_shift[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.r_shift[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1198.C[4] O=core.$71[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:352|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[0] I2=core.alu.s_m2n0[0] I3=core.alu.c_sel[2] O=core.alu.$22[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=core.alu.c_sel[2] CO=$auto$alumacc.cc:474:replace_alu$1201.C[1] I0=core.alu.s_m2n1[0] I1=core.alu.s_m2n0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[10] I2=core.alu.s_m2n0[10] I3=$auto$alumacc.cc:474:replace_alu$1201.C[10] O=core.alu.$22[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[10] CO=$auto$alumacc.cc:474:replace_alu$1201.C[11] I0=core.alu.s_m2n1[10] I1=core.alu.s_m2n0[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[11] I2=core.alu.s_m2n0[11] I3=$auto$alumacc.cc:474:replace_alu$1201.C[11] O=core.alu.$22[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[11] CO=$auto$alumacc.cc:474:replace_alu$1201.C[12] I0=core.alu.s_m2n1[11] I1=core.alu.s_m2n0[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[12] I2=core.alu.s_m2n0[12] I3=$auto$alumacc.cc:474:replace_alu$1201.C[12] O=core.alu.$22[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[12] CO=$auto$alumacc.cc:474:replace_alu$1201.C[13] I0=core.alu.s_m2n1[12] I1=core.alu.s_m2n0[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[13] I2=core.alu.s_m2n0[13] I3=$auto$alumacc.cc:474:replace_alu$1201.C[13] O=core.alu.$22[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[13] CO=$auto$alumacc.cc:474:replace_alu$1201.C[14] I0=core.alu.s_m2n1[13] I1=core.alu.s_m2n0[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[14] I2=core.alu.s_m2n0[14] I3=$auto$alumacc.cc:474:replace_alu$1201.C[14] O=core.alu.$22[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[14] CO=$auto$alumacc.cc:474:replace_alu$1201.C[15] I0=core.alu.s_m2n1[14] I1=core.alu.s_m2n0[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[15] I2=core.alu.s_m2n0[15] I3=$auto$alumacc.cc:474:replace_alu$1201.C[15] O=core.alu.$22[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[15] CO=$auto$alumacc.cc:474:replace_alu$1201.C[16] I0=core.alu.s_m2n1[15] I1=core.alu.s_m2n0[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$1201.C[16] O=core.alu.$22[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[1] I2=core.alu.s_m2n0[1] I3=$auto$alumacc.cc:474:replace_alu$1201.C[1] O=core.alu.$22[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[1] CO=$auto$alumacc.cc:474:replace_alu$1201.C[2] I0=core.alu.s_m2n1[1] I1=core.alu.s_m2n0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[2] I2=core.alu.s_m2n0[2] I3=$auto$alumacc.cc:474:replace_alu$1201.C[2] O=core.alu.$22[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[2] CO=$auto$alumacc.cc:474:replace_alu$1201.C[3] I0=core.alu.s_m2n1[2] I1=core.alu.s_m2n0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[3] I2=core.alu.s_m2n0[3] I3=$auto$alumacc.cc:474:replace_alu$1201.C[3] O=core.alu.$22[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[3] CO=$auto$alumacc.cc:474:replace_alu$1201.C[4] I0=core.alu.s_m2n1[3] I1=core.alu.s_m2n0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[4] I2=core.alu.s_m2n0[4] I3=$auto$alumacc.cc:474:replace_alu$1201.C[4] O=core.alu.$22[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[4] CO=$auto$alumacc.cc:474:replace_alu$1201.C[5] I0=core.alu.s_m2n1[4] I1=core.alu.s_m2n0[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[5] I2=core.alu.s_m2n0[5] I3=$auto$alumacc.cc:474:replace_alu$1201.C[5] O=core.alu.$22[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[5] CO=$auto$alumacc.cc:474:replace_alu$1201.C[6] I0=core.alu.s_m2n1[5] I1=core.alu.s_m2n0[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[6] I2=core.alu.s_m2n0[6] I3=$auto$alumacc.cc:474:replace_alu$1201.C[6] O=core.alu.$22[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[6] CO=$auto$alumacc.cc:474:replace_alu$1201.C[7] I0=core.alu.s_m2n1[6] I1=core.alu.s_m2n0[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[7] I2=core.alu.s_m2n0[7] I3=$auto$alumacc.cc:474:replace_alu$1201.C[7] O=core.alu.$22[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[7] CO=$auto$alumacc.cc:474:replace_alu$1201.C[8] I0=core.alu.s_m2n1[7] I1=core.alu.s_m2n0[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[8] I2=core.alu.s_m2n0[8] I3=$auto$alumacc.cc:474:replace_alu$1201.C[8] O=core.alu.$22[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[8] CO=$auto$alumacc.cc:474:replace_alu$1201.C[9] I0=core.alu.s_m2n1[8] I1=core.alu.s_m2n0[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=core.alu.s_m2n1[9] I2=core.alu.s_m2n0[9] I3=$auto$alumacc.cc:474:replace_alu$1201.C[9] O=core.alu.$22[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1201.C[9] CO=$auto$alumacc.cc:474:replace_alu$1201.C[10] I0=core.alu.s_m2n1[9] I1=core.alu.s_m2n0[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:624|/usr/local/lib/python3.6/dist-packages/boneless/gateware/core_fsm.py:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2147_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4097 Q=core.r_shift[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:612|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2148_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4097 Q=core.r_shift[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:612|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2149_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4097 Q=core.r_shift[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:612|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$604.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2150_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4097 Q=core.r_shift[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:612|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$604.$and$/usr/local/bin/../share/yosys/techmap.v:434$2145_Y[4] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4097 Q=core.r_shift[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:612|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[0] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[1] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[2] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[3] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[4] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[5] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[6] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[7] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[8] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[9] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[10] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[11] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[12] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[13] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[14] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=pins[15] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4163 Q=core_ext_r_data[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[0] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[1] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[2] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[3] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[4] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[5] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[6] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[7] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[8] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[9] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[10] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[11] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[12] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[13] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[14] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core_ext_w_data[15] E=$abc$5478$auto$dff2dffe.cc:175:make_patterns_logic$4563 Q=pins[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_z E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4942 Q=core.r_z R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:602|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_s E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4942 Q=core.r_s R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:604|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_c E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4942 Q=core.r_c R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:606|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_v E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4942 Q=core.r_v R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:608|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[0] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[1] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[2] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[3] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[4] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[5] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[6] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[7] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[8] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[9] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[10] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[11] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[12] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[13] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[14] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=core.s_addr[15] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$4978 Q=core.r_addr[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:610|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[0] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[1] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[2] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[3] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[4] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[5] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[6] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[7] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[8] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[9] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[10] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[11] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[12] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[13] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[14] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=_0_[15] E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5122 Q=core.r_opA[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:614|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=core.i_type1 Q=core.r_insn[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[1] Q=core.r_insn[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[2] Q=core.r_insn[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[3] Q=core.r_insn[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[4] Q=core.r_insn[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[5] Q=core.r_insn[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[6] Q=core.r_insn[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[7] Q=core.r_insn[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[8] Q=core.r_insn[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[9] Q=core.r_insn[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[10] Q=core.r_insn[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.i_code1 Q=core.r_insn[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.i_ext Q=core.r_insn[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[13] Q=core.r_insn[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.$27[14] Q=core.r_insn[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.i_clsC Q=core.r_insn[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:616|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$840.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1870_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5266 Q=core.fsm_state[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:618|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3369 E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5266 Q=core.fsm_state[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:618|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3381 E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5266 Q=core.fsm_state[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:618|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$auto$simplemap.cc:127:simplemap_reduce$3393 E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5266 Q=core.fsm_state[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:618|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1794_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5302 Q=core.r_pc[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:620|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1795_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5302 Q=core.r_pc[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:620|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1796_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5302 Q=core.r_pc[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:620|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$5478$auto$ice40_ffinit.cc:140:execute$5471 E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5302 Q=$abc$5478$auto$ice40_ffinit.cc:141:execute$5472
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:620|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$5478$techmap$techmap\core.$procmux$895.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$1798_Y E=$abc$5478$auto$dff2dffe.cc:158:make_patterns_logic$5302 Q=core.r_pc[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:620|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[0] Q=core.sru.r_o[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[1] Q=core.sru.r_o[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[2] Q=core.sru.r_o[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[3] Q=core.sru.r_o[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[4] Q=core.sru.r_o[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[5] Q=core.sru.r_o[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[6] Q=core.sru.r_o[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[7] Q=core.sru.r_o[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[8] Q=core.sru.r_o[8] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[9] Q=core.sru.r_o[9] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[10] Q=core.sru.r_o[10] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[11] Q=core.sru.r_o[11] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[12] Q=core.sru.r_o[12] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[13] Q=core.sru.r_o[13] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[14] Q=core.sru.r_o[14] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=core.sru.s_m1n0[15] Q=core.sru.r_o[15] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "boneless_core.v:141|boneless_core.v:640|boneless_core.v:1522|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[1]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[2]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[3]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[4]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[5]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[6]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[7]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[8]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[9]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[10]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[11]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[12]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[13]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[14]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 MASK[15]=$abc$5478$auto$opt_expr.cc:145:group_cell_inputs$1214 RADDR[0]=mem_rdport_memory_r_addr[0] RADDR[1]=mem_rdport_memory_r_addr[1] RADDR[2]=mem_rdport_memory_r_addr[2] RADDR[3]=mem_rdport_memory_r_addr[3] RADDR[4]=mem_rdport_memory_r_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=core.$next\memory_r_en RDATA[0]=_0_[0] RDATA[1]=_0_[1] RDATA[2]=_0_[2] RDATA[3]=_0_[3] RDATA[4]=_0_[4] RDATA[5]=_0_[5] RDATA[6]=_0_[6] RDATA[7]=_0_[7] RDATA[8]=_0_[8] RDATA[9]=_0_[9] RDATA[10]=_0_[10] RDATA[11]=_0_[11] RDATA[12]=_0_[12] RDATA[13]=_0_[13] RDATA[14]=_0_[14] RDATA[15]=_0_[15] RE=$true WADDR[0]=mem_wrport_memory_w_addr[0] WADDR[1]=mem_wrport_memory_w_addr[1] WADDR[2]=mem_wrport_memory_w_addr[2] WADDR[3]=mem_wrport_memory_w_addr[3] WADDR[4]=mem_wrport_memory_w_addr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=core.$next\memory_w_en WDATA[0]=mem_wrport_memory_w_data[0] WDATA[1]=mem_wrport_memory_w_data[1] WDATA[2]=mem_wrport_memory_w_data[2] WDATA[3]=mem_wrport_memory_w_data[3] WDATA[4]=mem_wrport_memory_w_data[4] WDATA[5]=mem_wrport_memory_w_data[5] WDATA[6]=mem_wrport_memory_w_data[6] WDATA[7]=mem_wrport_memory_w_data[7] WDATA[8]=mem_wrport_memory_w_data[8] WDATA[9]=mem_wrport_memory_w_data[9] WDATA[10]=mem_wrport_memory_w_data[10] WDATA[11]=mem_wrport_memory_w_data[11] WDATA[12]=mem_wrport_memory_w_data[12] WDATA[13]=mem_wrport_memory_w_data[13] WDATA[14]=mem_wrport_memory_w_data[14] WDATA[15]=mem_wrport_memory_w_data[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.names core.r_opA[0] core.alu.s_a[0]
1 1
.names core.r_opA[1] core.alu.s_a[1]
1 1
.names core.r_opA[2] core.alu.s_a[2]
1 1
.names core.r_opA[3] core.alu.s_a[3]
1 1
.names core.r_opA[4] core.alu.s_a[4]
1 1
.names core.r_opA[5] core.alu.s_a[5]
1 1
.names core.r_opA[6] core.alu.s_a[6]
1 1
.names core.r_opA[7] core.alu.s_a[7]
1 1
.names core.r_opA[8] core.alu.s_a[8]
1 1
.names core.r_opA[9] core.alu.s_a[9]
1 1
.names core.r_opA[10] core.alu.s_a[10]
1 1
.names core.r_opA[11] core.alu.s_a[11]
1 1
.names core.r_opA[12] core.alu.s_a[12]
1 1
.names core.r_opA[13] core.alu.s_a[13]
1 1
.names core.r_opA[14] core.alu.s_a[14]
1 1
.names core.r_opA[15] core.alu.s_a[15]
1 1
.names core.alu.c_sel[0] core.alu_c_sel[0]
1 1
.names core.alu.c_sel[1] core.alu_c_sel[1]
1 1
.names core.alu.c_sel[2] core.alu_c_sel[2]
1 1
.names core.alu.c_sel[3] core.alu_c_sel[3]
1 1
.names core.r_opA[0] core.alu_s_a[0]
1 1
.names core.r_opA[1] core.alu_s_a[1]
1 1
.names core.r_opA[2] core.alu_s_a[2]
1 1
.names core.r_opA[3] core.alu_s_a[3]
1 1
.names core.r_opA[4] core.alu_s_a[4]
1 1
.names core.r_opA[5] core.alu_s_a[5]
1 1
.names core.r_opA[6] core.alu_s_a[6]
1 1
.names core.r_opA[7] core.alu_s_a[7]
1 1
.names core.r_opA[8] core.alu_s_a[8]
1 1
.names core.r_opA[9] core.alu_s_a[9]
1 1
.names core.r_opA[10] core.alu_s_a[10]
1 1
.names core.r_opA[11] core.alu_s_a[11]
1 1
.names core.r_opA[12] core.alu_s_a[12]
1 1
.names core.r_opA[13] core.alu_s_a[13]
1 1
.names core.r_opA[14] core.alu_s_a[14]
1 1
.names core.r_opA[15] core.alu_s_a[15]
1 1
.names clk core.clk
1 1
.names core_ext_r_data[0] core.ext_r_data[0]
1 1
.names core_ext_r_data[1] core.ext_r_data[1]
1 1
.names core_ext_r_data[2] core.ext_r_data[2]
1 1
.names core_ext_r_data[3] core.ext_r_data[3]
1 1
.names core_ext_r_data[4] core.ext_r_data[4]
1 1
.names core_ext_r_data[5] core.ext_r_data[5]
1 1
.names core_ext_r_data[6] core.ext_r_data[6]
1 1
.names core_ext_r_data[7] core.ext_r_data[7]
1 1
.names core_ext_r_data[8] core.ext_r_data[8]
1 1
.names core_ext_r_data[9] core.ext_r_data[9]
1 1
.names core_ext_r_data[10] core.ext_r_data[10]
1 1
.names core_ext_r_data[11] core.ext_r_data[11]
1 1
.names core_ext_r_data[12] core.ext_r_data[12]
1 1
.names core_ext_r_data[13] core.ext_r_data[13]
1 1
.names core_ext_r_data[14] core.ext_r_data[14]
1 1
.names core_ext_r_data[15] core.ext_r_data[15]
1 1
.names core_ext_w_data[0] core.ext_w_data[0]
1 1
.names core_ext_w_data[1] core.ext_w_data[1]
1 1
.names core_ext_w_data[2] core.ext_w_data[2]
1 1
.names core_ext_w_data[3] core.ext_w_data[3]
1 1
.names core_ext_w_data[4] core.ext_w_data[4]
1 1
.names core_ext_w_data[5] core.ext_w_data[5]
1 1
.names core_ext_w_data[6] core.ext_w_data[6]
1 1
.names core_ext_w_data[7] core.ext_w_data[7]
1 1
.names core_ext_w_data[8] core.ext_w_data[8]
1 1
.names core_ext_w_data[9] core.ext_w_data[9]
1 1
.names core_ext_w_data[10] core.ext_w_data[10]
1 1
.names core_ext_w_data[11] core.ext_w_data[11]
1 1
.names core_ext_w_data[12] core.ext_w_data[12]
1 1
.names core_ext_w_data[13] core.ext_w_data[13]
1 1
.names core_ext_w_data[14] core.ext_w_data[14]
1 1
.names core_ext_w_data[15] core.ext_w_data[15]
1 1
.names core.i_type1 core.fi_insn[0]
1 1
.names core.$27[1] core.fi_insn[1]
1 1
.names core.$27[2] core.fi_insn[2]
1 1
.names core.$27[3] core.fi_insn[3]
1 1
.names core.$27[4] core.fi_insn[4]
1 1
.names core.$27[5] core.fi_insn[5]
1 1
.names core.$27[6] core.fi_insn[6]
1 1
.names core.$27[7] core.fi_insn[7]
1 1
.names core.$27[8] core.fi_insn[8]
1 1
.names core.$27[9] core.fi_insn[9]
1 1
.names core.$27[10] core.fi_insn[10]
1 1
.names core.i_code1 core.fi_insn[11]
1 1
.names core.i_ext core.fi_insn[12]
1 1
.names core.$27[13] core.fi_insn[13]
1 1
.names core.$27[14] core.fi_insn[14]
1 1
.names core.i_clsC core.fi_insn[15]
1 1
.names core_ext_r_data[0] core.formal.ext_r_data[0]
1 1
.names core_ext_r_data[1] core.formal.ext_r_data[1]
1 1
.names core_ext_r_data[2] core.formal.ext_r_data[2]
1 1
.names core_ext_r_data[3] core.formal.ext_r_data[3]
1 1
.names core_ext_r_data[4] core.formal.ext_r_data[4]
1 1
.names core_ext_r_data[5] core.formal.ext_r_data[5]
1 1
.names core_ext_r_data[6] core.formal.ext_r_data[6]
1 1
.names core_ext_r_data[7] core.formal.ext_r_data[7]
1 1
.names core_ext_r_data[8] core.formal.ext_r_data[8]
1 1
.names core_ext_r_data[9] core.formal.ext_r_data[9]
1 1
.names core_ext_r_data[10] core.formal.ext_r_data[10]
1 1
.names core_ext_r_data[11] core.formal.ext_r_data[11]
1 1
.names core_ext_r_data[12] core.formal.ext_r_data[12]
1 1
.names core_ext_r_data[13] core.formal.ext_r_data[13]
1 1
.names core_ext_r_data[14] core.formal.ext_r_data[14]
1 1
.names core_ext_r_data[15] core.formal.ext_r_data[15]
1 1
.names core_ext_w_data[0] core.formal.ext_w_data[0]
1 1
.names core_ext_w_data[1] core.formal.ext_w_data[1]
1 1
.names core_ext_w_data[2] core.formal.ext_w_data[2]
1 1
.names core_ext_w_data[3] core.formal.ext_w_data[3]
1 1
.names core_ext_w_data[4] core.formal.ext_w_data[4]
1 1
.names core_ext_w_data[5] core.formal.ext_w_data[5]
1 1
.names core_ext_w_data[6] core.formal.ext_w_data[6]
1 1
.names core_ext_w_data[7] core.formal.ext_w_data[7]
1 1
.names core_ext_w_data[8] core.formal.ext_w_data[8]
1 1
.names core_ext_w_data[9] core.formal.ext_w_data[9]
1 1
.names core_ext_w_data[10] core.formal.ext_w_data[10]
1 1
.names core_ext_w_data[11] core.formal.ext_w_data[11]
1 1
.names core_ext_w_data[12] core.formal.ext_w_data[12]
1 1
.names core_ext_w_data[13] core.formal.ext_w_data[13]
1 1
.names core_ext_w_data[14] core.formal.ext_w_data[14]
1 1
.names core_ext_w_data[15] core.formal.ext_w_data[15]
1 1
.names core_ext_r_data[0] core.formal.fi_ext_r_data[0]
1 1
.names core_ext_r_data[1] core.formal.fi_ext_r_data[1]
1 1
.names core_ext_r_data[2] core.formal.fi_ext_r_data[2]
1 1
.names core_ext_r_data[3] core.formal.fi_ext_r_data[3]
1 1
.names core_ext_r_data[4] core.formal.fi_ext_r_data[4]
1 1
.names core_ext_r_data[5] core.formal.fi_ext_r_data[5]
1 1
.names core_ext_r_data[6] core.formal.fi_ext_r_data[6]
1 1
.names core_ext_r_data[7] core.formal.fi_ext_r_data[7]
1 1
.names core_ext_r_data[8] core.formal.fi_ext_r_data[8]
1 1
.names core_ext_r_data[9] core.formal.fi_ext_r_data[9]
1 1
.names core_ext_r_data[10] core.formal.fi_ext_r_data[10]
1 1
.names core_ext_r_data[11] core.formal.fi_ext_r_data[11]
1 1
.names core_ext_r_data[12] core.formal.fi_ext_r_data[12]
1 1
.names core_ext_r_data[13] core.formal.fi_ext_r_data[13]
1 1
.names core_ext_r_data[14] core.formal.fi_ext_r_data[14]
1 1
.names core_ext_r_data[15] core.formal.fi_ext_r_data[15]
1 1
.names core_ext_w_data[0] core.formal.fi_ext_w_data[0]
1 1
.names core_ext_w_data[1] core.formal.fi_ext_w_data[1]
1 1
.names core_ext_w_data[2] core.formal.fi_ext_w_data[2]
1 1
.names core_ext_w_data[3] core.formal.fi_ext_w_data[3]
1 1
.names core_ext_w_data[4] core.formal.fi_ext_w_data[4]
1 1
.names core_ext_w_data[5] core.formal.fi_ext_w_data[5]
1 1
.names core_ext_w_data[6] core.formal.fi_ext_w_data[6]
1 1
.names core_ext_w_data[7] core.formal.fi_ext_w_data[7]
1 1
.names core_ext_w_data[8] core.formal.fi_ext_w_data[8]
1 1
.names core_ext_w_data[9] core.formal.fi_ext_w_data[9]
1 1
.names core_ext_w_data[10] core.formal.fi_ext_w_data[10]
1 1
.names core_ext_w_data[11] core.formal.fi_ext_w_data[11]
1 1
.names core_ext_w_data[12] core.formal.fi_ext_w_data[12]
1 1
.names core_ext_w_data[13] core.formal.fi_ext_w_data[13]
1 1
.names core_ext_w_data[14] core.formal.fi_ext_w_data[14]
1 1
.names core_ext_w_data[15] core.formal.fi_ext_w_data[15]
1 1
.names mem_wrport_memory_w_addr[0] core.formal.fi_mem_w_addr[0]
1 1
.names mem_wrport_memory_w_addr[1] core.formal.fi_mem_w_addr[1]
1 1
.names mem_wrport_memory_w_addr[2] core.formal.fi_mem_w_addr[2]
1 1
.names mem_wrport_memory_w_addr[3] core.formal.fi_mem_w_addr[3]
1 1
.names mem_wrport_memory_w_addr[4] core.formal.fi_mem_w_addr[4]
1 1
.names $false core.formal.fi_mem_w_addr[5]
1 1
.names $false core.formal.fi_mem_w_addr[6]
1 1
.names $false core.formal.fi_mem_w_addr[7]
1 1
.names $false core.formal.fi_mem_w_addr[8]
1 1
.names $false core.formal.fi_mem_w_addr[9]
1 1
.names $false core.formal.fi_mem_w_addr[10]
1 1
.names $false core.formal.fi_mem_w_addr[11]
1 1
.names $false core.formal.fi_mem_w_addr[12]
1 1
.names $false core.formal.fi_mem_w_addr[13]
1 1
.names $false core.formal.fi_mem_w_addr[14]
1 1
.names $false core.formal.fi_mem_w_addr[15]
1 1
.names mem_wrport_memory_w_data[0] core.formal.fi_mem_w_data[0]
1 1
.names mem_wrport_memory_w_data[1] core.formal.fi_mem_w_data[1]
1 1
.names mem_wrport_memory_w_data[2] core.formal.fi_mem_w_data[2]
1 1
.names mem_wrport_memory_w_data[3] core.formal.fi_mem_w_data[3]
1 1
.names mem_wrport_memory_w_data[4] core.formal.fi_mem_w_data[4]
1 1
.names mem_wrport_memory_w_data[5] core.formal.fi_mem_w_data[5]
1 1
.names mem_wrport_memory_w_data[6] core.formal.fi_mem_w_data[6]
1 1
.names mem_wrport_memory_w_data[7] core.formal.fi_mem_w_data[7]
1 1
.names mem_wrport_memory_w_data[8] core.formal.fi_mem_w_data[8]
1 1
.names mem_wrport_memory_w_data[9] core.formal.fi_mem_w_data[9]
1 1
.names mem_wrport_memory_w_data[10] core.formal.fi_mem_w_data[10]
1 1
.names mem_wrport_memory_w_data[11] core.formal.fi_mem_w_data[11]
1 1
.names mem_wrport_memory_w_data[12] core.formal.fi_mem_w_data[12]
1 1
.names mem_wrport_memory_w_data[13] core.formal.fi_mem_w_data[13]
1 1
.names mem_wrport_memory_w_data[14] core.formal.fi_mem_w_data[14]
1 1
.names mem_wrport_memory_w_data[15] core.formal.fi_mem_w_data[15]
1 1
.names core.$next\memory_w_en core.formal.fi_mem_w_en
1 1
.names mem_wrport_memory_w_addr[0] core.formal.memory_w_addr[0]
1 1
.names mem_wrport_memory_w_addr[1] core.formal.memory_w_addr[1]
1 1
.names mem_wrport_memory_w_addr[2] core.formal.memory_w_addr[2]
1 1
.names mem_wrport_memory_w_addr[3] core.formal.memory_w_addr[3]
1 1
.names mem_wrport_memory_w_addr[4] core.formal.memory_w_addr[4]
1 1
.names mem_wrport_memory_w_data[0] core.formal.memory_w_data[0]
1 1
.names mem_wrport_memory_w_data[1] core.formal.memory_w_data[1]
1 1
.names mem_wrport_memory_w_data[2] core.formal.memory_w_data[2]
1 1
.names mem_wrport_memory_w_data[3] core.formal.memory_w_data[3]
1 1
.names mem_wrport_memory_w_data[4] core.formal.memory_w_data[4]
1 1
.names mem_wrport_memory_w_data[5] core.formal.memory_w_data[5]
1 1
.names mem_wrport_memory_w_data[6] core.formal.memory_w_data[6]
1 1
.names mem_wrport_memory_w_data[7] core.formal.memory_w_data[7]
1 1
.names mem_wrport_memory_w_data[8] core.formal.memory_w_data[8]
1 1
.names mem_wrport_memory_w_data[9] core.formal.memory_w_data[9]
1 1
.names mem_wrport_memory_w_data[10] core.formal.memory_w_data[10]
1 1
.names mem_wrport_memory_w_data[11] core.formal.memory_w_data[11]
1 1
.names mem_wrport_memory_w_data[12] core.formal.memory_w_data[12]
1 1
.names mem_wrport_memory_w_data[13] core.formal.memory_w_data[13]
1 1
.names mem_wrport_memory_w_data[14] core.formal.memory_w_data[14]
1 1
.names mem_wrport_memory_w_data[15] core.formal.memory_w_data[15]
1 1
.names core.$next\memory_w_en core.formal.memory_w_en
1 1
.names core.i_code1 core.i_code2[0]
1 1
.names core.i_ext core.i_code2[1]
1 1
.names core.i_code1 core.i_code3[0]
1 1
.names core.i_ext core.i_code3[1]
1 1
.names core.$27[13] core.i_code3[2]
1 1
.names core.i_code1 core.i_code5[0]
1 1
.names core.i_ext core.i_code5[1]
1 1
.names core.$27[13] core.i_code5[2]
1 1
.names core.$27[14] core.i_code5[3]
1 1
.names core.i_clsC core.i_code5[4]
1 1
.names core.i_ext core.i_cond[0]
1 1
.names core.$27[13] core.i_cond[1]
1 1
.names core.$27[14] core.i_cond[2]
1 1
.names core.i_code1 core.i_flag
1 1
.names core.i_type1 core.i_imm11[0]
1 1
.names core.$27[1] core.i_imm11[1]
1 1
.names core.$27[2] core.i_imm11[2]
1 1
.names core.$27[3] core.i_imm11[3]
1 1
.names core.$27[4] core.i_imm11[4]
1 1
.names core.$27[5] core.i_imm11[5]
1 1
.names core.$27[6] core.i_imm11[6]
1 1
.names core.$27[7] core.i_imm11[7]
1 1
.names core.$27[8] core.i_imm11[8]
1 1
.names core.$27[9] core.i_imm11[9]
1 1
.names core.$27[10] core.i_imm11[10]
1 1
.names core.i_type1 core.i_imm5[0]
1 1
.names core.$27[1] core.i_imm5[1]
1 1
.names core.$27[2] core.i_imm5[2]
1 1
.names core.$27[3] core.i_imm5[3]
1 1
.names core.$27[4] core.i_imm5[4]
1 1
.names core.i_type1 core.i_imm8[0]
1 1
.names core.$27[1] core.i_imm8[1]
1 1
.names core.$27[2] core.i_imm8[2]
1 1
.names core.$27[3] core.i_imm8[3]
1 1
.names core.$27[4] core.i_imm8[4]
1 1
.names core.$27[5] core.i_imm8[5]
1 1
.names core.$27[6] core.i_imm8[6]
1 1
.names core.$27[7] core.i_imm8[7]
1 1
.names core.$27[2] core.i_regX[0]
1 1
.names core.$27[3] core.i_regX[1]
1 1
.names core.$27[4] core.i_regX[2]
1 1
.names core.$27[5] core.i_regY[0]
1 1
.names core.$27[6] core.i_regY[1]
1 1
.names core.$27[7] core.i_regY[2]
1 1
.names core.$27[8] core.i_regZ[0]
1 1
.names core.$27[9] core.i_regZ[1]
1 1
.names core.$27[10] core.i_regZ[2]
1 1
.names core.$27[1] core.i_shift[0]
1 1
.names core.$27[2] core.i_shift[1]
1 1
.names core.$27[3] core.i_shift[2]
1 1
.names core.$27[4] core.i_shift[3]
1 1
.names core.i_code1 core.i_store
1 1
.names core.i_type1 core.i_type2[0]
1 1
.names core.$27[1] core.i_type2[1]
1 1
.names mem_rdport_memory_r_addr[0] core.memory_r_addr[0]
1 1
.names mem_rdport_memory_r_addr[1] core.memory_r_addr[1]
1 1
.names mem_rdport_memory_r_addr[2] core.memory_r_addr[2]
1 1
.names mem_rdport_memory_r_addr[3] core.memory_r_addr[3]
1 1
.names mem_rdport_memory_r_addr[4] core.memory_r_addr[4]
1 1
.names _0_[0] core.memory_r_data[0]
1 1
.names _0_[1] core.memory_r_data[1]
1 1
.names _0_[2] core.memory_r_data[2]
1 1
.names _0_[3] core.memory_r_data[3]
1 1
.names _0_[4] core.memory_r_data[4]
1 1
.names _0_[5] core.memory_r_data[5]
1 1
.names _0_[6] core.memory_r_data[6]
1 1
.names _0_[7] core.memory_r_data[7]
1 1
.names _0_[8] core.memory_r_data[8]
1 1
.names _0_[9] core.memory_r_data[9]
1 1
.names _0_[10] core.memory_r_data[10]
1 1
.names _0_[11] core.memory_r_data[11]
1 1
.names _0_[12] core.memory_r_data[12]
1 1
.names _0_[13] core.memory_r_data[13]
1 1
.names _0_[14] core.memory_r_data[14]
1 1
.names _0_[15] core.memory_r_data[15]
1 1
.names core.$next\memory_r_en core.memory_r_en
1 1
.names mem_wrport_memory_w_addr[0] core.memory_w_addr[0]
1 1
.names mem_wrport_memory_w_addr[1] core.memory_w_addr[1]
1 1
.names mem_wrport_memory_w_addr[2] core.memory_w_addr[2]
1 1
.names mem_wrport_memory_w_addr[3] core.memory_w_addr[3]
1 1
.names mem_wrport_memory_w_addr[4] core.memory_w_addr[4]
1 1
.names mem_wrport_memory_w_data[0] core.memory_w_data[0]
1 1
.names mem_wrport_memory_w_data[1] core.memory_w_data[1]
1 1
.names mem_wrport_memory_w_data[2] core.memory_w_data[2]
1 1
.names mem_wrport_memory_w_data[3] core.memory_w_data[3]
1 1
.names mem_wrport_memory_w_data[4] core.memory_w_data[4]
1 1
.names mem_wrport_memory_w_data[5] core.memory_w_data[5]
1 1
.names mem_wrport_memory_w_data[6] core.memory_w_data[6]
1 1
.names mem_wrport_memory_w_data[7] core.memory_w_data[7]
1 1
.names mem_wrport_memory_w_data[8] core.memory_w_data[8]
1 1
.names mem_wrport_memory_w_data[9] core.memory_w_data[9]
1 1
.names mem_wrport_memory_w_data[10] core.memory_w_data[10]
1 1
.names mem_wrport_memory_w_data[11] core.memory_w_data[11]
1 1
.names mem_wrport_memory_w_data[12] core.memory_w_data[12]
1 1
.names mem_wrport_memory_w_data[13] core.memory_w_data[13]
1 1
.names mem_wrport_memory_w_data[14] core.memory_w_data[14]
1 1
.names mem_wrport_memory_w_data[15] core.memory_w_data[15]
1 1
.names core.$next\memory_w_en core.memory_w_en
1 1
.names r_win[0] core.r_win[0]
1 1
.names r_win[1] core.r_win[1]
1 1
.names rst core.rst
1 1
.names core.i_type1 core.s_insn[0]
1 1
.names core.$27[1] core.s_insn[1]
1 1
.names core.$27[2] core.s_insn[2]
1 1
.names core.$27[3] core.s_insn[3]
1 1
.names core.$27[4] core.s_insn[4]
1 1
.names core.$27[5] core.s_insn[5]
1 1
.names core.$27[6] core.s_insn[6]
1 1
.names core.$27[7] core.s_insn[7]
1 1
.names core.$27[8] core.s_insn[8]
1 1
.names core.$27[9] core.s_insn[9]
1 1
.names core.$27[10] core.s_insn[10]
1 1
.names core.i_code1 core.s_insn[11]
1 1
.names core.i_ext core.s_insn[12]
1 1
.names core.$27[13] core.s_insn[13]
1 1
.names core.$27[14] core.s_insn[14]
1 1
.names core.i_clsC core.s_insn[15]
1 1
.names core.s_s core.s_res[15]
1 1
.names core.s_c core.s_res[16]
1 1
.names clk core.sru.clk
1 1
.names rst core.sru.rst
1 1
.names _0_[0] core.sru.s_i[0]
1 1
.names _0_[1] core.sru.s_i[1]
1 1
.names _0_[2] core.sru.s_i[2]
1 1
.names _0_[3] core.sru.s_i[3]
1 1
.names _0_[4] core.sru.s_i[4]
1 1
.names _0_[5] core.sru.s_i[5]
1 1
.names _0_[6] core.sru.s_i[6]
1 1
.names _0_[7] core.sru.s_i[7]
1 1
.names _0_[8] core.sru.s_i[8]
1 1
.names _0_[9] core.sru.s_i[9]
1 1
.names _0_[10] core.sru.s_i[10]
1 1
.names _0_[11] core.sru.s_i[11]
1 1
.names _0_[12] core.sru.s_i[12]
1 1
.names _0_[13] core.sru.s_i[13]
1 1
.names _0_[14] core.sru.s_i[14]
1 1
.names _0_[15] core.sru.s_i[15]
1 1
.names core.$next\sru_s_c core.sru.s_l[0]
1 1
.names core.sru.r_o[0] core.sru.s_l[1]
1 1
.names core.sru.r_o[1] core.sru.s_l[2]
1 1
.names core.sru.r_o[2] core.sru.s_l[3]
1 1
.names core.sru.r_o[3] core.sru.s_l[4]
1 1
.names core.sru.r_o[4] core.sru.s_l[5]
1 1
.names core.sru.r_o[5] core.sru.s_l[6]
1 1
.names core.sru.r_o[6] core.sru.s_l[7]
1 1
.names core.sru.r_o[7] core.sru.s_l[8]
1 1
.names core.sru.r_o[8] core.sru.s_l[9]
1 1
.names core.sru.r_o[9] core.sru.s_l[10]
1 1
.names core.sru.r_o[10] core.sru.s_l[11]
1 1
.names core.sru.r_o[11] core.sru.s_l[12]
1 1
.names core.sru.r_o[12] core.sru.s_l[13]
1 1
.names core.sru.r_o[13] core.sru.s_l[14]
1 1
.names core.sru.r_o[14] core.sru.s_l[15]
1 1
.names core.sru.r_o[1] core.sru.s_r[0]
1 1
.names core.sru.r_o[2] core.sru.s_r[1]
1 1
.names core.sru.r_o[3] core.sru.s_r[2]
1 1
.names core.sru.r_o[4] core.sru.s_r[3]
1 1
.names core.sru.r_o[5] core.sru.s_r[4]
1 1
.names core.sru.r_o[6] core.sru.s_r[5]
1 1
.names core.sru.r_o[7] core.sru.s_r[6]
1 1
.names core.sru.r_o[8] core.sru.s_r[7]
1 1
.names core.sru.r_o[9] core.sru.s_r[8]
1 1
.names core.sru.r_o[10] core.sru.s_r[9]
1 1
.names core.sru.r_o[11] core.sru.s_r[10]
1 1
.names core.sru.r_o[12] core.sru.s_r[11]
1 1
.names core.sru.r_o[13] core.sru.s_r[12]
1 1
.names core.sru.r_o[14] core.sru.s_r[13]
1 1
.names core.sru.r_o[15] core.sru.s_r[14]
1 1
.names core.$next\sru_s_c core.sru.s_r[15]
1 1
.names core.sru.r_o[0] core.sru_r_o[0]
1 1
.names core.sru.r_o[1] core.sru_r_o[1]
1 1
.names core.sru.r_o[2] core.sru_r_o[2]
1 1
.names core.sru.r_o[3] core.sru_r_o[3]
1 1
.names core.sru.r_o[4] core.sru_r_o[4]
1 1
.names core.sru.r_o[5] core.sru_r_o[5]
1 1
.names core.sru.r_o[6] core.sru_r_o[6]
1 1
.names core.sru.r_o[7] core.sru_r_o[7]
1 1
.names core.sru.r_o[8] core.sru_r_o[8]
1 1
.names core.sru.r_o[9] core.sru_r_o[9]
1 1
.names core.sru.r_o[10] core.sru_r_o[10]
1 1
.names core.sru.r_o[11] core.sru_r_o[11]
1 1
.names core.sru.r_o[12] core.sru_r_o[12]
1 1
.names core.sru.r_o[13] core.sru_r_o[13]
1 1
.names core.sru.r_o[14] core.sru_r_o[14]
1 1
.names core.sru.r_o[15] core.sru_r_o[15]
1 1
.names core.$next\sru_s_c core.sru_s_c
1 1
.names _0_[0] core.sru_s_i[0]
1 1
.names _0_[1] core.sru_s_i[1]
1 1
.names _0_[2] core.sru_s_i[2]
1 1
.names _0_[3] core.sru_s_i[3]
1 1
.names _0_[4] core.sru_s_i[4]
1 1
.names _0_[5] core.sru_s_i[5]
1 1
.names _0_[6] core.sru_s_i[6]
1 1
.names _0_[7] core.sru_s_i[7]
1 1
.names _0_[8] core.sru_s_i[8]
1 1
.names _0_[9] core.sru_s_i[9]
1 1
.names _0_[10] core.sru_s_i[10]
1 1
.names _0_[11] core.sru_s_i[11]
1 1
.names _0_[12] core.sru_s_i[12]
1 1
.names _0_[13] core.sru_s_i[13]
1 1
.names _0_[14] core.sru_s_i[14]
1 1
.names _0_[15] core.sru_s_i[15]
1 1
.names _0_[0] mem_rdport_memory_r_data[0]
1 1
.names _0_[1] mem_rdport_memory_r_data[1]
1 1
.names _0_[2] mem_rdport_memory_r_data[2]
1 1
.names _0_[3] mem_rdport_memory_r_data[3]
1 1
.names _0_[4] mem_rdport_memory_r_data[4]
1 1
.names _0_[5] mem_rdport_memory_r_data[5]
1 1
.names _0_[6] mem_rdport_memory_r_data[6]
1 1
.names _0_[7] mem_rdport_memory_r_data[7]
1 1
.names _0_[8] mem_rdport_memory_r_data[8]
1 1
.names _0_[9] mem_rdport_memory_r_data[9]
1 1
.names _0_[10] mem_rdport_memory_r_data[10]
1 1
.names _0_[11] mem_rdport_memory_r_data[11]
1 1
.names _0_[12] mem_rdport_memory_r_data[12]
1 1
.names _0_[13] mem_rdport_memory_r_data[13]
1 1
.names _0_[14] mem_rdport_memory_r_data[14]
1 1
.names _0_[15] mem_rdport_memory_r_data[15]
1 1
.names core.$next\memory_r_en mem_rdport_memory_r_en
1 1
.names core.$next\memory_w_en mem_wrport_memory_w_en
1 1
.end
