,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/MahmouodMagdi/Clock-Domain-Crossing-Synchronizers.git,2024-02-26 11:54:41+00:00,"Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference for understanding and implementing robust clock domain crossing solutions in digital systems.",3,MahmouodMagdi/Clock-Domain-Crossing-Synchronizers,763491215,Verilog,Clock-Domain-Crossing-Synchronizers,273,37,2024-04-03 16:16:27+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul.git,2024-03-05 15:56:05+00:00,"Tiny ASIC implementation for ""The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits"" matrix multiplication unit",1,rejunity/tiny-asic-1_58bit-matrix-mul,767612356,Verilog,tiny-asic-1_58bit-matrix-mul,9592,32,2024-04-10 17:05:26+00:00,"['asic', 'llm-inference', 'systolic-arrays', 'tinytapeout']",https://api.github.com/licenses/apache-2.0
2,https://github.com/mohamedazizbelhouchet/RISC-V-PIPELINED-PROCESSOR-Implementation.git,2024-02-29 22:58:48+00:00,"This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The RISC-V ISA is a free and open standard ISA designed for all types of computing devices, from embedded systems to supercomputers",1,mohamedazizbelhouchet/RISC-V-PIPELINED-PROCESSOR-Implementation,765434391,Verilog,RISC-V-PIPELINED-PROCESSOR-Implementation,50,13,2024-03-29 23:42:03+00:00,[],None
3,https://github.com/Cisco-Talos/badgerboard.git,2024-02-27 20:58:23+00:00,,4,Cisco-Talos/badgerboard,764306201,Verilog,badgerboard,42,13,2024-04-10 21:03:44+00:00,[],https://api.github.com/licenses/apache-2.0
4,https://github.com/RndMnkIII/Analogizer.git,2024-03-05 15:53:06+00:00,Wiki and info about the Analogizer-FPGA adapter for the Analogue Pocket console,0,RndMnkIII/Analogizer,767610944,Verilog,Analogizer,7640,12,2024-04-11 10:31:08+00:00,[],None
5,https://github.com/fluctlight001/Generic-Cache-Module.git,2024-02-29 08:40:24+00:00,适用于龙芯杯团队赛入门选手的应急cache模块,0,fluctlight001/Generic-Cache-Module,765078732,Verilog,Generic-Cache-Module,29,12,2024-03-31 14:21:10+00:00,[],None
6,https://github.com/SahilPrabhu/riscv-vsd.git,2024-02-17 10:13:21+00:00,,3,SahilPrabhu/riscv-vsd,758868046,Verilog,riscv-vsd,78,6,2024-03-17 22:39:02+00:00,[],None
7,https://github.com/mikeakohn/micro68k.git,2024-02-28 22:45:51+00:00,Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.,0,mikeakohn/micro68k,764895412,Verilog,micro68k,141,6,2024-04-07 15:02:45+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/adwait/asplos24-micro-update-lifting.git,2024-03-04 04:34:26+00:00,Companion artifact for ASPLOS '24: Lifting Micro-Update Models from RTL,0,adwait/asplos24-micro-update-lifting,766763227,Verilog,asplos24-micro-update-lifting,27053,4,2024-03-13 20:25:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
9,https://github.com/mvgprasanth/Systolic-Array-Matrix-Multiplication.git,2024-02-20 17:55:36+00:00,Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256,0,mvgprasanth/Systolic-Array-Matrix-Multiplication,760664665,Verilog,Systolic-Array-Matrix-Multiplication,2660,4,2024-03-25 08:57:14+00:00,[],None
10,https://github.com/YooLc/FPGA-STG.git,2024-02-20 05:51:50+00:00,浙江大学 2023-2024 秋冬学期 《数字逻辑设计》大作业,0,YooLc/FPGA-STG,760280735,Verilog,FPGA-STG,18619,3,2024-03-16 07:03:50+00:00,[],https://api.github.com/licenses/gpl-3.0
11,https://github.com/MusabMasalmah/Traffic-Light-Controller.git,2024-03-03 20:09:45+00:00,,0,MusabMasalmah/Traffic-Light-Controller,766640529,Verilog,Traffic-Light-Controller,2078,3,2024-03-22 20:40:30+00:00,[],None
12,https://github.com/H-Hyunmin/ISEE_Course_Materials.git,2024-02-22 16:00:00+00:00,ISEE相关课程的资料,0,H-Hyunmin/ISEE_Course_Materials,761853087,Verilog,ISEE_Course_Materials,214248,3,2024-03-19 01:51:17+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/LSC-Unicamp/riscv-isa-ci-controller.git,2024-02-17 23:49:59+00:00,controller module for RISC-V core CI/CD,0,LSC-Unicamp/riscv-isa-ci-controller,759205760,Verilog,riscv-isa-ci-controller,79,3,2024-03-11 16:30:40+00:00,"['fpga', 'riscv', 'verilog']",https://api.github.com/licenses/gpl-3.0
14,https://github.com/mubashar2126/Verilog-by-Learn-with-Mubashar.git,2024-02-16 18:55:25+00:00,,0,mubashar2126/Verilog-by-Learn-with-Mubashar,758643219,Verilog,Verilog-by-Learn-with-Mubashar,28,2,2024-02-19 15:52:11+00:00,[],None
15,https://github.com/RTimothyEdwards/sky130_ef_ip__samplehold.git,2024-03-01 15:41:37+00:00,"Analog 3.3V sample and hold circuit, with buffered output",0,RTimothyEdwards/sky130_ef_ip__samplehold,765776635,Verilog,sky130_ef_ip__samplehold,349,2,2024-03-02 11:35:32+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/mpcmu/Fabric-to-Silicon.git,2024-03-03 04:48:13+00:00,,0,mpcmu/Fabric-to-Silicon,766375812,Verilog,Fabric-to-Silicon,396871,2,2024-03-03 17:26:13+00:00,[],None
17,https://github.com/jjL357/SYSU_Computer-Organization-and-Design.git,2024-03-02 04:20:06+00:00,中山大学计算机学院计算机组成原理实验作业及流水线CPU课程设计,0,jjL357/SYSU_Computer-Organization-and-Design,766001119,Verilog,SYSU_Computer-Organization-and-Design,26718,2,2024-03-25 11:06:40+00:00,[],None
18,https://github.com/JHAO-YU-WEI/Depth-wise-separable-convolution-and-RLC-Encoding.git,2024-03-03 16:22:15+00:00,Depth-wise separable convolution and RLC Encoding,0,JHAO-YU-WEI/Depth-wise-separable-convolution-and-RLC-Encoding,766570264,Verilog,Depth-wise-separable-convolution-and-RLC-Encoding,9,2,2024-04-13 08:44:23+00:00,[],None
19,https://github.com/danielespo/Solving-SAT-in-FPGA-UCSB.git,2024-02-26 20:27:11+00:00,Creating a hardware solver in Verilog and then uploading to FPGA and connecting to a PC to solve SAT problems.,1,danielespo/Solving-SAT-in-FPGA-UCSB,763732840,Verilog,Solving-SAT-in-FPGA-UCSB,1455,2,2024-03-11 21:04:52+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/open-photonics/lightning.git,2024-03-04 20:29:46+00:00,Up-to-date [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference,0,open-photonics/lightning,767169008,Verilog,lightning,14703,2,2024-03-15 03:58:45+00:00,"['fpga-soc', 'photonic-computing', 'rfsoc', 'verilog', 'in-network-computing', 'inference-serving', 'machine-learning-systems', 'smartnic']",https://api.github.com/licenses/mit
21,https://github.com/bogibso15/efabless-tt-fpga-dl-demo.git,2024-02-26 20:59:13+00:00,,1,bogibso15/efabless-tt-fpga-dl-demo,763744593,Verilog,efabless-tt-fpga-dl-demo,84,2,2024-03-07 14:29:51+00:00,[],https://api.github.com/licenses/apache-2.0
22,https://github.com/MikhaelKaa/Z80BD.git,2024-02-20 18:57:06+00:00,,0,MikhaelKaa/Z80BD,760690937,Verilog,Z80BD,15044,2,2024-03-29 22:55:18+00:00,[],None
23,https://github.com/AlejoHenao8/G2-E2_Digital-I.git,2024-02-19 15:02:02+00:00,Laboratorio de Electrónica Digital I,0,AlejoHenao8/G2-E2_Digital-I,759904871,Verilog,G2-E2_Digital-I,28335,2,2024-03-09 23:08:34+00:00,[],None
24,https://github.com/supojui/NYCU-ICLAB-2023-FALL.git,2024-02-19 06:06:53+00:00,,1,supojui/NYCU-ICLAB-2023-FALL,759681472,Verilog,NYCU-ICLAB-2023-FALL,78624,2,2024-04-06 13:28:58+00:00,[],None
25,https://github.com/bogibso15/efabless-tt06-verilog-template.git,2024-02-26 21:00:03+00:00,,1,bogibso15/efabless-tt06-verilog-template,763744873,Verilog,efabless-tt06-verilog-template,172,2,2024-04-10 18:49:10+00:00,[],https://api.github.com/licenses/apache-2.0
26,https://github.com/TwingleMora/Design-Starter.git,2024-03-05 19:18:28+00:00,,2,TwingleMora/Design-Starter,767717158,Verilog,Design-Starter,3303,2,2024-04-02 13:12:08+00:00,[],None
27,https://github.com/Paschalis/Computer-Organization-Verilog-GTKWave.git,2024-02-28 10:50:15+00:00,Verilog files for simulating hardware designs.,0,Paschalis/Computer-Organization-Verilog-GTKWave,764585033,Verilog,Computer-Organization-Verilog-GTKWave,15365,2,2024-03-14 18:41:53+00:00,[],https://api.github.com/licenses/gpl-3.0
28,https://github.com/Chonghao0109/2023-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level.git,2024-02-21 06:24:34+00:00,Laser Treatment,0,Chonghao0109/2023-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level,761049579,Verilog,2023-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level,64,1,2024-03-22 03:32:14+00:00,[],None
29,https://github.com/wushaoyi/FPGA_ov5640_test.git,2024-03-05 07:34:45+00:00,基于FPGA和ov5640的实时图像采集及灰度转换系统,0,wushaoyi/FPGA_ov5640_test,767380346,Verilog,FPGA_ov5640_test,51,1,2024-03-24 13:37:21+00:00,[],None
30,https://github.com/mangelajo/orangecrab-usb.git,2024-02-22 22:22:34+00:00,"USB examples for the Orangecrab FPGA board, based on FPGA-USB-Device",0,mangelajo/orangecrab-usb,762002471,Verilog,orangecrab-usb,16,1,2024-02-23 21:25:05+00:00,[],None
31,https://github.com/Vikkdsun/AURORA.git,2024-03-01 03:51:00+00:00,A project of AURORA 8B/10B.,0,Vikkdsun/AURORA,765509151,Verilog,AURORA,10,1,2024-03-01 06:39:33+00:00,[],None
32,https://github.com/arhamhashmi01/openlane-verification.git,2024-02-23 16:41:49+00:00,"This repository offers a compact design verification flow using OpenLANE. Scripts cover synthesis correctness, functional and power verification, DRC/LVS, timing analysis, and reliability checks. Contributions are welcome.",0,arhamhashmi01/openlane-verification,762374622,Verilog,openlane-verification,46383,1,2024-03-26 19:37:22+00:00,"['cts', 'gds', 'klayout', 'placement', 'synthesis', 'verification', 'floorplan', 'netlist', 'netlist-simulation-', 'openlane', 'openlane-flow', 'openlane-github-', 'opensource']",None
33,https://github.com/Liusuthu/Five-Pipeline-Stage-CPU.git,2024-02-29 03:36:18+00:00,My Homework Report of Five-Pipeline- Stage-CPU,0,Liusuthu/Five-Pipeline-Stage-CPU,764975173,Verilog,Five-Pipeline-Stage-CPU,4258,1,2024-02-29 04:08:16+00:00,[],None
34,https://github.com/abdelazeem201/SoC-FPGA.git,2024-02-29 08:11:17+00:00,System-on-a-Chip Field-Programmable Gate Array (SoC-FPGA) ,0,abdelazeem201/SoC-FPGA,765066376,Verilog,SoC-FPGA,81,1,2024-03-12 06:43:56+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/RTimothyEdwards/sky130_ef_ip__instramp.git,2024-02-28 15:32:33+00:00,Instrumentation amplifier (analog IP example),2,RTimothyEdwards/sky130_ef_ip__instramp,764717309,Verilog,sky130_ef_ip__instramp,297,1,2024-03-02 11:35:30+00:00,[],https://api.github.com/licenses/apache-2.0
36,https://github.com/lyw19b/SkyboxGPU.git,2024-02-29 11:28:30+00:00,An Open GPU 3D graphics framework implemented VulKan ,0,lyw19b/SkyboxGPU,765150977,Verilog,SkyboxGPU,341684,1,2024-04-06 14:39:12+00:00,[],https://api.github.com/licenses/apache-2.0
37,https://github.com/Vermaaaaaa/FPGA-Starter.git,2024-02-22 18:45:27+00:00,,0,Vermaaaaaa/FPGA-Starter,761927238,Verilog,FPGA-Starter,17,1,2024-02-22 18:53:52+00:00,[],None
38,https://github.com/Yuvasri-b/30-Days-of-RTL-Learning.git,2024-02-14 10:48:32+00:00,This repository includes 30 days of RTL coding in Multisim and Xilinx- Vivado software. ,0,Yuvasri-b/30-Days-of-RTL-Learning,757364371,Verilog,30-Days-of-RTL-Learning,6899,1,2024-03-29 14:18:16+00:00,[],None
39,https://github.com/quyenpro123/i2c_master_slave.git,2024-02-16 08:36:39+00:00,,0,quyenpro123/i2c_master_slave,758400391,Verilog,i2c_master_slave,1868,1,2024-03-04 04:01:08+00:00,[],None
40,https://github.com/AhmedNader24/MIPS-Pipelined-Architecture.git,2024-03-03 21:46:57+00:00,"Implementation of the pipelined MIPS processor incorporates several beneficial features, including full bypassing and dynamic branch prediction.",0,AhmedNader24/MIPS-Pipelined-Architecture,766665733,Verilog,MIPS-Pipelined-Architecture,6,1,2024-03-05 20:55:04+00:00,[],None
41,https://github.com/Muhammed-Hamzaa/rv32i_pipelined.git,2024-02-22 13:07:41+00:00,5 stage pipelined processor,0,Muhammed-Hamzaa/rv32i_pipelined,761768865,Verilog,rv32i_pipelined,9,1,2024-02-23 17:02:32+00:00,[],None
42,https://github.com/PavanCGowda/vsd_workshop.git,2024-02-18 13:34:57+00:00,,1,PavanCGowda/vsd_workshop,759395682,Verilog,vsd_workshop,711,1,2024-02-26 15:41:23+00:00,[],None
43,https://github.com/Hrancheng/CI_Server.git,2024-02-26 09:03:06+00:00,,0,Hrancheng/CI_Server,763419631,Verilog,CI_Server,5,1,2024-02-28 08:29:08+00:00,[],None
44,https://github.com/CompileMyLife/ClosedLoopPID-MicroBlazeAXI-FreeRTOS.git,2024-02-20 02:02:38+00:00,A closed loop PID controller running on FreeRTOS on MicroBlaze AXI based soft core interfaced with a MPU-6050 Accelerometer/Gyroscope module.,0,CompileMyLife/ClosedLoopPID-MicroBlazeAXI-FreeRTOS,760215434,Verilog,ClosedLoopPID-MicroBlazeAXI-FreeRTOS,118704,1,2024-03-04 05:54:53+00:00,[],https://api.github.com/licenses/gpl-3.0
45,https://github.com/Ashwin-Rajesh/riscv.git,2024-02-21 21:20:56+00:00,A RISC V processor with memory hierarchy with separate instruction and data cache (tested on FPGA with GCC compiled code),0,Ashwin-Rajesh/riscv,761431515,Verilog,riscv,2660,1,2024-03-09 06:26:40+00:00,[],None
46,https://github.com/mattvenn/tt06-analog-r2r-dac.git,2024-02-15 12:31:06+00:00,,1,mattvenn/tt06-analog-r2r-dac,758000681,Verilog,tt06-analog-r2r-dac,40193,1,2024-04-07 04:24:57+00:00,[],https://api.github.com/licenses/apache-2.0
47,https://github.com/dinoboards/V9958-Super.git,2024-02-25 02:07:53+00:00,FPGA Tang Nano 20K implemention of V9958 128K for Yellow MSX Boards (forked from https://github.com/lfantoniosi/tn_vdp),0,dinoboards/V9958-Super,762900571,Verilog,V9958-Super,183231,1,2024-04-13 10:15:14+00:00,[],https://api.github.com/licenses/bsd-3-clause
48,https://github.com/muhammedaddeell/Spartan6DSP_ALSU.git,2024-02-22 16:45:01+00:00,,0,muhammedaddeell/Spartan6DSP_ALSU,761874977,Verilog,Spartan6DSP_ALSU,1489,1,2024-02-22 17:01:54+00:00,[],None
49,https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board.git,2024-02-18 09:01:51+00:00,A 4-week Research Internship on RISC-V using VSDSquadron Mini RISC-V Dev Board,0,chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board,759320376,Verilog,A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board,511,1,2024-02-29 12:17:56+00:00,[],None
50,https://github.com/Bheeshmaverma/16-Bit-Vedic-Multiplier.git,2024-03-02 17:15:37+00:00,,0,Bheeshmaverma/16-Bit-Vedic-Multiplier,766224928,Verilog,16-Bit-Vedic-Multiplier,3,1,2024-03-18 18:17:47+00:00,[],None
51,https://github.com/SrCoffeee/Elec_Dig_1.git,2024-02-21 15:20:18+00:00,,1,SrCoffeee/Elec_Dig_1,761280420,Verilog,Elec_Dig_1,269,1,2024-03-09 15:22:06+00:00,[],None
52,https://github.com/ShahnamFeyzian/Computer-Aided-Design-Course.git,2024-02-19 08:55:14+00:00,,0,ShahnamFeyzian/Computer-Aided-Design-Course,759743860,Verilog,Computer-Aided-Design-Course,3780,1,2024-04-01 13:14:30+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/qian160/booth_wallace_mult32_signed.git,2024-02-28 16:15:40+00:00,,0,qian160/booth_wallace_mult32_signed,764739063,Verilog,booth_wallace_mult32_signed,209,1,2024-04-08 00:27:56+00:00,[],None
54,https://github.com/DafterT/Verilog_labs.git,2024-02-20 12:30:51+00:00,,0,DafterT/Verilog_labs,760440394,Verilog,Verilog_labs,39499,1,2024-03-05 19:06:26+00:00,[],None
55,https://github.com/SSHHRREEY/100daysofrtl.git,2024-02-19 09:34:20+00:00,,0,SSHHRREEY/100daysofrtl,759760571,Verilog,100daysofrtl,10238,1,2024-04-11 03:30:19+00:00,[],None
56,https://github.com/gregory-chekler/VLSI_Soduku.git,2024-02-25 22:01:31+00:00,,0,gregory-chekler/VLSI_Soduku,763231319,Verilog,VLSI_Soduku,2455,1,2024-04-11 20:57:48+00:00,[],None
57,https://github.com/enieman/uart_programmable_rv32i.git,2024-03-05 19:54:51+00:00,Simplified RISC-V 32I CPU Programmable via UART,0,enieman/uart_programmable_rv32i,767731308,Verilog,uart_programmable_rv32i,82,1,2024-03-19 23:22:52+00:00,[],https://api.github.com/licenses/apache-2.0
58,https://github.com/mikeakohn/micro86.git,2024-02-19 01:06:29+00:00,Intel x86 (32 bit with unneeded instructions removed) in an FPGA.,0,mikeakohn/micro86,759603002,Verilog,micro86,260,1,2024-02-19 18:28:04+00:00,[],https://api.github.com/licenses/mit
59,https://github.com/GeNoX88/iclab2023fall.git,2024-02-26 07:00:21+00:00,這是我修習交大112年上學期「積體電路設計實驗」時寫過的所有lab,0,GeNoX88/iclab2023fall,763370872,Verilog,iclab2023fall,2206,1,2024-04-07 16:25:35+00:00,[],None
60,https://github.com/S-Abolfazl/Single-Cycle-Processor.git,2024-02-22 07:52:23+00:00,a single cycle processor for some instruction that is not public,0,S-Abolfazl/Single-Cycle-Processor,761637987,Verilog,Single-Cycle-Processor,209,1,2024-02-22 08:15:06+00:00,[],None
61,https://github.com/RTimothyEdwards/sky130_ef_ip__ccomp3v.git,2024-03-01 15:40:41+00:00,"Continuous analog comparator, 1mV resolution",0,RTimothyEdwards/sky130_ef_ip__ccomp3v,765776200,Verilog,sky130_ef_ip__ccomp3v,169,1,2024-03-02 11:35:31+00:00,[],https://api.github.com/licenses/apache-2.0
62,https://github.com/JHAO-YU-WEI/Floating-Point-Number-Multiplier.git,2024-03-03 17:02:25+00:00,IC Design flow,0,JHAO-YU-WEI/Floating-Point-Number-Multiplier,766583665,Verilog,Floating-Point-Number-Multiplier,5,1,2024-04-13 08:44:01+00:00,[],None
63,https://github.com/mbaykenar/caravel-test.git,2024-02-29 06:46:15+00:00,,0,mbaykenar/caravel-test,765033639,Verilog,caravel-test,11940,1,2024-03-06 21:22:09+00:00,[],https://api.github.com/licenses/apache-2.0
64,https://github.com/Constantin-Alexandru/Arbiter-PUF-FPGA.git,2024-02-19 11:19:23+00:00,A Verilog Arbiter PUF implementation on FPGA.,0,Constantin-Alexandru/Arbiter-PUF-FPGA,759805494,Verilog,Arbiter-PUF-FPGA,59,1,2024-03-20 07:22:00+00:00,[],None
65,https://github.com/naveng/NaveenKumar.git,2024-02-21 16:15:46+00:00,,0,naveng/NaveenKumar,761306827,Verilog,NaveenKumar,2849,1,2024-03-04 05:28:37+00:00,[],None
66,https://github.com/Anil3737/Computer-Architecture-.git,2024-02-28 14:43:04+00:00,,0,Anil3737/Computer-Architecture-,764692186,Verilog,Computer-Architecture-,26,1,2024-03-25 08:10:33+00:00,[],None
67,https://github.com/S-Abolfazl/Mips-Processor.git,2024-02-22 08:13:26+00:00,Mips processor code using verilog with pipline,0,S-Abolfazl/Mips-Processor,761646099,Verilog,Mips-Processor,90,1,2024-02-22 08:15:05+00:00,[],None
68,https://github.com/Erfan-NA/BlackJack-Verilog.git,2024-02-23 22:58:53+00:00,made functional black jack in verilog compatible with FPGA Boards,0,Erfan-NA/BlackJack-Verilog,762500821,Verilog,BlackJack-Verilog,53,1,2024-02-23 23:09:58+00:00,[],None
69,https://github.com/szym-mie/vga_src.git,2024-02-26 14:40:27+00:00,,0,szym-mie/vga_src,763568972,Verilog,vga_src,18,1,2024-03-23 19:15:44+00:00,[],None
70,https://github.com/Vikkdsun/GT.git,2024-02-27 03:15:29+00:00,A project of GT.,0,Vikkdsun/GT,763855683,Verilog,GT,231,1,2024-02-27 03:22:16+00:00,[],None
71,https://github.com/mohos455/SPI-Master-Slave.git,2024-02-14 22:36:28+00:00,,0,mohos455/SPI-Master-Slave,757750610,Verilog,SPI-Master-Slave,5,1,2024-02-15 09:43:56+00:00,[],None
72,https://github.com/yeshwanthkattta/MIPS-Project.git,2024-02-22 19:22:56+00:00,"Design and verification of a 8-bit MIPS processor, integrating modules such as the Instruction Register, Control FSM, Register File, ALU, ALU Control, and Program Counter. Employed Verilog for RTL design , closely mirroring the functionalities and verification approaches to UVM environments. Crafted schematics and layouts with Virtuoso.",0,yeshwanthkattta/MIPS-Project,761941964,Verilog,MIPS-Project,371,1,2024-02-28 21:06:53+00:00,[],None
73,https://github.com/rampa069/ZEMMIX-poseidon.git,2024-02-19 10:36:28+00:00,Zemmix core on poseidon boards,1,rampa069/ZEMMIX-poseidon,759787854,Verilog,ZEMMIX-poseidon,239,1,2024-02-21 15:09:28+00:00,[],None
74,https://github.com/lyw19b/VortexGPU.git,2024-02-29 11:14:56+00:00,An Open GPU,1,lyw19b/VortexGPU,765145357,Verilog,VortexGPU,319535,1,2024-03-31 14:13:42+00:00,[],https://api.github.com/licenses/apache-2.0
75,https://github.com/NUISTverbena/Digital-clock-with-serial-communication.git,2024-02-15 14:36:56+00:00,,0,NUISTverbena/Digital-clock-with-serial-communication,758055136,Verilog,Digital-clock-with-serial-communication,20,1,2024-03-15 08:51:59+00:00,[],None
76,https://github.com/x1be1/xibei-s-HDL-bits-.git,2024-02-14 13:38:34+00:00,HDL_bits reference answer,0,x1be1/xibei-s-HDL-bits-,757431833,Verilog,xibei-s-HDL-bits-,66,1,2024-02-14 13:52:16+00:00,[],None
77,https://github.com/shereenIbdah/Multi-Cycle-RISC-Processor-In-Verilog-.git,2024-02-27 19:18:33+00:00," design, and implementation of a Multi Cycle Processor  according to a given RISC instruction set.",0,shereenIbdah/Multi-Cycle-RISC-Processor-In-Verilog-,764265724,Verilog,Multi-Cycle-RISC-Processor-In-Verilog-,2687,1,2024-03-29 14:42:45+00:00,[],None
78,https://github.com/JHAO-YU-WEI/Design-a-Signed-Booth-multiplier-and-ALU.git,2024-03-03 11:25:14+00:00,Use Radix-4 Booth multiplier operation,0,JHAO-YU-WEI/Design-a-Signed-Booth-multiplier-and-ALU,766475301,Verilog,Design-a-Signed-Booth-multiplier-and-ALU,13,1,2024-04-13 08:43:56+00:00,[],None
79,https://github.com/abeGizaw/AccumulatorProcesor.git,2024-02-21 21:05:31+00:00,,0,abeGizaw/AccumulatorProcesor,761426280,Verilog,AccumulatorProcesor,2417,1,2024-03-16 22:10:15+00:00,[],None
80,https://github.com/phillipmmarlowe/tt06-verilog-HLS-LIF.git,2024-02-26 17:14:58+00:00,LIF Neuron rebuilt for TT6,0,phillipmmarlowe/tt06-verilog-HLS-LIF,763646862,Verilog,tt06-verilog-HLS-LIF,20,1,2024-03-23 02:43:12+00:00,[],https://api.github.com/licenses/apache-2.0
81,https://github.com/manavk15/Quantum-Computing-Emulator.git,2024-02-16 00:26:47+00:00,"- Designed a fully functional and synthesizable quantum computing emulator using Verilog, capable of complex quantum computations. - Engineered to perform matrix multiplications of size 64x64 for up to 20 matrices, demonstrating advanced computational abilities. ",0,manavk15/Quantum-Computing-Emulator,758268863,Verilog,Quantum-Computing-Emulator,713,1,2024-02-18 06:12:19+00:00,[],None
82,https://github.com/hun01222/Verilog_Practice.git,2024-03-05 06:35:11+00:00,,0,hun01222/Verilog_Practice,767358157,Verilog,Verilog_Practice,39,1,2024-03-23 00:46:14+00:00,[],None
83,https://github.com/Ibram-Kamal/Single-Cycle-RV-32I-Processor-.git,2024-02-25 20:39:32+00:00,"the RTL Verilog files for all submodules of the RISC-V processor (e.g. Register File, Instruction Memory, etc.). Then, implementing the top module of the RISC-V processor",0,Ibram-Kamal/Single-Cycle-RV-32I-Processor-,763210039,Verilog,Single-Cycle-RV-32I-Processor-,4,1,2024-03-28 10:28:18+00:00,[],None
84,https://github.com/Rohan7Gupta/nanoRV.git,2024-03-05 00:42:21+00:00,nanoRV project plans to implement a RISC-V based SOC .,0,Rohan7Gupta/nanoRV,767252471,Verilog,nanoRV,9998,1,2024-04-08 10:04:38+00:00,[],https://api.github.com/licenses/apache-2.0
85,https://github.com/JHAO-YU-WEI/The-Skyline-Problem.git,2024-03-03 11:36:55+00:00,The Skyline Problem,0,JHAO-YU-WEI/The-Skyline-Problem,766478695,Verilog,The-Skyline-Problem,12,1,2024-04-13 08:43:48+00:00,[],None
86,https://github.com/vlsi27/RISCV.git,2024-02-14 08:17:37+00:00,,0,vlsi27/RISCV,757306328,Verilog,RISCV,2,0,2024-02-14 08:36:49+00:00,[],None
87,https://github.com/vvaides27tamu/Single-Cycle-Processor.git,2024-02-14 20:50:22+00:00,,0,vvaides27tamu/Single-Cycle-Processor,757720195,Verilog,Single-Cycle-Processor,34,0,2024-02-14 20:51:49+00:00,[],None
88,https://github.com/ahmetabdullahgultekin/Original-Logic-Design-of-a-CPU.git,2024-02-17 12:43:54+00:00,,0,ahmetabdullahgultekin/Original-Logic-Design-of-a-CPU,758909488,Verilog,Original-Logic-Design-of-a-CPU,2465,0,2024-02-17 12:57:42+00:00,[],None
89,https://github.com/Karapraveen/Single_Port-_Ram.git,2024-02-16 18:43:52+00:00,,0,Karapraveen/Single_Port-_Ram,758638943,Verilog,Single_Port-_Ram,1526,0,2024-02-16 18:57:49+00:00,[],None
90,https://github.com/hasanzadeh99/Triangle-TeraHertz.git,2024-02-18 05:18:50+00:00,,0,hasanzadeh99/Triangle-TeraHertz,759266248,Verilog,Triangle-TeraHertz,43701,0,2024-02-18 05:59:29+00:00,[],None
91,https://github.com/JariAbbas01/RISCV_Single_Cycle_Core_RV32I.git,2024-02-19 11:12:33+00:00,"This repository contains a 32-bit RISC-V single-cycle core implementation, executing instructions within a single clock cycle. Built on the RISC-V ISA, it provides simplicity and efficiency for embedded systems and educational use.",0,JariAbbas01/RISCV_Single_Cycle_Core_RV32I,759802849,Verilog,RISCV_Single_Cycle_Core_RV32I,5853,0,2024-02-19 11:12:49+00:00,[],None
92,https://github.com/AndalibN/tiny_tapeout_sky130.git,2024-02-19 04:14:03+00:00,,0,AndalibN/tiny_tapeout_sky130,759649513,Verilog,tiny_tapeout_sky130,11,0,2024-02-19 04:14:09+00:00,[],https://api.github.com/licenses/apache-2.0
93,https://github.com/prashantrep/stx_cookbook.git,2024-02-18 18:58:16+00:00,,0,prashantrep/stx_cookbook,759500494,Verilog,stx_cookbook,3987,0,2024-02-18 18:59:04+00:00,[],None
94,https://github.com/Sharmilas18/Wallace-Tree-Multiplier-using-Kogge-Stone-Adder-in-VLSI-circuit-design.git,2024-02-23 00:38:34+00:00,,0,Sharmilas18/Wallace-Tree-Multiplier-using-Kogge-Stone-Adder-in-VLSI-circuit-design,762036513,Verilog,Wallace-Tree-Multiplier-using-Kogge-Stone-Adder-in-VLSI-circuit-design,221,0,2024-02-23 00:44:55+00:00,[],None
95,https://github.com/noobyco/counter-corev.git,2024-02-23 11:43:58+00:00,,0,noobyco/counter-corev,762250037,Verilog,counter-corev,4,0,2024-02-23 11:50:16+00:00,[],None
96,https://github.com/Sagarparmar04/half_adder.git,2024-02-21 16:38:40+00:00,,1,Sagarparmar04/half_adder,761317337,Verilog,half_adder,9,0,2024-02-21 16:39:08+00:00,[],None
97,https://github.com/rajkbarvadiya/RTL_TB_full-addr.git,2024-02-21 16:33:16+00:00,,1,rajkbarvadiya/RTL_TB_full-addr,761314980,Verilog,RTL_TB_full-addr,9,0,2024-02-21 16:37:55+00:00,[],None
98,https://github.com/vinaibirbal/Nios-II-Embeded-Processor.git,2024-02-21 01:52:46+00:00,Nios II Embeded Processor implemented on DE10Lite Board,0,vinaibirbal/Nios-II-Embeded-Processor,760969993,Verilog,Nios-II-Embeded-Processor,1121,0,2024-02-21 01:53:41+00:00,[],None
99,https://github.com/vinaibirbal/DE10_LiteADC.git,2024-02-21 01:42:28+00:00,ADC implemented for Voltmeter,0,vinaibirbal/DE10_LiteADC,760967001,Verilog,DE10_LiteADC,52,0,2024-02-21 01:43:14+00:00,[],None
100,https://github.com/Sahanahn/RISC-V.git,2024-02-21 19:18:48+00:00,,0,Sahanahn/RISC-V,761386909,Verilog,RISC-V,4,0,2024-02-21 19:28:30+00:00,[],None
101,https://github.com/gabisbt/Image_Processing.git,2024-02-25 18:37:28+00:00,,0,gabisbt/Image_Processing,763172946,Verilog,Image_Processing,345,0,2024-02-25 18:38:17+00:00,[],None
102,https://github.com/nithinshyam13/Quantum-Computer-Emulator-Verilog.git,2024-02-25 21:52:17+00:00,A 4 qubit quantum computer written in Verilog.,0,nithinshyam13/Quantum-Computer-Emulator-Verilog,763228977,Verilog,Quantum-Computer-Emulator-Verilog,14159,0,2024-02-25 22:10:00+00:00,[],None
103,https://github.com/mattvenn/caravel_timer_demo.git,2024-02-26 14:18:31+00:00,,0,mattvenn/caravel_timer_demo,763557838,Verilog,caravel_timer_demo,11927,0,2024-02-26 14:19:18+00:00,[],https://api.github.com/licenses/apache-2.0
104,https://github.com/ThunderCold/The-Ultimate-Code.git,2024-02-28 09:16:10+00:00,,0,ThunderCold/The-Ultimate-Code,764543416,Verilog,The-Ultimate-Code,7,0,2024-02-28 09:27:27+00:00,[],None
105,https://github.com/agnewgac/LUT5_Verilog_files.git,2024-02-28 10:10:10+00:00,,0,agnewgac/LUT5_Verilog_files,764567305,Verilog,LUT5_Verilog_files,4,0,2024-02-28 10:11:43+00:00,[],None
106,https://github.com/Chlorophytus/SharkPSG.git,2024-02-25 20:11:52+00:00,I2S-compatible programmable sound generator,0,Chlorophytus/SharkPSG,763202005,Verilog,SharkPSG,31,0,2024-02-26 23:10:51+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/Bheeshmaverma/16-Bit-ALU.git,2024-02-26 18:54:26+00:00,,0,Bheeshmaverma/16-Bit-ALU,763694748,Verilog,16-Bit-ALU,2,0,2024-02-26 18:56:48+00:00,[],None
108,https://github.com/amraliraqi/Spartan6-DSP48A1.git,2024-02-28 11:35:35+00:00,"This is a mini projet, a design for the DSP block Spartan6-DSP48A1 using Verilog. I divided the design into 3 different stages written in three modules and connected them in the top module. A simple testbench is provided in the Top_module.v file.",0,amraliraqi/Spartan6-DSP48A1,764604149,Verilog,Spartan6-DSP48A1,465,0,2024-02-28 11:38:25+00:00,[],None
109,https://github.com/lsils/benchmarks-mig.git,2024-02-27 15:35:10+00:00,Best MIG-mapped results of EPFL benchmarks,0,lsils/benchmarks-mig,764162164,Verilog,benchmarks-mig,3112,0,2024-02-27 15:39:26+00:00,[],None
110,https://github.com/AaranP/DRAM-controller.git,2024-02-27 21:55:26+00:00,,0,AaranP/DRAM-controller,764326050,Verilog,DRAM-controller,393,0,2024-02-27 22:10:18+00:00,[],None
111,https://github.com/spj0000/RISC-V-CORE.git,2024-02-21 23:13:08+00:00,,0,spj0000/RISC-V-CORE,761484979,Verilog,RISC-V-CORE,6623,0,2024-02-21 23:23:07+00:00,[],None
112,https://github.com/CORETRAITSTECHNOLOGIES/100DaysRTLREPO.git,2024-02-28 19:40:23+00:00,we code Verilog Everyday.,0,CORETRAITSTECHNOLOGIES/100DaysRTLREPO,764831040,Verilog,100DaysRTLREPO,4,0,2024-02-28 20:07:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
113,https://github.com/chandermani209/Digital-clock-using-FPGA.git,2024-02-23 11:53:34+00:00,,0,chandermani209/Digital-clock-using-FPGA,762253635,Verilog,Digital-clock-using-FPGA,14,0,2024-02-28 16:56:02+00:00,[],None
114,https://github.com/GyeonggeunJung/KECE210.git,2024-02-29 14:16:25+00:00,Korea University DIGITAL SYSTEM LAB 2022 Fall,0,GyeonggeunJung/KECE210,765226269,Verilog,KECE210,17,0,2024-02-29 14:17:16+00:00,[],None
115,https://github.com/ajoshia4/100daysofRTLcoding.git,2024-02-29 05:19:29+00:00,,0,ajoshia4/100daysofRTLcoding,765004560,Verilog,100daysofRTLcoding,8,0,2024-03-01 22:40:48+00:00,[],None
116,https://github.com/eric114610/Pikachu-Volleyball-LD-Project.git,2024-03-02 11:32:58+00:00,,0,eric114610/Pikachu-Volleyball-LD-Project,766114707,Verilog,Pikachu-Volleyball-LD-Project,199,0,2024-03-02 11:35:29+00:00,[],None
117,https://github.com/MahmoudLotfy10/CRC.git,2024-03-02 20:32:36+00:00,,0,MahmoudLotfy10/CRC,766280960,Verilog,CRC,4,0,2024-03-02 20:35:17+00:00,[],None
118,https://github.com/MKXL354/Logic-Circuit-Project.git,2024-03-02 16:31:54+00:00,A simple fighting game using Verilog. Also implemented on FPGA board.,0,MKXL354/Logic-Circuit-Project,766210828,Verilog,Logic-Circuit-Project,975,0,2024-03-02 16:33:16+00:00,[],None
119,https://github.com/jamestorre/I2C-Protocol.git,2024-02-19 14:02:21+00:00,,0,jamestorre/I2C-Protocol,759876358,Verilog,I2C-Protocol,353,0,2024-02-26 17:33:42+00:00,[],None
120,https://github.com/gary06548/Siamese-Neural-Network.git,2024-03-04 08:36:50+00:00,,0,gary06548/Siamese-Neural-Network,766846548,Verilog,Siamese-Neural-Network,9,0,2024-03-04 09:08:31+00:00,[],None
121,https://github.com/shun6-6/AXI_FULL_study.git,2024-03-04 10:48:45+00:00,AXI_FULL协议主机模块编写,0,shun6-6/AXI_FULL_study,766903062,Verilog,AXI_FULL_study,9,0,2024-03-04 10:53:15+00:00,[],None
122,https://github.com/willthesandvvich/POSIX-thingies.git,2024-02-22 03:05:30+00:00,,0,willthesandvvich/POSIX-thingies,761546441,Verilog,POSIX-thingies,18205,0,2024-03-05 04:34:30+00:00,[],None
123,https://github.com/NeedForSpeed1/FPGA_Car_Data_Mirror_Display.git,2024-03-04 14:37:40+00:00,Mirror display using n-bit multiplexer,0,NeedForSpeed1/FPGA_Car_Data_Mirror_Display,767006872,Verilog,FPGA_Car_Data_Mirror_Display,92,0,2024-03-04 15:27:32+00:00,[],None
124,https://github.com/FurryAcetylCoA/verilator-bug1.git,2024-03-01 08:49:22+00:00,,0,FurryAcetylCoA/verilator-bug1,765602326,Verilog,verilator-bug1,186,0,2024-03-04 11:46:11+00:00,[],None
125,https://github.com/knedler/ECE_275.git,2024-02-26 21:44:46+00:00,Repo for ECE 275 Pong project,0,knedler/ECE_275,763760332,Verilog,ECE_275,11,0,2024-03-05 11:09:05+00:00,[],None
126,https://github.com/Shreejalsrai/VSD.git,2024-02-20 15:29:28+00:00,,0,Shreejalsrai/VSD,760527415,Verilog,VSD,2357,0,2024-02-26 11:11:38+00:00,[],None
127,https://github.com/RanjithRSG/VLSI.git,2024-02-22 06:28:24+00:00,,0,RanjithRSG/VLSI,761606847,Verilog,VLSI,244,0,2024-02-22 06:30:06+00:00,[],None
128,https://github.com/BhattSoham/Verilog-Tutorial-for-Beginners.git,2024-02-27 23:08:09+00:00,"This is ""In Progress"" Repo for all the beginners who want to learn Digital Design using Verilog HDL.",0,BhattSoham/Verilog-Tutorial-for-Beginners,764348876,Verilog,Verilog-Tutorial-for-Beginners,1259,0,2024-03-08 03:36:10+00:00,"['digital-design', 'verilog']",None
129,https://github.com/ChipFlow/amaranth-cv32e40p.git,2024-02-22 09:40:18+00:00,CV32E40P Integration for Amaranth,0,ChipFlow/amaranth-cv32e40p,761682230,Verilog,amaranth-cv32e40p,72,0,2024-02-22 09:40:34+00:00,[],None
130,https://github.com/dpks2003/async_fifo.git,2024-02-26 16:41:00+00:00,Verilog implementaiton of Asynchronous FIFO ,0,dpks2003/async_fifo,763629385,Verilog,async_fifo,10,0,2024-02-26 17:30:54+00:00,[],None
131,https://github.com/YqGe585/Mandelbrot-Set-Visualizer.git,2024-02-15 19:18:52+00:00,Calculate and render the Mandelbrot Set using Verilog on DE1-SOC,0,YqGe585/Mandelbrot-Set-Visualizer,758176820,Verilog,Mandelbrot-Set-Visualizer,828311,0,2024-03-11 00:52:20+00:00,[],None
132,https://github.com/MuhammadWamiq003/oPenlane_practice.git,2024-02-24 08:48:06+00:00,,0,MuhammadWamiq003/oPenlane_practice,762631937,Verilog,oPenlane_practice,43317,0,2024-02-24 09:50:48+00:00,[],None
133,https://github.com/ajeethdani/ajeetkumarkdani.git,2024-02-20 10:43:54+00:00,,0,ajeethdani/ajeetkumarkdani,760395684,Verilog,ajeetkumarkdani,2287,0,2024-03-02 06:00:30+00:00,[],None
134,https://github.com/vladimir-vasyuk/delqap.git,2024-02-27 07:38:01+00:00,,0,vladimir-vasyuk/delqap,763942366,Verilog,delqap,256,0,2024-02-27 07:50:24+00:00,[],None
135,https://github.com/CN7S/2x4MeshNoC.git,2024-02-27 07:16:11+00:00,2024Spring数字IC课程设计,1,CN7S/2x4MeshNoC,763934028,Verilog,2x4MeshNoC,11658,0,2024-02-27 07:29:22+00:00,[],None
136,https://github.com/akalivaty/NTUST_Course-Hardware_Security.git,2024-03-04 13:16:42+00:00,This is an experiment in the Hardware Security course to reproduce the OMLA.,0,akalivaty/NTUST_Course-Hardware_Security,766966795,Verilog,NTUST_Course-Hardware_Security,378811,0,2024-03-22 07:39:43+00:00,[],None
137,https://github.com/eddielin0926/ic-contest.git,2024-02-24 14:27:30+00:00,,0,eddielin0926/ic-contest,762728080,Verilog,ic-contest,2015,0,2024-03-10 07:06:12+00:00,['verilog'],https://api.github.com/licenses/mit
138,https://github.com/Abinash200200/VLSI.git,2024-02-22 05:11:55+00:00,,0,Abinash200200/VLSI,761581450,Verilog,VLSI,204,0,2024-02-22 08:19:22+00:00,[],None
139,https://github.com/MariPM2/ICOM4215-Project.git,2024-03-02 23:30:31+00:00,,0,MariPM2/ICOM4215-Project,766318866,Verilog,ICOM4215-Project,341,0,2024-03-03 03:15:26+00:00,[],None
140,https://github.com/jimmy93029/computer-organization.git,2024-03-01 06:45:44+00:00,homework information refers to https://nycu-caslab.github.io/CO2024/index.html,0,jimmy93029/computer-organization,765557678,Verilog,computer-organization,674,0,2024-03-01 07:40:27+00:00,[],None
141,https://github.com/faramire/TT06-simple-clock.git,2024-03-03 21:30:45+00:00,A simple clock to demonstrate a counting circuit,0,faramire/TT06-simple-clock,766661659,Verilog,TT06-simple-clock,40,0,2024-03-03 23:49:55+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/MIR-617/VLSI.git,2024-02-22 04:57:33+00:00,,0,MIR-617/VLSI,761577387,Verilog,VLSI,267,0,2024-02-22 06:51:28+00:00,[],None
143,https://github.com/darshilshah7/usrf.git,2024-02-14 04:37:39+00:00,,0,darshilshah7/usrf,757239882,Verilog,usrf,1,0,2024-02-14 04:41:09+00:00,[],None
144,https://github.com/vishnu-kuncham/IPA_Project.git,2024-02-14 17:44:25+00:00,,0,vishnu-kuncham/IPA_Project,757539834,Verilog,IPA_Project,3242,0,2024-02-14 18:22:08+00:00,[],None
145,https://github.com/jcubillosv/Digitalcito.git,2024-02-15 16:17:30+00:00,,0,jcubillosv/Digitalcito,758100490,Verilog,Digitalcito,167800,0,2024-02-15 16:19:30+00:00,[],None
146,https://github.com/MVS-Abhiram/Fabonacci_Series.git,2024-02-16 06:59:53+00:00,Generates a fabonacci series in verilog and updates the value at every posedge of the clock,0,MVS-Abhiram/Fabonacci_Series,758369089,Verilog,Fabonacci_Series,108,0,2024-02-16 07:06:27+00:00,[],None
147,https://github.com/yelen103/yelen-verilog.git,2024-02-17 06:55:55+00:00,,0,yelen103/yelen-verilog,758818134,Verilog,yelen-verilog,195,0,2024-02-17 07:32:46+00:00,[],None
148,https://github.com/CharanMV2913/CORDICVHDL-VERILOG.git,2024-02-17 09:57:50+00:00,,0,CharanMV2913/CORDICVHDL-VERILOG,758864088,Verilog,CORDICVHDL-VERILOG,3,0,2024-02-17 09:59:36+00:00,[],None
149,https://github.com/Linkyed/PBL-3.git,2024-02-16 02:11:29+00:00,Ultimo projeto PBL da materia Circuitos Digitais,0,Linkyed/PBL-3,758294009,Verilog,PBL-3,684,0,2024-02-16 02:13:19+00:00,[],None
150,https://github.com/SFCYang/8-bit-LFSR.git,2024-02-20 01:03:56+00:00,Designed a 8 bit Linear-Feedback Shift Register using OpenLane flow (RTL to GDS),0,SFCYang/8-bit-LFSR,760200088,Verilog,8-bit-LFSR,485,0,2024-02-20 03:12:43+00:00,[],https://api.github.com/licenses/apache-2.0
151,https://github.com/Alex17898/Timing-Circuit-Designs-and-Their-Applications.git,2024-02-19 16:36:11+00:00,NTHU EE5216 時序電路設計及應用,0,Alex17898/Timing-Circuit-Designs-and-Their-Applications,759957007,Verilog,Timing-Circuit-Designs-and-Their-Applications,1992,0,2024-02-19 16:47:45+00:00,[],None
152,https://github.com/albouquet/FPGA_Chenillard_SF.git,2024-02-20 15:27:57+00:00,,0,albouquet/FPGA_Chenillard_SF,760526689,Verilog,FPGA_Chenillard_SF,13057,0,2024-02-20 15:32:16+00:00,[],None
153,https://github.com/Nipunikumudika/32bit-RISC-Processor.git,2024-02-21 07:43:25+00:00,Verilog Single Cycle MIPS Processor,0,Nipunikumudika/32bit-RISC-Processor,761078962,Verilog,32bit-RISC-Processor,7,0,2024-02-21 07:43:33+00:00,[],None
154,https://github.com/gabriel-nazario/Multiplexador-2x1.git,2024-02-22 00:39:56+00:00,Multiplexador 2x1 - Verilog/SystemVerilog,0,gabriel-nazario/Multiplexador-2x1,761507782,Verilog,Multiplexador-2x1,17,0,2024-02-22 00:44:49+00:00,[],None
155,https://github.com/DouglasWWolf/tb_rdmx.git,2024-02-21 17:27:43+00:00,RDMX master project,0,DouglasWWolf/tb_rdmx,761339907,Verilog,tb_rdmx,596,0,2024-02-21 17:28:43+00:00,[],None
156,https://github.com/SteveCoul/Tang-25k.git,2024-02-22 16:47:00+00:00,Just a quick little project for the Gowin 25k board and a couple of mods,0,SteveCoul/Tang-25k,761875984,Verilog,Tang-25k,3,0,2024-02-22 16:48:52+00:00,[],None
157,https://github.com/emirhanerguun/VerilogPractices.git,2024-02-22 10:12:42+00:00,Assignments,0,emirhanerguun/VerilogPractices,761696107,Verilog,VerilogPractices,1,0,2024-02-22 10:16:12+00:00,[],None
158,https://github.com/KishorKumar0/FPGA-Task.git,2024-02-15 08:02:50+00:00,,0,KishorKumar0/FPGA-Task,757897313,Verilog,FPGA-Task,102,0,2024-02-22 12:36:05+00:00,[],None
159,https://github.com/dheerajbaiju501/Microwind_VLSI_project.git,2024-02-22 12:43:54+00:00,,0,dheerajbaiju501/Microwind_VLSI_project,761758365,Verilog,Microwind_VLSI_project,543,0,2024-02-22 12:48:56+00:00,[],None
160,https://github.com/RandOsama/Semicon-JoSDC-23.git,2024-02-16 10:13:33+00:00,,0,RandOsama/Semicon-JoSDC-23,758435766,Verilog,Semicon-JoSDC-23,53301,0,2024-02-16 10:19:08+00:00,[],None
161,https://github.com/Mekky7/design-of-spi-protocol-and-implementing-on-fpga-and-generate-bitstream-file.git,2024-02-28 17:09:19+00:00,,0,Mekky7/design-of-spi-protocol-and-implementing-on-fpga-and-generate-bitstream-file,764766428,Verilog,design-of-spi-protocol-and-implementing-on-fpga-and-generate-bitstream-file,1559,0,2024-02-28 17:15:07+00:00,[],None
162,https://github.com/ChrisJH95/dac_test.git,2024-02-28 09:49:32+00:00,,0,ChrisJH95/dac_test,764558215,Verilog,dac_test,15,0,2024-02-28 09:49:39+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/tbioren/comp-arch-crusaders.git,2024-02-22 03:44:30+00:00,CSSE232 Final Project,0,tbioren/comp-arch-crusaders,761557109,Verilog,comp-arch-crusaders,17454,0,2024-02-22 03:46:40+00:00,[],None
164,https://github.com/MYNAMEHOLO/HDR_Restorement.git,2024-02-21 03:15:36+00:00,RTL FOR LDR2HDR Project,0,MYNAMEHOLO/HDR_Restorement,760993545,Verilog,HDR_Restorement,35,0,2024-02-21 03:16:54+00:00,[],None
165,https://github.com/Sharmilas18/Command-Control-Robot-on-FPGA.git,2024-02-23 00:34:48+00:00,,0,Sharmilas18/Command-Control-Robot-on-FPGA,762035605,Verilog,Command-Control-Robot-on-FPGA,164,0,2024-02-23 00:36:50+00:00,[],None
166,https://github.com/muthuraman0508/or_gate.git,2024-02-23 12:08:52+00:00,,0,muthuraman0508/or_gate,762259482,Verilog,or_gate,158,0,2024-02-23 12:09:51+00:00,[],None
167,https://github.com/riy-1/risc-v-8bit.git,2024-02-26 06:57:21+00:00,,0,riy-1/risc-v-8bit,763369791,Verilog,risc-v-8bit,11927,0,2024-02-26 06:58:02+00:00,[],https://api.github.com/licenses/apache-2.0
168,https://github.com/ManikantaGunda/manikata_repo.git,2024-02-26 09:54:00+00:00,My 1st practice repo,0,ManikantaGunda/manikata_repo,763441109,Verilog,manikata_repo,3,0,2024-02-26 10:19:51+00:00,[],None
169,https://github.com/Pa1mantri/VSDMemSOC.git,2024-02-28 06:11:11+00:00,VSDMemSOC Implementation flow:: RTL2GDSII,0,Pa1mantri/VSDMemSOC,764471328,Verilog,VSDMemSOC,1599,0,2024-02-28 06:43:08+00:00,"['gdsii', 'macros', 'openlane-flow', 'openroad', 'opensta', 'physical-design', 'riscv', 'yosys', 'sram-macro']",None
170,https://github.com/Chonghao0109/2021_univ_cell.git,2024-03-02 08:54:46+00:00,Geofence,0,Chonghao0109/2021_univ_cell,766069869,Verilog,2021_univ_cell,107,0,2024-03-02 08:54:53+00:00,[],None
171,https://github.com/SMRiadHossain/FPGA_ANN_BHDR.git,2024-03-02 07:36:27+00:00,"In order to accurately and quickly recognize Bengali handwritten digits and characters, this paper suggests an FPGA-based hardware accelerator design of ANN for handwritten Bengali character recognition applications.",0,SMRiadHossain/FPGA_ANN_BHDR,766049100,Verilog,FPGA_ANN_BHDR,22726,0,2024-03-02 08:25:58+00:00,[],None
172,https://github.com/talshva/DDLS-Final-Project.git,2024-02-27 13:06:45+00:00,Digital Design and Logic Synthesis - Matrix multiplication using a Systolic Array Processor,0,talshva/DDLS-Final-Project,764086771,Verilog,DDLS-Final-Project,1606,0,2024-03-02 14:51:17+00:00,[],None
173,https://github.com/mahmoudhalim/mips.git,2024-03-02 17:02:00+00:00,32-bit Single cycle MIPS,0,mahmoudhalim/mips,766220603,Verilog,mips,5,0,2024-03-02 17:59:44+00:00,[],None
174,https://github.com/KaushalKulkarni2003/Verilog-Counter-Testbench.git,2024-03-02 18:20:21+00:00,Testbench in verilog for Up/Down loadabl counter,0,KaushalKulkarni2003/Verilog-Counter-Testbench,766244701,Verilog,Verilog-Counter-Testbench,3,0,2024-03-02 18:22:52+00:00,[],None
175,https://github.com/Satya1725/ImageProcessing.git,2024-03-02 11:36:02+00:00,,0,Satya1725/ImageProcessing,766115618,Verilog,ImageProcessing,8,0,2024-03-02 11:39:55+00:00,[],None
176,https://github.com/Bheeshmaverma/64-Bit-Vedic-Multiplier.git,2024-03-02 17:24:16+00:00,,0,Bheeshmaverma/64-Bit-Vedic-Multiplier,766227683,Verilog,64-Bit-Vedic-Multiplier,3,0,2024-03-02 17:25:19+00:00,[],None
177,https://github.com/SreehariTRajesh/MIPSMultiCycleProcessorVerilog.git,2024-03-02 13:02:02+00:00,MultiCycle Processor In MIPS Verilog,0,SreehariTRajesh/MIPSMultiCycleProcessorVerilog,766141145,Verilog,MIPSMultiCycleProcessorVerilog,2,0,2024-03-02 13:12:56+00:00,[],None
178,https://github.com/rnat697/video-processing-embedded-system.git,2024-03-04 06:51:14+00:00,,0,rnat697/video-processing-embedded-system,766806298,Verilog,video-processing-embedded-system,203245,0,2024-03-04 06:55:14+00:00,[],None
179,https://github.com/HajraKamran/OpenLane.git,2024-03-03 08:22:55+00:00,,0,HajraKamran/OpenLane,766425515,Verilog,OpenLane,3,0,2024-03-03 08:41:40+00:00,[],None
180,https://github.com/Shanmukha190602/MAC.git,2024-03-03 16:48:51+00:00,,0,Shanmukha190602/MAC,766579102,Verilog,MAC,5,0,2024-03-03 16:57:13+00:00,[],None
181,https://github.com/zgn111/cpu.git,2024-03-05 04:44:50+00:00,,0,zgn111/cpu,767322927,Verilog,cpu,17,0,2024-03-05 06:20:54+00:00,[],None
182,https://github.com/jai1712/FIR_filter_using_roba_multiplier.git,2024-03-05 08:03:16+00:00,,0,jai1712/FIR_filter_using_roba_multiplier,767391525,Verilog,FIR_filter_using_roba_multiplier,3,0,2024-03-05 08:04:25+00:00,[],None
183,https://github.com/duhongk27/dudu.git,2024-03-04 14:45:06+00:00,,0,duhongk27/dudu,767010540,Verilog,dudu,0,0,2024-03-04 14:50:38+00:00,[],None
184,https://github.com/schandreas/jku-tt06-spi-led.git,2024-03-04 19:38:57+00:00,,0,schandreas/jku-tt06-spi-led,767148265,Verilog,jku-tt06-spi-led,19,0,2024-03-04 20:38:59+00:00,[],https://api.github.com/licenses/apache-2.0
185,https://github.com/karthisrinivasan/avlsi-testrun.git,2024-03-04 18:47:00+00:00,April 2024 Tape-out ,0,karthisrinivasan/avlsi-testrun,767126308,Verilog,avlsi-testrun,11927,0,2024-03-04 18:47:42+00:00,[],https://api.github.com/licenses/apache-2.0
186,https://github.com/Manvith-Prabhu/Arbiter.git,2024-03-05 14:07:15+00:00,,0,Manvith-Prabhu/Arbiter,767557247,Verilog,Arbiter,3,0,2024-03-05 14:09:26+00:00,[],None
187,https://github.com/Helazhary/Datapath_Lab6.git,2024-03-05 14:26:45+00:00,,0,Helazhary/Datapath_Lab6,767567242,Verilog,Datapath_Lab6,7,0,2024-03-05 14:34:49+00:00,[],None
188,https://github.com/RobinH08/JKU-TT06-FlappyBird.git,2024-02-15 20:13:37+00:00,This is a Tiny Tapout design for a Flappy Bird-Code,0,RobinH08/JKU-TT06-FlappyBird,758196476,Verilog,JKU-TT06-FlappyBird,79,0,2024-02-29 22:11:10+00:00,[],https://api.github.com/licenses/apache-2.0
189,https://github.com/Laplacelite/git.git,2024-02-19 08:02:05+00:00,,0,Laplacelite/git,759722088,Verilog,git,2946,0,2024-02-19 08:14:46+00:00,[],None
190,https://github.com/mgalocy/simple-clock.git,2024-03-05 18:13:45+00:00,,0,mgalocy/simple-clock,767688733,Verilog,simple-clock,15,0,2024-03-05 18:13:51+00:00,[],https://api.github.com/licenses/apache-2.0
191,https://github.com/Andrea-MiramonSerr/design_audio_driver_nc.git,2024-02-15 20:05:46+00:00,,1,Andrea-MiramonSerr/design_audio_driver_nc,758193869,Verilog,design_audio_driver_nc,327,0,2024-02-19 19:25:26+00:00,[],None
192,https://github.com/jejepsen/tt06-verilog-template.git,2024-02-26 21:04:03+00:00,,0,jejepsen/tt06-verilog-template,763746345,Verilog,tt06-verilog-template,21,0,2024-03-06 15:40:57+00:00,[],https://api.github.com/licenses/apache-2.0
193,https://github.com/jejepsen/tt-fpga-hdl-demo.git,2024-02-26 21:03:32+00:00,,0,jejepsen/tt-fpga-hdl-demo,763746143,Verilog,tt-fpga-hdl-demo,122,0,2024-03-06 15:55:22+00:00,[],https://api.github.com/licenses/apache-2.0
194,https://github.com/Jvlegod/LITSoC.git,2024-02-21 14:11:03+00:00,基于RISC-V的一个简单的五级流水线CPU设计,0,Jvlegod/LITSoC,761246339,Verilog,LITSoC,13742,0,2024-03-09 14:00:57+00:00,[],None
195,https://github.com/hunter951/Verification-of-DE1-SoC-FPGA.git,2024-02-27 21:36:18+00:00,A testbench for the DE1-SoC Field Programmable Gate Array (FPGA) to detect any changes in performance of the system after implementation of protection technology by DEVCOM Army Research Lab,0,hunter951/Verification-of-DE1-SoC-FPGA,764319825,Verilog,Verification-of-DE1-SoC-FPGA,6732,0,2024-02-28 16:20:43+00:00,[],None
196,https://github.com/chuanqifenghhh/shift_fft.git,2024-03-01 15:26:25+00:00,,0,chuanqifenghhh/shift_fft,765769831,Verilog,shift_fft,793,0,2024-03-11 04:00:38+00:00,[],None
197,https://github.com/leoloe0125/SOC.git,2024-03-03 12:29:50+00:00,,0,leoloe0125/SOC,766494358,Verilog,SOC,146783,0,2024-03-13 09:35:30+00:00,[],None
198,https://github.com/RucheetaMetri/VSD1.git,2024-02-19 11:26:57+00:00,,0,RucheetaMetri/VSD1,759808551,Verilog,VSD1,8322,0,2024-02-24 17:02:57+00:00,[],None
199,https://github.com/Karthik010902/VLSI.git,2024-02-21 18:40:33+00:00,,0,Karthik010902/VLSI,761371546,Verilog,VLSI,423,0,2024-02-22 09:17:35+00:00,[],None
200,https://github.com/yuejin-tan/fpga_learn.git,2024-02-23 17:12:38+00:00,,0,yuejin-tan/fpga_learn,762387518,Verilog,fpga_learn,81592,0,2024-03-19 16:31:53+00:00,[],None
201,https://github.com/ashwinnair10/LD-LAB.git,2024-03-04 06:07:28+00:00,,0,ashwinnair10/LD-LAB,766790870,Verilog,LD-LAB,12,0,2024-03-04 06:28:12+00:00,[],None
202,https://github.com/kiencantcode/Debouncing_Verilog.git,2024-02-28 17:43:19+00:00,This is the project about LSI Logic Design which solve the debouncing problem that appears in hardware make the signal conflict.,0,kiencantcode/Debouncing_Verilog,764781632,Verilog,Debouncing_Verilog,157,0,2024-02-28 17:45:29+00:00,[],None
203,https://github.com/Chasebarn35/ECEN403FSM.git,2024-02-17 05:15:42+00:00,State machine and associated external code for Safe commutation for 3 Phase Matrix Converter,0,Chasebarn35/ECEN403FSM,758795605,Verilog,ECEN403FSM,12448,0,2024-02-17 05:18:07+00:00,[],None
204,https://github.com/CY0807/question-templet-verilog.git,2024-03-02 15:46:59+00:00,,0,CY0807/question-templet-verilog,766196072,Verilog,question-templet-verilog,37,0,2024-03-02 15:48:17+00:00,[],None
205,https://github.com/poojitha-lagidi/ALU.git,2024-02-25 20:29:14+00:00,Verilog code to design an ALU along with it's testbench,0,poojitha-lagidi/ALU,763207046,Verilog,ALU,9,0,2024-02-25 20:32:48+00:00,[],None
206,https://github.com/shun6-6/GT_PHY_design.git,2024-03-04 11:58:12+00:00,,0,shun6-6/GT_PHY_design,766931414,Verilog,GT_PHY_design,42,0,2024-03-04 11:59:18+00:00,[],None
207,https://github.com/semvlu/Digital_Logic.git,2024-02-26 08:12:03+00:00,,0,semvlu/Digital_Logic,763398295,Verilog,Digital_Logic,1037,0,2024-02-26 08:13:32+00:00,[],None
208,https://github.com/davis7aj/456G7_S24_Archive.git,2024-02-16 20:09:42+00:00,S24 group 7 archive for labs and projects,0,davis7aj/456G7_S24_Archive,758669102,Verilog,456G7_S24_Archive,1295,0,2024-02-25 21:01:45+00:00,[],None
209,https://github.com/erfanasgari21/CAL-ARM.git,2024-03-05 10:47:52+00:00,,0,erfanasgari21/CAL-ARM,767466366,Verilog,CAL-ARM,29,0,2024-03-05 11:09:24+00:00,[],None
210,https://github.com/aslak3/maxicore32.git,2024-02-19 23:36:26+00:00,32bit softcore in Verilog,0,aslak3/maxicore32,760178201,Verilog,maxicore32,103,0,2024-02-19 23:37:37+00:00,[],None
211,https://github.com/quyenpro123/softmax.git,2024-02-21 04:05:48+00:00,,0,quyenpro123/softmax,761007653,Verilog,softmax,2091,0,2024-04-08 15:40:30+00:00,[],None
212,https://github.com/JAGAN1971/VLSI.git,2024-02-22 05:14:51+00:00,,0,JAGAN1971/VLSI,761582352,Verilog,VLSI,201,0,2024-02-22 05:29:34+00:00,[],None
213,https://github.com/NathanJones98/Simple-CPU-Implementation.git,2024-02-16 02:14:07+00:00,A Lab for ECE243,0,NathanJones98/Simple-CPU-Implementation,758294653,Verilog,Simple-CPU-Implementation,13885,0,2024-02-16 02:16:44+00:00,[],None
214,https://github.com/goodhumored/guap-schematech.git,2024-02-16 01:16:17+00:00,,0,goodhumored/guap-schematech,758280595,Verilog,guap-schematech,10507,0,2024-02-16 01:17:25+00:00,[],None
215,https://github.com/MelikaRajabi/Floating-Point-Adder.git,2024-02-16 09:26:46+00:00,"In this project, I have implemented a floating point adder for 2 32-bit numbers with IEEE-754 normal precision standard.",0,MelikaRajabi/Floating-Point-Adder,758418482,Verilog,Floating-Point-Adder,203,0,2024-02-16 09:29:05+00:00,[],None
216,https://github.com/MrinmoyOpsAlpha/Processor-using-verilog.git,2024-02-17 18:23:53+00:00,,0,MrinmoyOpsAlpha/Processor-using-verilog,759015023,Verilog,Processor-using-verilog,2,0,2024-02-17 18:24:28+00:00,[],None
217,https://github.com/jjxsone/cpu_8bit.git,2024-02-17 09:07:25+00:00,,0,jjxsone/cpu_8bit,758850488,Verilog,cpu_8bit,8406,0,2024-02-19 06:23:31+00:00,[],https://api.github.com/licenses/gpl-3.0
218,https://github.com/Magic-number-of-hope/vivado.git,2024-02-18 14:16:59+00:00,一些vivado代码,0,Magic-number-of-hope/vivado,759409059,Verilog,vivado,5,0,2024-02-18 14:27:23+00:00,[],None
219,https://github.com/markthumes/verilog.git,2024-02-19 17:34:59+00:00,Common verilog libraries,0,markthumes/verilog,760051661,Verilog,verilog,383,0,2024-02-19 19:14:18+00:00,[],https://api.github.com/licenses/gpl-3.0
220,https://github.com/YqGe585/Digital-Differential-Analyzer-for-Lorenz-System.git,2024-02-15 18:58:18+00:00,Digital Differential Analyzer for Lorenz System using Verilog on DE1-SOC,0,YqGe585/Digital-Differential-Analyzer-for-Lorenz-System,758169055,Verilog,Digital-Differential-Analyzer-for-Lorenz-System,146311,0,2024-02-15 19:10:12+00:00,[],None
221,https://github.com/chinnikrishna123/100_Days_of_RTL.git,2024-02-21 04:46:33+00:00,,0,chinnikrishna123/100_Days_of_RTL,761019077,Verilog,100_Days_of_RTL,6,0,2024-02-21 04:49:48+00:00,[],None
222,https://github.com/countsp/FPGA.git,2024-02-18 05:06:03+00:00,,0,countsp/FPGA,759263626,Verilog,FPGA,4752,0,2024-02-20 02:42:26+00:00,[],None
223,https://github.com/L0Xie-RHIT/MISC-V.git,2024-02-21 18:22:41+00:00,,0,L0Xie-RHIT/MISC-V,761364192,Verilog,MISC-V,5998,0,2024-02-21 18:33:15+00:00,[],None
224,https://github.com/etemeskutCEO/8_bit_processor.git,2024-02-17 11:01:25+00:00,I made a 8-bit processor design with verilog and simulated it on vivado.,0,etemeskutCEO/8_bit_processor,758881148,Verilog,8_bit_processor,15,0,2024-02-17 11:02:57+00:00,[],None
225,https://github.com/emirhanerguun/Pushbutton-Debouncer-and-Clock-Divider.git,2024-02-22 10:17:44+00:00,,0,emirhanerguun/Pushbutton-Debouncer-and-Clock-Divider,761698155,Verilog,Pushbutton-Debouncer-and-Clock-Divider,2,0,2024-02-22 10:19:34+00:00,[],None
226,https://github.com/Daniel7-28/Clock-Alarm-and-Chronometer.git,2024-02-23 04:51:01+00:00,"This Project was made for the Digital System Design Course. The project was worked on group of three and consist on create a clock, an a alarm and a chronometer using Verilog and a Basys3 board.",0,Daniel7-28/Clock-Alarm-and-Chronometer,762101603,Verilog,Clock-Alarm-and-Chronometer,5243,0,2024-02-23 05:02:04+00:00,[],None
227,https://github.com/kalluri-bhavana/verilog_codes.git,2024-02-22 12:13:20+00:00,basic verilog rtl tb examples ,0,kalluri-bhavana/verilog_codes,761745726,Verilog,verilog_codes,45,0,2024-02-22 12:16:23+00:00,[],None
228,https://github.com/sujankumarsj/the-sujan.git,2024-02-19 16:08:40+00:00,,0,sujankumarsj/the-sujan,759935346,Verilog,the-sujan,2,0,2024-02-23 17:18:01+00:00,[],None
229,https://github.com/MertEmirSeker/32-bit-ALU.git,2024-02-24 20:59:24+00:00,,0,MertEmirSeker/32-bit-ALU,762843405,Verilog,32-bit-ALU,8,0,2024-02-24 21:01:25+00:00,[],None
230,https://github.com/lucasmsilva-unifesp/verilog_matriz_led_8x8.git,2024-02-16 02:31:04+00:00,Construção de um software em verilog que permita a visualização de sinal em uma matriz de led 8x8 (Creation of a software in verilog allow viewing the data in 8x8 led matrix),0,lucasmsilva-unifesp/verilog_matriz_led_8x8,758298773,Verilog,verilog_matriz_led_8x8,6725,0,2024-02-21 22:38:02+00:00,[],None
231,https://github.com/patha-saisrujana/RAM-ROM-Design.git,2024-02-27 04:49:52+00:00,,0,patha-saisrujana/RAM-ROM-Design,763883248,Verilog,RAM-ROM-Design,67,0,2024-02-27 05:10:05+00:00,[],None
232,https://github.com/imranur-rahman/copilot-cwe-scenarios-dataset.git,2024-02-27 04:34:31+00:00,,0,imranur-rahman/copilot-cwe-scenarios-dataset,763878691,Verilog,copilot-cwe-scenarios-dataset,378,0,2024-02-27 04:38:39+00:00,[],None
233,https://github.com/Tariq0Odeh/Multicycle-RISC-Processor-in-Verilog.git,2024-02-27 17:21:53+00:00,,0,Tariq0Odeh/Multicycle-RISC-Processor-in-Verilog,764213980,Verilog,Multicycle-RISC-Processor-in-Verilog,2881,0,2024-02-27 17:23:41+00:00,[],None
234,https://github.com/Mohamed-ALhussieny/verilog-designs-.git,2024-02-28 12:21:50+00:00,,0,Mohamed-ALhussieny/verilog-designs-,764624026,Verilog,verilog-designs-,224,0,2024-02-28 12:31:42+00:00,[],None
235,https://github.com/XY-IC-Design/IC-Design.git,2024-02-29 16:56:45+00:00,,0,XY-IC-Design/IC-Design,765302314,Verilog,IC-Design,15,0,2024-02-29 17:37:47+00:00,[],https://api.github.com/licenses/gpl-3.0
236,https://github.com/mralavi20/Computer-Architecture-Project-1.git,2024-02-29 19:29:08+00:00,Teammate: Farbod Azim Mohseni,0,mralavi20/Computer-Architecture-Project-1,765366492,Verilog,Computer-Architecture-Project-1,3,0,2024-02-29 19:31:35+00:00,[],None
237,https://github.com/MrMisterial/tt06_FIR_FILTER_ADAPTABLE.git,2024-02-29 22:03:09+00:00,,0,MrMisterial/tt06_FIR_FILTER_ADAPTABLE,765418822,Verilog,tt06_FIR_FILTER_ADAPTABLE,15,0,2024-02-29 22:10:26+00:00,[],https://api.github.com/licenses/apache-2.0
238,https://github.com/leolin0501/IClab.github.io.git,2024-02-29 14:16:15+00:00,,0,leolin0501/IClab.github.io,765226177,Verilog,IClab.github.io,1636,0,2024-02-29 14:17:12+00:00,[],None
239,https://github.com/R21Ranjith/VLSI-P1.git,2024-02-29 15:15:47+00:00,,0,R21Ranjith/VLSI-P1,765255016,Verilog,VLSI-P1,1,0,2024-02-29 15:18:09+00:00,[],None
240,https://github.com/Monyreak/Slug-simulator-.git,2024-03-01 15:53:59+00:00,,0,Monyreak/Slug-simulator-,765782341,Verilog,Slug-simulator-,13,0,2024-03-01 16:04:42+00:00,[],None
241,https://github.com/adarsh169/Verilog_Projects.git,2024-03-01 16:10:22+00:00,,0,adarsh169/Verilog_Projects,765789832,Verilog,Verilog_Projects,1205,0,2024-03-01 16:45:56+00:00,[],None
242,https://github.com/xuyh55/Flare.git,2024-03-02 08:41:07+00:00,,0,xuyh55/Flare,766066315,Verilog,Flare,58,0,2024-03-02 10:02:04+00:00,[],None
243,https://github.com/AliKeramatipour/ComputerAidedDesignAss4.git,2024-03-03 11:41:22+00:00,,0,AliKeramatipour/ComputerAidedDesignAss4,766480011,Verilog,ComputerAidedDesignAss4,628,0,2024-03-03 11:42:48+00:00,[],None
244,https://github.com/LakshmiRajkumarM/Router-1X3.git,2024-03-02 12:52:51+00:00,,0,LakshmiRajkumarM/Router-1X3,766138369,Verilog,Router-1X3,7,0,2024-03-03 07:06:41+00:00,[],None
245,https://github.com/dharshan028/verilog_prac.git,2024-03-03 13:54:06+00:00,,0,dharshan028/verilog_prac,766520637,Verilog,verilog_prac,2,0,2024-03-03 13:55:24+00:00,[],None
246,https://github.com/yb-you/Launchpad_FPGA_VerilogHDL.git,2024-02-28 11:52:48+00:00,,0,yb-you/Launchpad_FPGA_VerilogHDL,764611447,Verilog,Launchpad_FPGA_VerilogHDL,9031,0,2024-02-28 11:59:05+00:00,[],None
247,https://github.com/LanaBatnij/ENCS4370--Computer-Architecture--Project-2.git,2024-03-03 14:41:50+00:00,,0,LanaBatnij/ENCS4370--Computer-Architecture--Project-2,766536863,Verilog,ENCS4370--Computer-Architecture--Project-2,1614,0,2024-03-03 14:43:26+00:00,[],None
248,https://github.com/KareemAtefEECE/ALSU-Arithmatic-Sequential-logic-unit-.git,2024-03-02 20:32:07+00:00,,0,KareemAtefEECE/ALSU-Arithmatic-Sequential-logic-unit-,766280853,Verilog,ALSU-Arithmatic-Sequential-logic-unit-,2,0,2024-03-02 20:37:49+00:00,[],None
249,https://github.com/OlympiaSol/Microprocessors-Labs.git,2024-02-29 18:35:35+00:00,Digital Systems Design Laboratory Exercises,0,OlympiaSol/Microprocessors-Labs,765345227,Verilog,Microprocessors-Labs,6731,0,2024-03-01 18:03:15+00:00,[],None
250,https://github.com/Bheeshmaverma/32-Bit-Vedic-Multiplier.git,2024-03-02 17:22:17+00:00,,0,Bheeshmaverma/32-Bit-Vedic-Multiplier,766227097,Verilog,32-Bit-Vedic-Multiplier,3,0,2024-03-02 17:23:28+00:00,[],None
251,https://github.com/wangzilong1989/mpw_analog_test.git,2024-03-04 03:53:09+00:00,,0,wangzilong1989/mpw_analog_test,766752139,Verilog,mpw_analog_test,97,0,2024-03-04 03:53:15+00:00,[],https://api.github.com/licenses/apache-2.0
252,https://github.com/Sikandarh11/16-Bit-Processor-in-Verilog-HDL.git,2024-03-05 16:52:45+00:00,"The objective of this projectwas to build a custom 16-bit processor using verilog HDL. Hardware/Software required: Modelsim,EDA playground  Main Features of Processor: The processor is based on Harward architecture i.e it has a separate insruction segment and data segment.",0,Sikandarh11/16-Bit-Processor-in-Verilog-HDL,767642715,Verilog,16-Bit-Processor-in-Verilog-HDL,56,0,2024-03-05 16:55:32+00:00,[],None
253,https://github.com/candicerayne/ECE241-FPGA-Synthesizer.git,2024-03-05 23:45:10+00:00,,0,candicerayne/ECE241-FPGA-Synthesizer,767808869,Verilog,ECE241-FPGA-Synthesizer,25224,0,2024-03-05 23:49:07+00:00,[],None
254,https://github.com/jeannie068/Bomberman-Game.git,2024-02-25 17:00:53+00:00,,0,jeannie068/Bomberman-Game,763139980,Verilog,Bomberman-Game,268,0,2024-02-25 17:03:21+00:00,[],None
255,https://github.com/dhilyard/ECE-473-RISC-V-CPU.git,2024-03-04 14:44:43+00:00,,0,dhilyard/ECE-473-RISC-V-CPU,767010364,Verilog,ECE-473-RISC-V-CPU,14544,0,2024-03-04 14:47:55+00:00,[],None
256,https://github.com/LuisRosado/DataPath-MIPS.git,2024-03-04 15:36:45+00:00,Proyecto SSP Arquitectura de computadoras,0,LuisRosado/DataPath-MIPS,767036714,Verilog,DataPath-MIPS,75,0,2024-03-04 15:37:36+00:00,[],None
257,https://github.com/jacquygis/jku-tt06-MiniCPU.git,2024-03-04 20:28:27+00:00,,0,jacquygis/jku-tt06-MiniCPU,767168502,Verilog,jku-tt06-MiniCPU,31,0,2024-03-06 18:49:03+00:00,[],https://api.github.com/licenses/apache-2.0
258,https://github.com/Satyajit-IIT/ipa.git,2024-02-23 12:00:20+00:00,,0,Satyajit-IIT/ipa,762256176,Verilog,ipa,175,0,2024-02-23 12:01:50+00:00,[],None
259,https://github.com/AerorKus/ee201a_project.git,2024-02-21 08:00:28+00:00,ee201a_project,0,AerorKus/ee201a_project,761085324,Verilog,ee201a_project,10748,0,2024-02-21 08:04:46+00:00,[],None
260,https://github.com/tenglin0724/Principles-of-Computer-Composition.git,2024-02-29 12:30:18+00:00,计算机组成原理课设之一——单周期CPU,0,tenglin0724/Principles-of-Computer-Composition,765176878,Verilog,Principles-of-Computer-Composition,9,0,2024-03-25 09:08:19+00:00,[],None
261,https://github.com/Abdelrahman1810/Spartan6-DSP48A1.git,2024-02-26 12:25:39+00:00,"This repository contains Verilog code for the DSP48A1 chip, along with a testbench for verifying the functionality of the code. The code can be simulated using ModelSim and can also be run in Vivado for synthesis and implementation on FPGA devices.",0,Abdelrahman1810/Spartan6-DSP48A1,763504221,Verilog,Spartan6-DSP48A1,408,0,2024-03-23 17:34:25+00:00,[],None
262,https://github.com/JuanCantu1/FPGA-7-Seg-Counter.git,2024-02-28 19:54:41+00:00,,0,JuanCantu1/FPGA-7-Seg-Counter,764836929,Verilog,FPGA-7-Seg-Counter,3,0,2024-03-27 16:46:21+00:00,[],None
263,https://github.com/marielowry/350cpu.git,2024-03-01 03:23:03+00:00,ECE350 CPU,0,marielowry/350cpu,765501664,Verilog,350cpu,7208,0,2024-03-31 18:54:23+00:00,[],None
264,https://github.com/yuchengwang1121/STAR.git,2024-02-27 05:32:10+00:00,,0,yuchengwang1121/STAR,763896712,Verilog,STAR,11096,0,2024-03-13 06:19:03+00:00,[],None
265,https://github.com/wuray890521/IClab.git,2024-02-21 09:26:28+00:00,,0,wuray890521/IClab,761120930,Verilog,IClab,444,0,2024-03-06 00:10:52+00:00,[],None
266,https://github.com/Omarafifi1/ASIC-IC-DESIGN-COURSE-PROJECTS.git,2024-03-05 20:39:54+00:00,,0,Omarafifi1/ASIC-IC-DESIGN-COURSE-PROJECTS,767748310,Verilog,ASIC-IC-DESIGN-COURSE-PROJECTS,4589,0,2024-04-04 21:51:45+00:00,[],None
267,https://github.com/Lingling-LynnChan/GPC.git,2024-02-20 07:00:06+00:00,Gwen Processor Core（Run at FPGA）,0,Lingling-LynnChan/GPC,760304411,Verilog,GPC,78,0,2024-02-20 07:02:00+00:00,[],None
268,https://github.com/jaya117/RISCV-HDP.git,2024-03-05 23:44:14+00:00,RISC-V course assignments,0,jaya117/RISCV-HDP,767808547,Verilog,RISCV-HDP,1543,0,2024-04-10 15:27:54+00:00,[],None
269,https://github.com/YINGZHENG01/test_repo.git,2024-02-14 07:00:18+00:00,a repository used to learn git,0,YINGZHENG01/test_repo,757281424,Verilog,test_repo,1,0,2024-02-14 07:19:19+00:00,[],None
270,https://github.com/zhangxy567/Verilog.git,2024-02-16 09:15:10+00:00,Personally study CodeBase Verilog C language,0,zhangxy567/Verilog,758414170,Verilog,Verilog,52,0,2024-02-16 09:19:02+00:00,[],None
271,https://github.com/Ramagond15/MIPS32.git,2024-02-16 11:24:27+00:00,,0,Ramagond15/MIPS32,758461991,Verilog,MIPS32,4793,0,2024-02-16 11:27:16+00:00,[],None
272,https://github.com/haya-fatima/MazeGame.git,2024-02-16 18:01:56+00:00,Maze Game implemented using FPGA,0,haya-fatima/MazeGame,758622999,Verilog,MazeGame,6240,0,2024-02-16 18:12:07+00:00,[],https://api.github.com/licenses/apache-2.0
273,https://github.com/jimmyw/my_fpga.git,2024-02-14 08:57:26+00:00,FPGA playground,0,jimmyw/my_fpga,757320735,Verilog,my_fpga,6,0,2024-02-14 08:57:41+00:00,[],None
274,https://github.com/williamhere/Verilog.git,2024-02-14 06:10:12+00:00,This is HDL class code ,0,williamhere/Verilog,757265740,Verilog,Verilog,23106,0,2024-02-14 06:46:53+00:00,[],None
275,https://github.com/HamishWood/AES_CTR_128.git,2024-02-14 17:02:46+00:00,Advanced Encryption Standard Counter Mode 128 bit for FPGAs,0,HamishWood/AES_CTR_128,757522872,Verilog,AES_CTR_128,165,0,2024-02-14 17:04:48+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/8ruka0917/ALU.git,2024-02-18 10:48:41+00:00,,0,8ruka0917/ALU,759348619,Verilog,ALU,3,0,2024-02-18 10:48:49+00:00,[],None
277,https://github.com/8ruka0917/OneHotCounter.git,2024-02-18 10:50:17+00:00,,0,8ruka0917/OneHotCounter,759349048,Verilog,OneHotCounter,3,0,2024-02-18 10:50:25+00:00,[],None
278,https://github.com/zustep/verilog_hamming.git,2024-02-18 15:25:16+00:00,,0,zustep/verilog_hamming,759431597,Verilog,verilog_hamming,5,0,2024-02-18 15:28:17+00:00,[],None
279,https://github.com/lthcoding/RISC-V_CPU.git,2024-02-20 05:41:02+00:00,A 5-stage pipelined CPU,0,lthcoding/RISC-V_CPU,760277277,Verilog,RISC-V_CPU,373,0,2024-02-20 05:53:42+00:00,[],None
280,https://github.com/CvNhien/CNC_pulse_gen.git,2024-02-19 16:49:08+00:00,,0,CvNhien/CNC_pulse_gen,760021609,Verilog,CNC_pulse_gen,410,0,2024-02-21 15:23:51+00:00,[],None
281,https://github.com/sadiqebrahim/Hardnet_Neural_Network_on_FPGA.git,2024-02-20 20:47:56+00:00,,0,sadiqebrahim/Hardnet_Neural_Network_on_FPGA,760877994,Verilog,Hardnet_Neural_Network_on_FPGA,569,0,2024-02-20 21:05:23+00:00,[],None
282,https://github.com/UCR-CS161L/Lab05-PipelinesAndHazards.git,2024-02-20 20:30:43+00:00,,0,UCR-CS161L/Lab05-PipelinesAndHazards,760836875,Verilog,Lab05-PipelinesAndHazards,6565,0,2024-02-21 22:59:19+00:00,[],None
283,https://github.com/lilywuuuuu/Computer-Organization.git,2024-02-23 15:56:09+00:00,2023-Spring NYCU prof Wen-Jin Tsai,0,lilywuuuuu/Computer-Organization,762355659,Verilog,Computer-Organization,80219,0,2024-02-23 15:58:20+00:00,[],None
284,https://github.com/reeves0728/NYCU-Digital-Circuit-Design.git,2024-02-24 08:56:17+00:00,,0,reeves0728/NYCU-Digital-Circuit-Design,762634036,Verilog,NYCU-Digital-Circuit-Design,5187,0,2024-02-24 08:56:55+00:00,[],None
285,https://github.com/dreamakerChao/Mips_single_cycle_verilog.git,2024-02-23 15:02:01+00:00,A simple implement Mips processer in verilog,0,dreamakerChao/Mips_single_cycle_verilog,762332303,Verilog,Mips_single_cycle_verilog,981,0,2024-02-23 15:11:15+00:00,[],None
286,https://github.com/camailam/PBL3.git,2024-02-26 01:33:02+00:00,,0,camailam/PBL3,763278939,Verilog,PBL3,9,0,2024-02-26 02:24:41+00:00,[],None
287,https://github.com/MdOmarFaruque/Counter_Caravel.git,2024-02-26 08:31:21+00:00,,0,MdOmarFaruque/Counter_Caravel,763406258,Verilog,Counter_Caravel,1506,0,2024-02-26 08:33:10+00:00,[],None
288,https://github.com/d-e-m/EELE-261.git,2024-02-27 20:58:19+00:00,Introduction to Logic Circuits & Logic Design with Verilog,0,d-e-m/EELE-261,764306180,Verilog,EELE-261,8,0,2024-02-27 21:03:52+00:00,[],None
289,https://github.com/Ajaleang/Semaforo.git,2024-02-28 00:40:50+00:00,,0,Ajaleang/Semaforo,764375658,Verilog,Semaforo,5,0,2024-02-28 00:40:57+00:00,[],None
290,https://github.com/MananJoshi07/AHB-to-APB-Bridge.git,2024-02-14 04:01:23+00:00,"This repository contains the work done during the project under taken as a part of PG-Diploma in VLSI. The project title is ""Design & Verification of AHB to APB Bridge"". For the scope of this project and PoC we used Single Master - Single Slave configuration, and we are using fixed data size of 32 bits. ",0,MananJoshi07/AHB-to-APB-Bridge,757230624,Verilog,AHB-to-APB-Bridge,30,0,2024-02-28 08:54:46+00:00,[],None
291,https://github.com/marinlopez/152b_lab4.git,2024-02-22 22:47:59+00:00,,0,marinlopez/152b_lab4,762009273,Verilog,152b_lab4,1788,0,2024-02-22 22:48:52+00:00,[],None
292,https://github.com/RAOUMERTC73/Design-Single-Cycle-processor.git,2024-03-01 13:29:37+00:00,,0,RAOUMERTC73/Design-Single-Cycle-processor,765715841,Verilog,Design-Single-Cycle-processor,1492,0,2024-03-01 13:50:45+00:00,[],None
293,https://github.com/LuisRosado/Sumas_Instanciadas.git,2024-03-04 15:31:44+00:00,Sumas Basicas Instanciadas en verilog,0,LuisRosado/Sumas_Instanciadas,767034297,Verilog,Sumas_Instanciadas,2,0,2024-03-04 15:32:00+00:00,[],None
294,https://github.com/greendimple/2023-USTC-COD-labs.git,2024-03-04 13:39:29+00:00,,0,greendimple/2023-USTC-COD-labs,766978023,Verilog,2023-USTC-COD-labs,8040,0,2024-03-04 13:44:08+00:00,[],None
295,https://github.com/jai1712/wallace_tree.git,2024-03-05 07:50:51+00:00,,0,jai1712/wallace_tree,767386700,Verilog,wallace_tree,6,0,2024-03-05 07:52:43+00:00,[],None
296,https://github.com/saltyee1/ic_contest_2016.git,2024-03-05 08:27:00+00:00,,0,saltyee1/ic_contest_2016,767401270,Verilog,ic_contest_2016,1823,0,2024-03-05 10:08:38+00:00,[],None
297,https://github.com/Manvith-Prabhu/Digital-lottery-system.git,2024-03-05 13:59:30+00:00,,0,Manvith-Prabhu/Digital-lottery-system,767553331,Verilog,Digital-lottery-system,3,0,2024-03-05 14:03:37+00:00,[],None
298,https://github.com/Cosmina23/Fundamentals-of-computer-engineering.git,2024-03-02 10:51:27+00:00,Pocket Calculator,0,Cosmina23/Fundamentals-of-computer-engineering,766103116,Verilog,Fundamentals-of-computer-engineering,1785,0,2024-03-02 10:52:54+00:00,[],None
299,https://github.com/mustafalinan00/caravel_mai_t.git,2024-03-03 20:24:48+00:00,,0,mustafalinan00/caravel_mai_t,766644776,Verilog,caravel_mai_t,11927,0,2024-03-03 20:25:29+00:00,[],https://api.github.com/licenses/apache-2.0
300,https://github.com/Manikanta-IITB/Caravel_Test_Repo.git,2024-03-04 11:03:19+00:00,This repo is used to use and test the new version of caravel user project,0,Manikanta-IITB/Caravel_Test_Repo,766908877,Verilog,Caravel_Test_Repo,11927,0,2024-03-04 11:04:03+00:00,[],https://api.github.com/licenses/apache-2.0
301,https://github.com/yahyamohammed007/Register-File-8x16--Verilog-.git,2024-03-04 12:05:48+00:00,Flexible Memory that can be adjusted to any Width,0,yahyamohammed007/Register-File-8x16--Verilog-,766934661,Verilog,Register-File-8x16--Verilog-,2,0,2024-03-04 12:09:52+00:00,[],None
302,https://github.com/PloeckiPhil/jku-tt06-drops.git,2024-02-28 23:18:35+00:00,,0,PloeckiPhil/jku-tt06-drops,764904908,Verilog,jku-tt06-drops,47,0,2024-02-29 07:56:34+00:00,[],https://api.github.com/licenses/apache-2.0
303,https://github.com/andsteffey/tt-fpga-hdl-demo.git,2024-02-26 21:06:58+00:00,,0,andsteffey/tt-fpga-hdl-demo,763747362,Verilog,tt-fpga-hdl-demo,196,0,2024-03-07 13:11:28+00:00,[],https://api.github.com/licenses/apache-2.0
304,https://github.com/gabejessil/tt06-verilog-template.git,2024-02-26 21:02:35+00:00,,0,gabejessil/tt06-verilog-template,763745764,Verilog,tt06-verilog-template,50,0,2024-03-08 17:00:00+00:00,[],https://api.github.com/licenses/apache-2.0
305,https://github.com/qian160/SRT4-div.git,2024-03-03 15:21:23+00:00,,0,qian160/SRT4-div,766550212,Verilog,SRT4-div,160,0,2024-03-03 16:13:35+00:00,[],None
306,https://github.com/bahaahassan4/ASIC-Verilog-.git,2024-02-17 16:57:51+00:00,"Discover our ASIC and Verilog Repository, featuring projects and assignments. From digital logic design to Verilog syntax, optimize your skills with concise resources.",0,bahaahassan4/ASIC-Verilog-,758988806,Verilog,ASIC-Verilog-,1280,0,2024-02-25 17:37:53+00:00,[],None
307,https://github.com/OuDret/J2C.git,2024-03-04 14:53:13+00:00,,0,OuDret/J2C,767014680,Verilog,J2C,236,0,2024-03-04 14:53:51+00:00,[],https://api.github.com/licenses/mit
308,https://github.com/khavyakj/VLSI.git,2024-02-22 06:12:20+00:00,,0,khavyakj/VLSI,761600974,Verilog,VLSI,121,0,2024-02-22 06:34:26+00:00,[],None
309,https://github.com/Nawras-Ahamed/VSD_Squadron_mini_Research.git,2024-02-17 15:05:46+00:00,A Repo for VSD Squadron Mini based Research Internship,3,Nawras-Ahamed/VSD_Squadron_mini_Research,758953355,Verilog,VSD_Squadron_mini_Research,2394,0,2024-03-04 14:25:55+00:00,[],None
310,https://github.com/berrios96sean/NoC_Project.git,2024-02-26 07:56:50+00:00,,0,berrios96sean/NoC_Project,763392280,Verilog,NoC_Project,731,0,2024-02-26 08:01:44+00:00,[],None
311,https://github.com/Shawn531/VLSI-System-Design.git,2024-02-24 09:50:36+00:00,NCKU graduated level,0,Shawn531/VLSI-System-Design,762648364,Verilog,VLSI-System-Design,32155,0,2024-03-28 21:51:43+00:00,[],None
312,https://github.com/HaaRTLnewbie/8-bit-CPU.git,2024-02-21 15:16:29+00:00,RTL code of an 8-bit CPU designed in Verilog with a separate file for each module.,0,HaaRTLnewbie/8-bit-CPU,761278520,Verilog,8-bit-CPU,73,0,2024-04-03 08:45:01+00:00,"['computer-architecture', 'cpu-architecture', 'rtl-design', 'verilog-hdl', 'learning-by-doing', 'personal-project', 'testbench-verification']",None
313,https://github.com/Jackyscloud/FPGA_Final.git,2024-03-04 10:44:55+00:00,,0,Jackyscloud/FPGA_Final,766901413,Verilog,FPGA_Final,35,0,2024-04-09 07:41:24+00:00,[],None
314,https://github.com/shintjoo/ece552-group-project.git,2024-02-18 22:05:18+00:00,,0,shintjoo/ece552-group-project,759565480,Verilog,ece552-group-project,7991,0,2024-02-19 22:36:26+00:00,[],None
315,https://github.com/leolin311651055/IClab.github.io.git,2024-03-05 14:32:31+00:00,,0,leolin311651055/IClab.github.io,767570344,Verilog,IClab.github.io,53015,0,2024-03-05 14:33:36+00:00,[],None
316,https://github.com/MAC-222/VLSI.git,2024-02-22 06:36:06+00:00,,0,MAC-222/VLSI,761609501,Verilog,VLSI,560,0,2024-02-22 06:49:41+00:00,[],None
317,https://github.com/RustamSubkhankulov/fpga-intro.git,2024-02-25 21:32:45+00:00,"""Introduction to FPGA and Verilog"" at MIPT DREC",0,RustamSubkhankulov/fpga-intro,763223849,Verilog,fpga-intro,278,0,2024-03-03 13:39:36+00:00,[],None
318,https://github.com/swkfk/PipelineCPU-BUAA_CO.git,2024-02-14 02:09:47+00:00,北航计组课程设计 - 流水线 CPU（Verilog）,0,swkfk/PipelineCPU-BUAA_CO,757204736,Verilog,PipelineCPU-BUAA_CO,43,0,2024-02-14 02:23:04+00:00,[],None
319,https://github.com/muehlbachler-b/jku-tt06-16bit-calculator-muehlb.git,2024-02-14 14:06:02+00:00,calculator (with 16-bit alu and 8-bit IO-dataport),0,muehlbachler-b/jku-tt06-16bit-calculator-muehlb,757443916,Verilog,jku-tt06-16bit-calculator-muehlb,1397,0,2024-02-14 15:06:51+00:00,[],https://api.github.com/licenses/apache-2.0
320,https://github.com/developerMonkey/Verilog_resign_example.git,2024-02-16 05:02:27+00:00,,0,developerMonkey/Verilog_resign_example,758336188,Verilog,Verilog_resign_example,26,0,2024-02-16 08:22:36+00:00,[],None
321,https://github.com/enzobelline/ELEN122.git,2024-02-18 03:02:40+00:00,,0,enzobelline/ELEN122,759240326,Verilog,ELEN122,1719,0,2024-02-18 03:03:15+00:00,[],None
322,https://github.com/albouquet/FPGA_compteur_SF.git,2024-02-20 15:31:21+00:00,,0,albouquet/FPGA_compteur_SF,760528314,Verilog,FPGA_compteur_SF,13534,0,2024-02-20 15:34:22+00:00,[],None
323,https://github.com/Kozimo7/Image-Processing.git,2024-02-20 17:25:50+00:00,,0,Kozimo7/Image-Processing,760651640,Verilog,Image-Processing,431,0,2024-02-20 17:42:52+00:00,[],None
324,https://github.com/losyoply/logic_design-labs.git,2024-02-19 12:14:40+00:00,,0,losyoply/logic_design-labs,759828006,Verilog,logic_design-labs,99374,0,2024-02-19 12:34:56+00:00,[],None
325,https://github.com/andychip1/sn74169.git,2024-02-20 03:47:32+00:00,,0,andychip1/sn74169,760244596,Verilog,sn74169,56,0,2024-02-21 01:54:53+00:00,[],https://api.github.com/licenses/apache-2.0
326,https://github.com/ManfredTrauner/TRNG-1.git,2024-02-16 14:50:09+00:00,True Random Number Generator,0,ManfredTrauner/TRNG-1,758543844,Verilog,TRNG-1,67,0,2024-02-16 17:19:19+00:00,[],https://api.github.com/licenses/apache-2.0
327,https://github.com/jilinzheng/Coursework.git,2024-03-04 18:32:32+00:00,,0,jilinzheng/Coursework,767120279,Verilog,Coursework,15027,0,2024-03-04 18:41:03+00:00,[],None
328,https://github.com/sripadma19/task4.md.git,2024-02-29 14:39:31+00:00,,0,sripadma19/task4.md,765237525,Verilog,task4.md,155,0,2024-03-05 09:41:23+00:00,[],None
329,https://github.com/kiencantcode/Bound_Flasher.git,2024-02-28 13:58:01+00:00,This is the project about LSI Logic Design,0,kiencantcode/Bound_Flasher,764669513,Verilog,Bound_Flasher,1505,0,2024-02-28 13:58:36+00:00,[],None
330,https://github.com/bogdan-iamnitchi/microphone-headphones-vhdl-project.git,2024-03-05 17:04:46+00:00,,0,bogdan-iamnitchi/microphone-headphones-vhdl-project,767649979,Verilog,microphone-headphones-vhdl-project,160974,0,2024-03-05 17:07:17+00:00,[],None
331,https://github.com/rgadea-girones/TEORIA_AULAS.git,2024-02-21 08:13:04+00:00,,0,rgadea-girones/TEORIA_AULAS,761090127,Verilog,TEORIA_AULAS,17,0,2024-02-28 13:31:30+00:00,[],None
332,https://github.com/NoNounknow/SDRAM-Control.git,2024-03-01 14:46:05+00:00,SDRAM Control.写于2021.9,0,NoNounknow/SDRAM-Control,765750849,Verilog,SDRAM-Control,19182,0,2024-03-06 13:28:30+00:00,[],None
333,https://github.com/hyesooklim/d-IBF-Decoding-Implementation.git,2024-02-15 08:00:35+00:00,Decoding Errors in Difference-Invertible Bloom Filters: Analysis and Resolution,0,hyesooklim/d-IBF-Decoding-Implementation,757896606,Verilog,d-IBF-Decoding-Implementation,11311,0,2024-03-13 05:24:18+00:00,"['reconciliation', 'set']",None
334,https://github.com/Prabhat-Deshmukh022/Digital-design-mini-projects.git,2024-02-23 17:06:12+00:00,Repository consists of some mini projects on digital design and computer organization,0,Prabhat-Deshmukh022/Digital-design-mini-projects,762384858,Verilog,Digital-design-mini-projects,9,0,2024-02-23 17:08:15+00:00,[],None
335,https://github.com/MisguidedBadge/tt06-tzeentchFPGA.git,2024-02-19 02:38:57+00:00,,0,MisguidedBadge/tt06-tzeentchFPGA,759624987,Verilog,tt06-tzeentchFPGA,7246,0,2024-02-21 18:22:00+00:00,[],https://api.github.com/licenses/apache-2.0
336,https://github.com/Nityanandraj001/16x16-Array-Multiplier.git,2024-02-21 21:01:17+00:00,"I have designed a 16x16 Array Multiplier in Verilog . A structural design of a 16x16 array multiplier, starting with a 2x2, then a 4x4, then an 8x8.",0,Nityanandraj001/16x16-Array-Multiplier,761424816,Verilog,16x16-Array-Multiplier,2,0,2024-02-21 21:02:49+00:00,[],None
337,https://github.com/WilliamOrl/inverter_teste.git,2024-02-22 12:11:01+00:00,,0,WilliamOrl/inverter_teste,761744772,Verilog,inverter_teste,11927,0,2024-02-22 12:11:42+00:00,[],https://api.github.com/licenses/apache-2.0
338,https://github.com/rehannasar2002/ImageProcessing-Verilog.git,2024-02-22 12:22:40+00:00,This project revolves around deploying basic Image Processing methods on Vivado and simulating it.,0,rehannasar2002/ImageProcessing-Verilog,761749455,Verilog,ImageProcessing-Verilog,17809,0,2024-02-22 12:47:06+00:00,[],None
339,https://github.com/MahmoudLotfy10/Signed_ALU.git,2024-02-22 23:20:07+00:00,,0,MahmoudLotfy10/Signed_ALU,762017656,Verilog,Signed_ALU,150,0,2024-02-22 23:23:35+00:00,[],None
340,https://github.com/zolpew/tt06-delay-line.git,2024-02-20 03:00:38+00:00,,0,zolpew/tt06-delay-line,760231468,Verilog,tt06-delay-line,96,0,2024-02-20 03:28:35+00:00,[],https://api.github.com/licenses/apache-2.0
341,https://github.com/alexiaaag/Image-Processing.git,2024-02-24 22:35:28+00:00,,0,alexiaaag/Image-Processing,762864037,Verilog,Image-Processing,68,0,2024-02-24 22:41:21+00:00,[],None
342,https://github.com/ManikantaGunda/localrepo.git,2024-02-26 11:35:49+00:00,localrepo practice 2,0,ManikantaGunda/localrepo,763483604,Verilog,localrepo,1,0,2024-02-26 11:56:59+00:00,[],None
343,https://github.com/calikusx/chip.git,2024-02-26 09:45:41+00:00,,0,calikusx/chip,763437430,Verilog,chip,11927,0,2024-02-26 09:46:24+00:00,[],https://api.github.com/licenses/apache-2.0
344,https://github.com/muthuraman0508/full_adder_using_half_adder.git,2024-02-26 12:09:10+00:00,,0,muthuraman0508/full_adder_using_half_adder,763497185,Verilog,full_adder_using_half_adder,195,0,2024-02-26 12:10:16+00:00,[],None
345,https://github.com/xxHopexx/ARM-CPU-Verilog.git,2024-02-27 08:41:01+00:00,Simple ARM architecture CPU coded in Verilog to be deployed on an FPGA,0,xxHopexx/ARM-CPU-Verilog,763968156,Verilog,ARM-CPU-Verilog,672,0,2024-02-27 09:37:47+00:00,[],None
346,https://github.com/Creciunel/RISC-V-CPU-Core.git,2024-02-26 12:22:20+00:00,Building a RISC-V CPU Core,0,Creciunel/RISC-V-CPU-Core,763502775,Verilog,RISC-V-CPU-Core,222,0,2024-02-26 13:09:21+00:00,[],https://api.github.com/licenses/mit
347,https://github.com/DenisOffor/FPGA_UART_implementation.git,2024-02-28 18:25:00+00:00,,0,DenisOffor/FPGA_UART_implementation,764799509,Verilog,FPGA_UART_implementation,62,0,2024-02-28 18:27:19+00:00,[],None
348,https://github.com/FaisalShahkar/64-bit-register-with-asynchronous-active-low-reset.git,2024-02-29 09:40:18+00:00,"Design a 64 bit register with asynchronous,active low reset. Also write its testbench.",0,FaisalShahkar/64-bit-register-with-asynchronous-active-low-reset,765104166,Verilog,64-bit-register-with-asynchronous-active-low-reset,2,0,2024-02-29 09:43:18+00:00,[],None
349,https://github.com/GauthamM420/Bit-Serial-Adder-Subtractor.git,2024-02-29 16:36:58+00:00,This will host all my files pertaining to the Bit Serial Adder Subtractor Project,0,GauthamM420/Bit-Serial-Adder-Subtractor,765293117,Verilog,Bit-Serial-Adder-Subtractor,6098,0,2024-02-29 16:44:56+00:00,[],None
350,https://github.com/muthuraman0508/verilog_testing.git,2024-03-02 09:02:18+00:00,,0,muthuraman0508/verilog_testing,766071923,Verilog,verilog_testing,1,0,2024-03-02 09:45:40+00:00,[],None
351,https://github.com/ZGCiou/2023a-soc-design.git,2024-03-02 12:40:49+00:00,,0,ZGCiou/2023a-soc-design,766134563,Verilog,2023a-soc-design,17645,0,2024-03-02 12:41:07+00:00,[],None
352,https://github.com/Bheeshmaverma/8-Bit-Vedic-Multiplier.git,2024-03-02 17:09:43+00:00,,0,Bheeshmaverma/8-Bit-Vedic-Multiplier,766222966,Verilog,8-Bit-Vedic-Multiplier,3,0,2024-03-02 17:11:29+00:00,[],None
353,https://github.com/Chonghao0109/2020_grad_cell.git,2024-03-03 14:19:46+00:00,String Matching Engine,0,Chonghao0109/2020_grad_cell,766529193,Verilog,2020_grad_cell,76,0,2024-03-03 14:19:55+00:00,[],None
354,https://github.com/BMMADHUMITHA/weighted_rr.git,2024-03-03 22:01:19+00:00,,0,BMMADHUMITHA/weighted_rr,766669188,Verilog,weighted_rr,18,0,2024-03-03 22:08:23+00:00,[],None
355,https://github.com/jms13333333/UART_interface_based_on_Verilog_HDL.git,2024-02-24 03:54:37+00:00,,0,jms13333333/UART_interface_based_on_Verilog_HDL,762560534,Verilog,UART_interface_based_on_Verilog_HDL,9,0,2024-03-16 06:08:36+00:00,[],None
356,https://github.com/Satya1725/Project-On-Image-Processing.git,2024-03-02 11:42:25+00:00,,0,Satya1725/Project-On-Image-Processing,766117475,Verilog,Project-On-Image-Processing,6871,0,2024-03-02 11:44:22+00:00,[],None
357,https://github.com/JaeHWg/HW2_Nibbleadd_4.git,2024-03-04 16:02:45+00:00,,0,JaeHWg/HW2_Nibbleadd_4,767049164,Verilog,HW2_Nibbleadd_4,4,0,2024-03-12 15:27:58+00:00,[],None
358,https://github.com/QArchy/Ethernet10G.git,2024-02-24 09:39:06+00:00,Ethernet10G controller,0,QArchy/Ethernet10G,762645222,Verilog,Ethernet10G,247735,0,2024-03-28 15:14:04+00:00,[],None
359,https://github.com/hs0905/OpenSSD.git,2024-02-17 18:13:09+00:00,,0,hs0905/OpenSSD,759011765,Verilog,OpenSSD,6240,0,2024-02-18 14:55:24+00:00,[],None
360,https://github.com/hallba18/efabless-tt06-verilog-template.git,2024-02-26 21:00:26+00:00,,0,hallba18/efabless-tt06-verilog-template,763744997,Verilog,efabless-tt06-verilog-template,138,0,2024-03-13 17:40:56+00:00,[],https://api.github.com/licenses/apache-2.0
361,https://github.com/chinnapa5264/RTL_Training.git,2024-02-29 09:06:05+00:00,,0,chinnapa5264/RTL_Training,765089344,Verilog,RTL_Training,14415,0,2024-02-29 09:37:35+00:00,[],None
362,https://github.com/luot-ai/workspace.git,2024-02-26 05:24:56+00:00,,0,luot-ai/workspace,763339501,Verilog,workspace,3473,0,2024-02-26 06:06:23+00:00,[],None
363,https://github.com/Surendhar-3004/Siliconcraft.git,2024-02-22 06:40:59+00:00,,0,Surendhar-3004/Siliconcraft,761611257,Verilog,Siliconcraft,464,0,2024-02-22 06:42:06+00:00,[],None
364,https://github.com/Baungarten-CINVESTAV/Exploring-New-Approach-With-Open-Source-EDA-Tools.git,2024-02-19 19:38:39+00:00,"This repository contains the files presented in the article ""Exploring New Approach With Open Source EDA Tools"".",0,Baungarten-CINVESTAV/Exploring-New-Approach-With-Open-Source-EDA-Tools,760102111,Verilog,Exploring-New-Approach-With-Open-Source-EDA-Tools,89845,0,2024-02-21 21:32:27+00:00,[],None
365,https://github.com/ykDesignSolver/AHB2APB_bridge.git,2024-02-14 07:46:49+00:00,"This project aims to design and verify an AHB to APB bridge with a single master and single slave connected through an asynchronous FIFO buffer. This bridge will facilitate communication between a high-performance AHB bus and a low-power APB bus, bridging the performance and power consumption gap between them.",0,ykDesignSolver/AHB2APB_bridge,757296376,Verilog,AHB2APB_bridge,6,0,2024-02-22 16:22:10+00:00,[],None
366,https://github.com/Berkeylddz/KAAN-Integrated-Combat-Management-System.git,2024-02-18 13:44:27+00:00,https://web.cs.hacettepe.edu.tr/~bbm231/final_verilog_project_2023/,0,Berkeylddz/KAAN-Integrated-Combat-Management-System,759398622,Verilog,KAAN-Integrated-Combat-Management-System,4,0,2024-02-18 13:45:47+00:00,[],None
367,https://github.com/yllkaberisha/Computer-Architecture.git,2024-02-16 21:17:49+00:00,CPU 16 bit (Single-Cycle),0,yllkaberisha/Computer-Architecture,758690513,Verilog,Computer-Architecture,850,0,2024-02-16 21:21:09+00:00,[],None
368,https://github.com/kristoffer1110/IC-verilog.git,2024-02-16 12:56:02+00:00,Verilog-kode for IC-prosjekt 2023,0,kristoffer1110/IC-verilog,758495461,Verilog,IC-verilog,35,0,2024-02-16 13:10:49+00:00,[],None
369,https://github.com/Ramagond15/Scambler.git,2024-02-16 09:47:26+00:00,,0,Ramagond15/Scambler,758425977,Verilog,Scambler,59,0,2024-02-16 09:50:53+00:00,[],None
370,https://github.com/ParkerManer/Hardware_AES_Encryption_Decryption.git,2024-02-20 17:11:13+00:00,,0,ParkerManer/Hardware_AES_Encryption_Decryption,760644690,Verilog,Hardware_AES_Encryption_Decryption,9666,0,2024-02-20 17:11:35+00:00,[],https://api.github.com/licenses/mit
371,https://github.com/Mr-Kaushal-22/ENCODEC_APB.git,2024-02-16 06:32:01+00:00,,0,Mr-Kaushal-22/ENCODEC_APB,758360402,Verilog,ENCODEC_APB,184,0,2024-02-16 06:39:29+00:00,[],None
372,https://github.com/zihaonian/TaxiFares.git,2024-02-24 15:09:20+00:00,This is an FPGA-based taxi price calculation tool,0,zihaonian/TaxiFares,762741927,Verilog,TaxiFares,8875,0,2024-02-24 15:12:00+00:00,[],None
373,https://github.com/MoBialyy/AtmSystem.git,2024-02-25 18:58:28+00:00,"Simple atm system done with Verilog language, part of Electronic Design & Automation course project",0,MoBialyy/AtmSystem,763179349,Verilog,AtmSystem,31,0,2024-02-25 18:59:49+00:00,[],None
374,https://github.com/Umbrier/verilog.git,2024-02-24 20:31:50+00:00,,0,Umbrier/verilog,762836886,Verilog,verilog,2,0,2024-02-24 21:01:20+00:00,[],None
375,https://github.com/palzhj/kc705_examples.git,2024-02-20 13:41:27+00:00,kc705 firmware examples with sitcp or sitcpxg,0,palzhj/kc705_examples,760472914,Verilog,kc705_examples,16180,0,2024-02-20 13:47:37+00:00,[],None
376,https://github.com/bhavinshekhada/periplexapb.git,2024-02-27 04:00:08+00:00,,0,bhavinshekhada/periplexapb,763868489,Verilog,periplexapb,63791,0,2024-02-27 04:15:03+00:00,[],None
377,https://github.com/tcrdl-ozaki/openmpw_test4.git,2024-02-27 05:46:36+00:00,,0,tcrdl-ozaki/openmpw_test4,763901520,Verilog,openmpw_test4,11927,0,2024-02-27 05:47:15+00:00,[],https://api.github.com/licenses/apache-2.0
378,https://github.com/xjtu-qzj/school-work.git,2024-02-27 01:01:47+00:00,只是记录，无其他用途,0,xjtu-qzj/school-work,763816899,Verilog,school-work,316868,0,2024-02-27 08:13:17+00:00,[],None
379,https://github.com/NeedForSpeed1/FPGA_AND_Gate.git,2024-03-04 14:13:54+00:00,,0,NeedForSpeed1/FPGA_AND_Gate,766994922,Verilog,FPGA_AND_Gate,4,0,2024-03-04 14:28:20+00:00,[],None
380,https://github.com/JaeHWg/HW1_NORLatch.git,2024-02-29 16:55:46+00:00,,0,JaeHWg/HW1_NORLatch,765301858,Verilog,HW1_NORLatch,1,0,2024-02-29 16:56:04+00:00,[],None
381,https://github.com/ChunTaoPengim/NtuEE-computer-architectureure.git,2024-02-29 16:50:16+00:00,,0,ChunTaoPengim/NtuEE-computer-architectureure,765299432,Verilog,NtuEE-computer-architectureure,1735,0,2024-02-29 16:57:14+00:00,[],None
382,https://github.com/LuisRosado/Mux4a1-Mux6a1.git,2024-03-04 15:33:08+00:00,Mux 4 a 1 y Mux 6 a 1 en verilog,0,LuisRosado/Mux4a1-Mux6a1,767034968,Verilog,Mux4a1-Mux6a1,59,0,2024-03-04 15:34:06+00:00,[],None
383,https://github.com/maraputivishnusai/maraputivishnusai.git,2024-02-18 05:29:08+00:00,,0,maraputivishnusai/maraputivishnusai,759268412,Verilog,maraputivishnusai,2834,0,2024-03-04 05:27:25+00:00,[],None
384,https://github.com/ThomasHadner/jku-tt06-pwm-analyzer-hadner.git,2024-03-05 00:18:57+00:00,,0,ThomasHadner/jku-tt06-pwm-analyzer-hadner,767245233,Verilog,jku-tt06-pwm-analyzer-hadner,39,0,2024-03-05 00:26:59+00:00,[],https://api.github.com/licenses/apache-2.0
385,https://github.com/FPGAmaster-wyc/LVDS_RX_DATA.git,2024-03-05 03:27:04+00:00,接受LVDS数据，并输出sof，eof，sol，eol,0,FPGAmaster-wyc/LVDS_RX_DATA,767300578,Verilog,LVDS_RX_DATA,2925,0,2024-03-05 09:26:21+00:00,[],None
386,https://github.com/a1coughlin/tt06-verilog-template.git,2024-02-26 21:04:31+00:00,,0,a1coughlin/tt06-verilog-template,763746504,Verilog,tt06-verilog-template,30,0,2024-03-07 13:49:30+00:00,[],https://api.github.com/licenses/apache-2.0
387,https://github.com/Siris-Limx/edge-training-SoC.git,2024-02-22 16:33:41+00:00,Online edge training SoC Tapeout recording,0,Siris-Limx/edge-training-SoC,761869476,Verilog,edge-training-SoC,53,0,2024-02-26 20:12:14+00:00,[],None
388,https://github.com/elsiery/mips_cpu.git,2024-03-02 06:00:26+00:00,Implementation of pipelined mips_cpu in both python and verilog HDL. Popular 5-stage method is used.,0,elsiery/mips_cpu,766023963,Verilog,mips_cpu,56,0,2024-03-03 07:46:31+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/nayakmaithreyi/4-Week-VSD-internship.git,2024-03-02 14:41:23+00:00,,0,nayakmaithreyi/4-Week-VSD-internship,766173745,Verilog,4-Week-VSD-internship,6946,0,2024-03-03 06:17:07+00:00,[],None
390,https://github.com/summersfrost/verilog-act.git,2024-02-25 13:07:56+00:00,activities and excercises of hdl verillog,0,summersfrost/verilog-act,763060767,Verilog,verilog-act,12,0,2024-02-25 13:08:06+00:00,[],None
391,https://github.com/matahho/Computer-Architecture-Lab.git,2024-03-05 12:39:23+00:00,,0,matahho/Computer-Architecture-Lab,767515346,Verilog,Computer-Architecture-Lab,11,0,2024-03-12 11:17:10+00:00,[],https://api.github.com/licenses/mit
392,https://github.com/chi-an1997/UART.git,2024-02-26 03:18:43+00:00,,0,chi-an1997/UART,763305669,Verilog,UART,4,0,2024-03-24 13:47:44+00:00,[],None
393,https://github.com/cristian-stiven/Electronica-Digital-1-G1-E1.git,2024-02-21 15:16:36+00:00,,0,cristian-stiven/Electronica-Digital-1-G1-E1,761278576,Verilog,Electronica-Digital-1-G1-E1,1694,0,2024-03-06 15:32:24+00:00,[],None
394,https://github.com/JaeHWg/HW2_Multiplexer_2.git,2024-03-04 16:00:27+00:00,,0,JaeHWg/HW2_Multiplexer_2,767048146,Verilog,HW2_Multiplexer_2,4,0,2024-03-12 14:37:50+00:00,[],None
395,https://github.com/adamb0403/ELEC473_assignment3.git,2024-02-27 13:56:49+00:00,,0,adamb0403/ELEC473_assignment3,764111072,Verilog,ELEC473_assignment3,51750,0,2024-03-20 15:32:24+00:00,[],None
396,https://github.com/dlrkdgus0625/EE214.git,2024-02-29 22:30:56+00:00,Digital systems using verilog,0,dlrkdgus0625/EE214,765426818,Verilog,EE214,50,0,2024-02-29 22:33:27+00:00,[],None
397,https://github.com/samiyaalizaidi/Direct-Digital-Synthesizer.git,2024-02-20 10:25:47+00:00,Direct Digital Synthesizer for Generating Sine Waves using Verilog HDL,0,samiyaalizaidi/Direct-Digital-Synthesizer,760388179,Verilog,Direct-Digital-Synthesizer,225,0,2024-03-01 16:28:30+00:00,"['direct-digital-synthesizer', 'sine-wave-generator', 'verilog-code', 'verilog-hdl', 'digital-system-design']",https://api.github.com/licenses/mit
398,https://github.com/gitomo0326/Verilog_Template.git,2024-02-18 06:27:42+00:00,,0,gitomo0326/Verilog_Template,759281557,Verilog,Verilog_Template,6,0,2024-03-19 12:32:55+00:00,[],None
399,https://github.com/Smallpo1226/FMDLL.git,2024-02-20 18:45:23+00:00,,0,Smallpo1226/FMDLL,760685954,Verilog,FMDLL,317,0,2024-02-20 18:48:54+00:00,[],None
400,https://github.com/sharkattackk/CPU-Project.git,2024-03-02 00:50:36+00:00,,0,sharkattackk/CPU-Project,765959735,Verilog,CPU-Project,14948,0,2024-03-02 00:52:15+00:00,[],None
401,https://github.com/kunzn/552Project.git,2024-02-29 20:30:28+00:00,,0,kunzn/552Project,765388871,Verilog,552Project,1087,0,2024-02-29 20:35:34+00:00,[],None
402,https://github.com/Edu4Chip/Didactic-SoC.git,2024-02-23 10:42:50+00:00,Template SoC for Edu4Chip,0,Edu4Chip/Didactic-SoC,762227496,Verilog,Didactic-SoC,533,0,2024-03-12 08:53:19+00:00,[],None
403,https://github.com/SatvikiSahu/100-days-of-RTL.git,2024-02-23 06:42:07+00:00,,0,SatvikiSahu/100-days-of-RTL,762134780,Verilog,100-days-of-RTL,61,0,2024-02-23 07:21:05+00:00,[],None
404,https://github.com/yagyag12/DigitalDesign.git,2024-02-15 16:57:56+00:00,,0,yagyag12/DigitalDesign,758120219,Verilog,DigitalDesign,98,0,2024-02-15 17:08:41+00:00,[],None
405,https://github.com/KALI-08/VLSI.git,2024-02-22 04:57:17+00:00,,0,KALI-08/VLSI,761577316,Verilog,VLSI,289,0,2024-02-29 04:53:51+00:00,[],None
406,https://github.com/jemjemzzZ/Basic-Arithmetic-Processor.git,2024-02-16 14:09:43+00:00,,0,jemjemzzZ/Basic-Arithmetic-Processor,758525775,Verilog,Basic-Arithmetic-Processor,2015,0,2024-02-16 14:11:37+00:00,[],None
407,https://github.com/FranciscoCSUN/CSUN_ISOC.git,2024-02-18 19:07:44+00:00,,0,FranciscoCSUN/CSUN_ISOC,759503122,Verilog,CSUN_ISOC,371,0,2024-02-18 22:15:45+00:00,[],None
408,https://github.com/Sewar-Wesam/Design-and-Verify-Multi-Cycle-RISC-Processor.git,2024-02-18 12:46:06+00:00,The instruction size and the words size is 32 bits. ,0,Sewar-Wesam/Design-and-Verify-Multi-Cycle-RISC-Processor,759381232,Verilog,Design-and-Verify-Multi-Cycle-RISC-Processor,2326,0,2024-02-18 13:04:02+00:00,[],None
409,https://github.com/Junkotron/fpga_memtest.git,2024-02-19 16:16:15+00:00,An attempt to make use of the sram available on Olimex boards ice40hx8k/1k,0,Junkotron/fpga_memtest,759939332,Verilog,fpga_memtest,10,0,2024-02-19 17:16:38+00:00,[],None
410,https://github.com/Ahmedwagdymohy/Spartan6-DSP48A1-Project.git,2024-02-18 19:14:10+00:00,"The Spartan-6 family offers a high ratio of DSP48A1 slices to logic, making it ideal for math-intensive applications",0,Ahmedwagdymohy/Spartan6-DSP48A1-Project,759504996,Verilog,Spartan6-DSP48A1-Project,774,0,2024-02-18 19:20:39+00:00,[],https://api.github.com/licenses/mit
411,https://github.com/Sharmilas18/AHB2APB-bridge.git,2024-02-22 23:40:39+00:00,,0,Sharmilas18/AHB2APB-bridge,762022583,Verilog,AHB2APB-bridge,92,0,2024-02-23 00:15:27+00:00,[],None
412,https://github.com/AxelRueG/rv32i_verilog.git,2024-02-24 02:22:42+00:00,,0,AxelRueG/rv32i_verilog,762542382,Verilog,rv32i_verilog,48,0,2024-02-24 02:26:44+00:00,[],None
413,https://github.com/chandermani209/MIPS_32.git,2024-02-23 11:35:43+00:00,Title: Verilog Implementation of a MIPS 32 Processor,0,chandermani209/MIPS_32,762247119,Verilog,MIPS_32,14,0,2024-02-23 11:42:57+00:00,[],None
414,https://github.com/Vinay5689/myrepo.git,2024-02-24 08:04:36+00:00,,0,Vinay5689/myrepo,762620693,Verilog,myrepo,0,0,2024-02-24 08:08:47+00:00,[],None
415,https://github.com/soyak38/caravelv1.git,2024-02-24 11:01:35+00:00,,0,soyak38/caravelv1,762667355,Verilog,caravelv1,11927,0,2024-02-24 11:02:18+00:00,[],https://api.github.com/licenses/apache-2.0
416,https://github.com/oykunsay/VHDL-Histogram-Equalization.git,2024-02-25 10:49:52+00:00,"Using Matlab, reading the bits of a grayscale image extracted from a .txt file and writing them to another file with histogram equalization.",0,oykunsay/VHDL-Histogram-Equalization,763019865,Verilog,VHDL-Histogram-Equalization,359,0,2024-02-25 10:50:09+00:00,[],None
417,https://github.com/poojitha-lagidi/seven-segment-display-decoder.git,2024-02-25 15:32:19+00:00,Verilog code to design an Seven Segment Display Decoder along with it's testbench,0,poojitha-lagidi/seven-segment-display-decoder,763109888,Verilog,seven-segment-display-decoder,6,0,2024-02-25 15:36:16+00:00,[],None
418,https://github.com/Mario-o-Ghaly/Pipelined-RISC-V-Processor.git,2024-02-26 14:23:21+00:00,,0,Mario-o-Ghaly/Pipelined-RISC-V-Processor,763560257,Verilog,Pipelined-RISC-V-Processor,2707,0,2024-02-26 14:23:31+00:00,[],None
419,https://github.com/thejoeloy/rv32i_pipelined_cpu.git,2024-02-27 03:11:37+00:00,,0,thejoeloy/rv32i_pipelined_cpu,763854576,Verilog,rv32i_pipelined_cpu,3085,0,2024-02-27 04:16:09+00:00,[],None
420,https://github.com/bhavinshekhada/UART-PROTOCOL.git,2024-02-27 04:24:03+00:00,DESIGN OF UART TRANSRECEIVER  PROTOCOL  ON FPGA.,0,bhavinshekhada/UART-PROTOCOL,763875685,Verilog,UART-PROTOCOL,34348,0,2024-02-27 04:27:56+00:00,[],None
421,https://github.com/KianRafati/N-bit-Signed-Multiplier.git,2024-02-27 14:25:06+00:00,A verilog module and a testbench for multiplying two signed N-bit numbers.,0,KianRafati/N-bit-Signed-Multiplier,764126066,Verilog,N-bit-Signed-Multiplier,3,0,2024-02-27 14:27:04+00:00,[],https://api.github.com/licenses/mit
422,https://github.com/Ramya12805/iverilog_codes.git,2024-02-24 10:22:44+00:00,,0,Ramya12805/iverilog_codes,762656900,Verilog,iverilog_codes,28,0,2024-02-27 14:44:22+00:00,[],None
423,https://github.com/AbhishekDutta96/Physical-Implementation-RTL-to-GDS-II-of-Up-Counter.git,2024-02-28 17:48:10+00:00,,0,AbhishekDutta96/Physical-Implementation-RTL-to-GDS-II-of-Up-Counter,764783713,Verilog,Physical-Implementation-RTL-to-GDS-II-of-Up-Counter,1361,0,2024-02-28 18:17:39+00:00,[],None
424,https://github.com/kjstanford/ee180_lab_3.git,2024-02-27 22:38:39+00:00,,0,kjstanford/ee180_lab_3,764340395,Verilog,ee180_lab_3,2235,0,2024-02-27 22:44:06+00:00,[],None
425,https://github.com/SUE3K/ic_contest.git,2024-02-29 04:44:58+00:00,,0,SUE3K/ic_contest,764994333,Verilog,ic_contest,1630,0,2024-02-29 04:48:49+00:00,[],None
426,https://github.com/LanceLander/tt-fpga-hdl-demo.git,2024-02-26 21:03:08+00:00,,0,LanceLander/tt-fpga-hdl-demo,763745980,Verilog,tt-fpga-hdl-demo,45,0,2024-02-28 20:04:58+00:00,[],https://api.github.com/licenses/apache-2.0
427,https://github.com/Ch0rtik/verilog-portfolio.git,2024-02-15 21:50:50+00:00,"Some of my projects made with Verilog, using Quartus Prime 18.1 software",0,Ch0rtik/verilog-portfolio,758227959,Verilog,verilog-portfolio,8582,0,2024-02-15 21:50:58+00:00,[],None
428,https://github.com/farug/caravel.git,2024-02-29 13:32:06+00:00,,0,farug/caravel,765204722,Verilog,caravel,11927,0,2024-02-29 13:33:01+00:00,[],https://api.github.com/licenses/apache-2.0
429,https://github.com/efabless/EF_QSPI_FLASH_CTRL.git,2024-02-29 11:07:13+00:00,,0,efabless/EF_QSPI_FLASH_CTRL,765142053,Verilog,EF_QSPI_FLASH_CTRL,356,0,2024-02-29 15:30:17+00:00,[],None
430,https://github.com/ASHRAF2230/ITVM.git,2024-03-03 19:32:44+00:00,It is a Verilog code and SOC design of a ticket vending machine.,0,ASHRAF2230/ITVM,766630120,Verilog,ITVM,87,0,2024-03-03 19:35:00+00:00,[],https://api.github.com/licenses/apache-2.0
431,https://github.com/smrithigUCI/OpenROAD-Cloud-.git,2024-03-03 22:40:01+00:00,Trying DRC here,0,smrithigUCI/OpenROAD-Cloud-,766678281,Verilog,OpenROAD-Cloud-,12,0,2024-03-04 00:22:51+00:00,[],None
432,https://github.com/zsxpdsyz/asplos24-aec-lifting.git,2024-02-27 03:45:26+00:00,,0,zsxpdsyz/asplos24-aec-lifting,763864232,,asplos24-aec-lifting,30114,0,2024-02-27 03:45:26+00:00,[],https://api.github.com/licenses/bsd-3-clause
433,https://github.com/riy-1/traffic-light-asic.git,2024-02-28 05:32:43+00:00,,0,riy-1/traffic-light-asic,764458414,Verilog,traffic-light-asic,11929,0,2024-02-28 05:33:22+00:00,[],https://api.github.com/licenses/apache-2.0
434,https://github.com/shirleylin053/Hardware-Design_Final.git,2024-03-04 13:37:16+00:00,,0,shirleylin053/Hardware-Design_Final,766976933,Verilog,Hardware-Design_Final,2660,0,2024-03-04 13:37:54+00:00,[],None
435,https://github.com/saltyee1/ic_contetst_2021.git,2024-03-05 09:57:54+00:00,,0,saltyee1/ic_contetst_2021,767443953,Verilog,ic_contetst_2021,882,0,2024-03-05 10:07:47+00:00,[],None
436,https://github.com/tpeterso8/tt.git,2024-02-26 21:11:45+00:00,,0,tpeterso8/tt,763749069,Verilog,tt,87,0,2024-03-04 19:06:15+00:00,[],https://api.github.com/licenses/apache-2.0
437,https://github.com/PriyankaMoharana/Automatic_Washing_Machine..git,2024-03-05 16:02:44+00:00,,0,PriyankaMoharana/Automatic_Washing_Machine.,767615495,Verilog,Automatic_Washing_Machine.,3,0,2024-03-05 16:03:59+00:00,[],None
438,https://github.com/justinsim02/Running-Mean-FIR-Filter.git,2024-03-05 04:28:54+00:00,Written in SystemVerilog/Verilog for Terasic DE1_Soc,0,justinsim02/Running-Mean-FIR-Filter,767318419,Verilog,Running-Mean-FIR-Filter,507,0,2024-03-05 05:47:30+00:00,[],None
439,https://github.com/damor-rbz/tt06_int_divider.git,2024-02-24 09:33:38+00:00,Simple integer divider for tinytapeout6,0,damor-rbz/tt06_int_divider,762643725,Verilog,tt06_int_divider,22,0,2024-02-24 15:12:33+00:00,[],https://api.github.com/licenses/apache-2.0
440,https://github.com/gpham2/music-synthesizer-basys3.git,2024-02-28 23:16:51+00:00,,0,gpham2/music-synthesizer-basys3,764904395,Verilog,music-synthesizer-basys3,5123,0,2024-03-13 00:30:07+00:00,[],None
441,https://github.com/Dhanya3012/VSD.git,2024-02-20 06:40:56+00:00,,0,Dhanya3012/VSD,760297583,Verilog,VSD,2607,0,2024-02-26 04:42:03+00:00,[],None
442,https://github.com/tzahiperetz/riscv.git,2024-03-02 19:55:38+00:00,riscV basic 32 integer core ,0,tzahiperetz/riscv,766271164,Verilog,riscv,2,0,2024-03-16 15:55:07+00:00,[],None
443,https://github.com/MuhammadWamiq003/rV32i_Single-cycle-cpu.git,2024-02-28 05:00:49+00:00,,0,MuhammadWamiq003/rV32i_Single-cycle-cpu,764448464,Verilog,rV32i_Single-cycle-cpu,24,0,2024-03-17 12:39:34+00:00,[],None
444,https://github.com/mfaizan-10xe/FIFO_Memory.git,2024-03-05 16:18:56+00:00,FIFO Memory Unit,0,mfaizan-10xe/FIFO_Memory,767623235,Verilog,FIFO_Memory,4,0,2024-03-05 16:31:34+00:00,[],None
445,https://github.com/khizaralishah1/qonv-ai.git,2024-02-20 13:33:46+00:00,,0,khizaralishah1/qonv-ai,760469479,Verilog,qonv-ai,58246,0,2024-03-26 08:26:04+00:00,[],None
446,https://github.com/ananyabhatia/cpu-processor.git,2024-02-22 18:23:04+00:00,,0,ananyabhatia/cpu-processor,761918131,Verilog,cpu-processor,19630,0,2024-03-19 21:42:05+00:00,[],None
447,https://github.com/hQian2718/M152A.git,2024-03-05 20:29:47+00:00,CS M152A at UCLA. verilog on Basys 3 FPGA.,0,hQian2718/M152A,767744776,Verilog,M152A,51790,0,2024-03-26 04:44:35+00:00,[],None
448,https://github.com/nathangross1/die_roller_project.git,2024-02-26 21:04:49+00:00,,0,nathangross1/die_roller_project,763746603,Verilog,die_roller_project,42,0,2024-04-05 14:43:26+00:00,[],https://api.github.com/licenses/apache-2.0
449,https://github.com/gurijalasharmila/Voting-Machine.git,2024-02-14 08:38:34+00:00,,0,gurijalasharmila/Voting-Machine,757313333,Verilog,Voting-Machine,4,0,2024-02-14 17:39:43+00:00,[],None
450,https://github.com/Berkeylddz/Sequential-Circuits-in-Verilog.git,2024-02-18 13:42:25+00:00,Sequential Circuits in Verilog using jkff and off,0,Berkeylddz/Sequential-Circuits-in-Verilog,759397986,Verilog,Sequential-Circuits-in-Verilog,1196,0,2024-02-18 13:42:49+00:00,[],None
451,https://github.com/ColinGMcMillen/Verilog-Image-Processing.git,2024-02-16 18:30:46+00:00,Verilog code for image processing of a 768 by 512 image of 24 it color depth (.BMP files),0,ColinGMcMillen/Verilog-Image-Processing,758634200,Verilog,Verilog-Image-Processing,1117,0,2024-02-16 18:36:32+00:00,[],None
452,https://github.com/uygarersoy/BBM233.git,2024-02-16 14:31:25+00:00,,0,uygarersoy/BBM233,758535591,Verilog,BBM233,1972,0,2024-02-16 14:33:49+00:00,[],None
453,https://github.com/kayameltem/Sequential-Circuits-Verilog.git,2024-02-17 12:16:42+00:00,"Sequential circuits are circuits whose outputs depend on both the present inputs and the sequence of past inputs (sequential circuits include memory elements). That is, the previous inputs or state of the circuit will have an effect on its present state.",0,kayameltem/Sequential-Circuits-Verilog,758901644,Verilog,Sequential-Circuits-Verilog,786,0,2024-02-17 12:17:04+00:00,[],None
454,https://github.com/kayameltem/Final-Verilog-Project.git,2024-02-17 12:22:03+00:00,This is a verilog project based on a scenario. Details are included in the PDF file called Final_Verilog_Project.,0,kayameltem/Final-Verilog-Project,758903156,Verilog,Final-Verilog-Project,2804,0,2024-02-17 12:23:04+00:00,[],None
455,https://github.com/lazar2222/Image-Scaling-Accelerator.git,2024-02-15 12:05:40+00:00,Hardware acceleration of image scaling,0,lazar2222/Image-Scaling-Accelerator,757990463,Verilog,Image-Scaling-Accelerator,5019,0,2024-02-19 10:41:10+00:00,"['hardware-acceleration', 'image-scaling', 'nios2']",None
456,https://github.com/arsalanjabbari/Image-Processing-Chain-Code-FPGA.git,2024-02-16 17:15:00+00:00,"In this project, we implemented one of the image coding algorithms, in a way that in several steps, we coded an image, calculated its perimeter and area, sent it to the Decode unit using the UART protocol, and re-encoded the original image.",0,arsalanjabbari/Image-Processing-Chain-Code-FPGA,758604532,Verilog,Image-Processing-Chain-Code-FPGA,30,0,2024-02-19 12:03:13+00:00,"['fpga', 'image-processing']",None
457,https://github.com/donn/caravel_aes_accelerator.git,2024-02-20 08:28:59+00:00,,0,donn/caravel_aes_accelerator,760337748,Verilog,caravel_aes_accelerator,21547,0,2024-02-20 08:29:42+00:00,[],https://api.github.com/licenses/apache-2.0
458,https://github.com/dhwanish-3/Verilog-Programming-Logic-Design-Lab.git,2024-02-19 16:50:57+00:00,"Verilog programs in gate level, dataflow & behavioural modelling with testbenches written in intel FPGA tested with ModelSim simulator",0,dhwanish-3/Verilog-Programming-Logic-Design-Lab,760032243,Verilog,Verilog-Programming-Logic-Design-Lab,29,0,2024-02-19 16:55:02+00:00,"['intel-fpga', 'logic-design', 'modelsim', 'verilog', 'verilog-code', 'verilog-hdl', 'vlsi-design']",https://api.github.com/licenses/mit
459,https://github.com/teodora1grigoras/Verilog-image-processing.git,2024-02-22 13:21:16+00:00,"Mirror, Gray, Sharpness",0,teodora1grigoras/Verilog-image-processing,761774911,Verilog,Verilog-image-processing,31,0,2024-02-22 13:38:25+00:00,[],None
460,https://github.com/xarey0629/Multi-Cycled_L1-Cache_CPU.git,2024-02-22 15:46:55+00:00,,0,xarey0629/Multi-Cycled_L1-Cache_CPU,761846912,Verilog,Multi-Cycled_L1-Cache_CPU,8,0,2024-02-22 15:49:18+00:00,[],None
461,https://github.com/muthuraman0508/and_gate.git,2024-02-23 12:06:45+00:00,,0,muthuraman0508/and_gate,762258633,Verilog,and_gate,159,0,2024-02-23 12:07:49+00:00,[],None
462,https://github.com/PRAMOTHs-Repository/Hamming-code-vlsi-design.git,2024-02-23 08:30:12+00:00,,0,PRAMOTHs-Repository/Hamming-code-vlsi-design,762174486,Verilog,Hamming-code-vlsi-design,15,0,2024-02-23 08:52:03+00:00,[],None
463,https://github.com/einge23/RV32I_Single-cycle-processor.git,2024-02-22 21:00:45+00:00,,0,einge23/RV32I_Single-cycle-processor,761976823,Verilog,RV32I_Single-cycle-processor,3,0,2024-02-23 02:32:20+00:00,[],None
464,https://github.com/stardust-GS/cnn_on_zybo.git,2024-02-24 22:23:24+00:00,,0,stardust-GS/cnn_on_zybo,762861638,Verilog,cnn_on_zybo,10,0,2024-02-24 22:25:39+00:00,[],None
465,https://github.com/gyannj/HexKeypadScanner.git,2024-02-25 16:17:29+00:00,,0,gyannj/HexKeypadScanner,763125291,Verilog,HexKeypadScanner,5,0,2024-02-25 16:21:38+00:00,[],None
466,https://github.com/Pranav-Gadre/VCS_prob_3_bit_palindrome.git,2024-02-25 06:21:33+00:00,,0,Pranav-Gadre/VCS_prob_3_bit_palindrome,762948389,Verilog,VCS_prob_3_bit_palindrome,3,0,2024-02-25 07:57:55+00:00,[],None
467,https://github.com/Nalbertsan/PBL-3-main-main.git,2024-02-26 02:29:46+00:00,"Acabouuuuu, é tetraaaaaa ",0,Nalbertsan/PBL-3-main-main,763292964,Verilog,PBL-3-main-main,630,0,2024-02-26 02:29:53+00:00,[],None
468,https://github.com/yeshwanthkattta/Mustang-Tail-Light-Controller.git,2024-02-28 21:25:53+00:00,Design and Synthesis of a Mustang Tail Light Sequencer using Verilog,0,yeshwanthkattta/Mustang-Tail-Light-Controller,764869769,Verilog,Mustang-Tail-Light-Controller,357,0,2024-02-28 21:28:16+00:00,[],None
469,https://github.com/MananJoshi07/Sync-FIFO-Memory.git,2024-02-28 08:30:26+00:00,The FIFO memory efficiently managed data flow between input and output interfaces while ensuring synchronous operation. Resulting in reliable data buffering and transfer.,0,MananJoshi07/Sync-FIFO-Memory,764524033,Verilog,Sync-FIFO-Memory,4,0,2024-02-28 09:18:02+00:00,[],None
470,https://github.com/souvik2108222222/Traffic-Light-Controller.git,2024-02-29 15:38:49+00:00,This is a verilog project of Traffic Light Controller,0,souvik2108222222/Traffic-Light-Controller,765265572,Verilog,Traffic-Light-Controller,27,0,2024-02-29 15:40:05+00:00,[],None
471,https://github.com/ahmed-amr-salah/RISCV-pipelined-processor.git,2024-02-26 20:57:29+00:00,,0,ahmed-amr-salah/RISCV-pipelined-processor,763743984,Verilog,RISCV-pipelined-processor,17,0,2024-02-26 21:04:23+00:00,[],None
472,https://github.com/rasannakumar/roundrobin.git,2024-02-27 00:58:48+00:00,,0,rasannakumar/roundrobin,763816140,Verilog,roundrobin,3,0,2024-02-27 00:59:42+00:00,[],None
473,https://github.com/DongJin-Yang/HDLBits.git,2024-02-29 12:38:14+00:00,,0,DongJin-Yang/HDLBits,765180121,Verilog,HDLBits,29,0,2024-03-01 12:23:16+00:00,[],None
474,https://github.com/DSJAHNAVI/Alpha-Example.git,2024-02-29 17:02:07+00:00,,0,DSJAHNAVI/Alpha-Example,765304703,Verilog,Alpha-Example,0,0,2024-02-29 17:15:45+00:00,[],None
475,https://github.com/Mekky7/32-bit-MIPS-pipelined-processor.git,2024-03-02 21:26:04+00:00,,0,Mekky7/32-bit-MIPS-pipelined-processor,766293893,Verilog,32-bit-MIPS-pipelined-processor,8,0,2024-03-02 21:29:10+00:00,[],None
476,https://github.com/debashis1320/Vending_Machine.git,2024-03-03 11:56:46+00:00,,0,debashis1320/Vending_Machine,766484523,Verilog,Vending_Machine,1,0,2024-03-03 11:58:29+00:00,[],None
477,https://github.com/bhavinshekhada/periplex_apb_tested.git,2024-03-02 04:36:50+00:00,,0,bhavinshekhada/periplex_apb_tested,766004695,Verilog,periplex_apb_tested,34657,0,2024-03-02 04:44:38+00:00,[],None
478,https://github.com/anikate-kaw/seq_det_10110.git,2024-03-02 19:10:41+00:00,,0,anikate-kaw/seq_det_10110,766259058,Verilog,seq_det_10110,2,0,2024-03-02 19:11:18+00:00,[],None
479,https://github.com/buithi737/RISCVPipeline.git,2024-03-04 03:37:37+00:00,,0,buithi737/RISCVPipeline,766747982,Verilog,RISCVPipeline,1186,0,2024-03-04 03:40:41+00:00,[],None
480,https://github.com/85NTK/CPU_16bit.git,2024-03-03 09:17:45+00:00,,0,85NTK/CPU_16bit,766439850,Verilog,CPU_16bit,609,0,2024-03-03 09:20:23+00:00,[],None
481,https://github.com/malikshanaah1999/USB_RTL_Design.git,2024-03-05 20:48:51+00:00,,0,malikshanaah1999/USB_RTL_Design,767751625,Verilog,USB_RTL_Design,61,0,2024-03-05 20:51:48+00:00,[],None
482,https://github.com/JiangShitong/uart2iic.git,2024-03-05 20:02:02+00:00,,0,JiangShitong/uart2iic,767734020,Verilog,uart2iic,13,0,2024-03-05 20:04:03+00:00,[],None
483,https://github.com/AbdallaDalleh/8b10b.git,2024-03-04 08:00:23+00:00,A Verilog-based implementation of an 8b/10b encoder/decoder,0,AbdallaDalleh/8b10b,766832363,Verilog,8b10b,6,0,2024-03-05 13:12:51+00:00,[],None
484,https://github.com/AtharZafeer/fault_generator_model_3.git,2024-02-21 06:44:20+00:00,,0,AtharZafeer/fault_generator_model_3,761056775,Verilog,fault_generator_model_3,25841,0,2024-02-21 08:49:36+00:00,[],None
485,https://github.com/NeedForSpeed1/FPGA_Data_Selector.git,2024-03-04 16:25:38+00:00,,0,NeedForSpeed1/FPGA_Data_Selector,767060264,Verilog,FPGA_Data_Selector,19421,0,2024-03-04 16:27:00+00:00,[],None
486,https://github.com/Kimadzn/ARQ01.git,2024-03-03 23:23:29+00:00,Repositório referente a matéria Arquitetura de computadores 01,0,Kimadzn/ARQ01,766688087,Verilog,ARQ01,40,0,2024-03-04 12:38:37+00:00,[],None
487,https://github.com/Shanmukha190602/FFT.git,2024-03-04 13:44:43+00:00,,0,Shanmukha190602/FFT,766980476,Verilog,FFT,4,0,2024-03-04 13:45:59+00:00,[],None
488,https://github.com/sumanthmortha/module-2.git,2024-02-21 04:58:21+00:00,,0,sumanthmortha/module-2,761022462,Verilog,module-2,26,0,2024-02-21 05:02:53+00:00,[],None
489,https://github.com/HenryChang6/IC_Contest_Practice.git,2024-02-23 02:44:00+00:00,,0,HenryChang6/IC_Contest_Practice,762068328,Verilog,IC_Contest_Practice,709,0,2024-02-23 02:46:53+00:00,[],None
490,https://github.com/MNS-Zero/NanoCore.git,2024-02-15 18:54:46+00:00,,0,MNS-Zero/NanoCore,758167718,Verilog,NanoCore,3,0,2024-03-07 13:29:05+00:00,[],None
491,https://github.com/mgalocy/tt06-verilog-template.git,2024-02-26 21:00:36+00:00,,0,mgalocy/tt06-verilog-template,763745054,Verilog,tt06-verilog-template,37,0,2024-03-07 13:49:26+00:00,[],https://api.github.com/licenses/apache-2.0
492,https://github.com/mgalocy/tt-fpga-hdl-demo.git,2024-02-26 20:59:34+00:00,,0,mgalocy/tt-fpga-hdl-demo,763744717,Verilog,tt-fpga-hdl-demo,55,0,2024-03-07 13:17:07+00:00,[],https://api.github.com/licenses/apache-2.0
493,https://github.com/SoloSynth1/8BitCLA.git,2024-02-23 22:16:55+00:00,Verilog for low delay 8-bit CLA with 4-bit lookahead circuits,0,SoloSynth1/8BitCLA,762489359,Verilog,8BitCLA,203,0,2024-03-06 20:03:29+00:00,"['adder', 'carry-look-ahead-adder', 'turing-complete', 'verilog']",https://api.github.com/licenses/gpl-3.0
494,https://github.com/shanfei-huang/riscv_cpu.git,2024-03-01 09:12:45+00:00,a single riscv cpu,0,shanfei-huang/riscv_cpu,765611878,Verilog,riscv_cpu,26,0,2024-03-01 10:46:45+00:00,[],None
495,https://github.com/Shyamonyou/HDL-Programming.git,2024-02-19 08:57:52+00:00,HDL programming class content ,0,Shyamonyou/HDL-Programming,759745054,Verilog,HDL-Programming,101,0,2024-03-11 08:08:52+00:00,[],None
496,https://github.com/iamakib/HDL-code.git,2024-02-21 17:04:07+00:00,,0,iamakib/HDL-code,761328903,Verilog,HDL-code,3,0,2024-02-21 17:35:06+00:00,[],None
497,https://github.com/TonyHo722/python_study.git,2024-02-17 14:03:19+00:00,,0,TonyHo722/python_study,758933521,Verilog,python_study,162,0,2024-02-17 14:13:39+00:00,[],https://api.github.com/licenses/apache-2.0
498,https://github.com/lmadem/RISCV-UART.git,2024-02-20 05:48:13+00:00,This repository is intended to document the learning outcomes of a 4-week research internship program on RISCV squadron mini board designed by VLSI System Design,0,lmadem/RISCV-UART,760279508,Verilog,RISCV-UART,305,0,2024-03-04 20:10:51+00:00,[],None
499,https://github.com/mysteriousCzrsX/HDL-lab.git,2024-03-03 10:30:10+00:00,,0,mysteriousCzrsX/HDL-lab,766459790,Verilog,HDL-lab,33,0,2024-03-07 22:51:11+00:00,[],None
500,https://github.com/jazima/virtual-pong.git,2024-03-02 20:58:06+00:00,A virtual pong game on FPGA,1,jazima/virtual-pong,766287264,Verilog,virtual-pong,11,0,2024-03-16 17:05:42+00:00,[],None
501,https://github.com/AkaiNishin/TallerDigital_CPU.git,2024-02-28 21:27:42+00:00,Diseño de un micro controlador de 16 bits en verilog. ,0,AkaiNishin/TallerDigital_CPU,764870364,Verilog,TallerDigital_CPU,185,0,2024-02-28 22:03:43+00:00,[],None
502,https://github.com/lgxi24/FPGA-Gold-Miner.git,2024-03-05 19:03:42+00:00,,0,lgxi24/FPGA-Gold-Miner,767710922,Verilog,FPGA-Gold-Miner,27915,0,2024-03-14 14:51:40+00:00,[],None
503,https://github.com/Hipensan/FPGA_Arduino.git,2024-03-04 03:17:19+00:00,,0,Hipensan/FPGA_Arduino,766742850,Verilog,FPGA_Arduino,19,0,2024-03-04 06:07:08+00:00,[],https://api.github.com/licenses/mit
504,https://github.com/BronzeKaiser/fpgaprojectlab.git,2024-02-15 00:12:20+00:00,,0,BronzeKaiser/fpgaprojectlab,757773610,Verilog,fpgaprojectlab,26,0,2024-03-04 07:08:08+00:00,[],None
505,https://github.com/Arc-Cloud/InfoProc_Proj.git,2024-02-21 09:12:02+00:00,Repo for Information Processing Project,0,Arc-Cloud/InfoProc_Proj,761114608,Verilog,InfoProc_Proj,160710,0,2024-03-29 16:57:07+00:00,[],None
506,https://github.com/jenin144/COMPUTER-ARCHITECTURE-multicycle-RISC-processor-using-Verilog-.git,2024-02-20 20:24:14+00:00,To design and verify a simple multicycle RISC processor in Verilog using active HDL,0,jenin144/COMPUTER-ARCHITECTURE-multicycle-RISC-processor-using-Verilog-,760802439,Verilog,COMPUTER-ARCHITECTURE-multicycle-RISC-processor-using-Verilog-,5701,0,2024-04-01 17:43:37+00:00,[],None
507,https://github.com/ShayanMirzaei/UT-Computer-Architecture-Lab.git,2024-03-04 10:36:09+00:00,,0,ShayanMirzaei/UT-Computer-Architecture-Lab,766897547,Verilog,UT-Computer-Architecture-Lab,5115,0,2024-03-04 11:03:57+00:00,[],None
508,https://github.com/CEJMU/tt06_tinyrv1.git,2024-02-28 10:08:14+00:00,,0,CEJMU/tt06_tinyrv1,764566461,Verilog,tt06_tinyrv1,95,0,2024-04-10 16:02:03+00:00,[],https://api.github.com/licenses/apache-2.0
509,https://github.com/Sowjireddyy/100-Days_of_RTL.git,2024-03-03 10:54:33+00:00,,0,Sowjireddyy/100-Days_of_RTL,766466503,Verilog,100-Days_of_RTL,94,0,2024-03-11 17:25:18+00:00,[],None
510,https://github.com/michael61112/ASoC.git,2024-02-27 16:13:08+00:00,,0,michael61112/ASoC,764180681,Verilog,ASoC,96829,0,2024-03-26 09:59:01+00:00,[],None
511,https://github.com/PraveenaK7/Verilog.git,2024-02-14 16:04:52+00:00,DSD Project ,0,PraveenaK7/Verilog,757496295,Verilog,Verilog,8,0,2024-02-14 16:07:05+00:00,[],None
512,https://github.com/Albaraanajjar/JOSDC-different-processers-architectures-.git,2024-02-15 06:35:17+00:00,,1,Albaraanajjar/JOSDC-different-processers-architectures-,757867727,Verilog,JOSDC-different-processers-architectures-,135430,0,2024-02-15 06:38:11+00:00,[],None
513,https://github.com/jsjsjs000/FPGA_Crosslink_LIF_MD6000_SOD_tester_1.git,2024-02-16 08:41:38+00:00,,0,jsjsjs000/FPGA_Crosslink_LIF_MD6000_SOD_tester_1,758402071,Verilog,FPGA_Crosslink_LIF_MD6000_SOD_tester_1,66,0,2024-02-16 08:59:02+00:00,[],None
514,https://github.com/Lathini99/32-bit_RISC_Processor.git,2024-02-18 06:59:13+00:00,5th Semester Group Project of HDL module,0,Lathini99/32-bit_RISC_Processor,759289008,Verilog,32-bit_RISC_Processor,7,0,2024-02-18 07:04:51+00:00,[],None
515,https://github.com/ShravanKumar-21/verilog.git,2024-02-18 08:09:34+00:00,Improve hands on verilog skills,0,ShravanKumar-21/verilog,759306793,Verilog,verilog,6,0,2024-02-18 08:15:14+00:00,[],None
516,https://github.com/virolivs/Projeto-Hardware-CPU.git,2024-02-18 21:10:11+00:00,,0,virolivs/Projeto-Hardware-CPU,759535802,Verilog,Projeto-Hardware-CPU,23,0,2024-02-18 21:13:03+00:00,[],None
517,https://github.com/Dozer-vasanth/UART.git,2024-02-18 10:38:05+00:00,An implementation of UART using verilog,0,Dozer-vasanth/UART,759345634,Verilog,UART,15,0,2024-02-18 10:44:31+00:00,[],https://api.github.com/licenses/gpl-2.0
518,https://github.com/8ruka0917/BinaryCounter.git,2024-02-18 10:49:32+00:00,,0,8ruka0917/BinaryCounter,759348841,Verilog,BinaryCounter,3,0,2024-02-18 10:49:40+00:00,[],None
519,https://github.com/losyoply/logic-design-labs.git,2024-02-19 12:06:13+00:00,,0,losyoply/logic-design-labs,759824520,Verilog,logic-design-labs,6214,0,2024-02-19 12:06:31+00:00,[],None
520,https://github.com/blackout85/Z-Machine-on-FPGA.git,2024-02-19 19:45:30+00:00,Following along with Robert Baruch's video series of a Verilog implementation of a Z-machine on a lattice Ice40 FPGA,0,blackout85/Z-Machine-on-FPGA,760104761,Verilog,Z-Machine-on-FPGA,1,0,2024-02-19 19:50:21+00:00,[],None
521,https://github.com/wine10001/DSD_final_project.git,2024-02-20 06:29:47+00:00,,0,wine10001/DSD_final_project,760293667,Verilog,DSD_final_project,394,0,2024-02-20 06:35:18+00:00,[],None
522,https://github.com/wine10001/ICLAB_practice.git,2024-02-20 03:15:32+00:00,,0,wine10001/ICLAB_practice,760235634,Verilog,ICLAB_practice,32,0,2024-02-20 03:29:56+00:00,[],None
523,https://github.com/sahar156/8bit-ALU.git,2024-02-17 12:38:13+00:00,,0,sahar156/8bit-ALU,758907862,Verilog,8bit-ALU,7,0,2024-02-21 11:57:21+00:00,[],None
524,https://github.com/rohiniravi/469Lab1.git,2024-02-23 21:06:10+00:00,Single Cycle RISCV Processor,0,rohiniravi/469Lab1,762469919,Verilog,469Lab1,753,0,2024-02-23 21:18:43+00:00,[],None
525,https://github.com/vonboog117/ECE_411.git,2024-02-15 22:55:14+00:00,,0,vonboog117/ECE_411,758246208,Verilog,ECE_411,9823,0,2024-02-24 00:00:03+00:00,"['college-course', 'computer-hardware', 'cpu-simulator']",None
526,https://github.com/Rahul-Cheruku/Verilog-Sobel-Edge-Detector.git,2024-02-20 08:17:30+00:00,,0,Rahul-Cheruku/Verilog-Sobel-Edge-Detector,760333269,Verilog,Verilog-Sobel-Edge-Detector,15,0,2024-02-24 05:02:39+00:00,[],None
527,https://github.com/MGMA10/Digital-IC-Design.git,2024-02-25 23:28:36+00:00,,0,MGMA10/Digital-IC-Design,763252237,Verilog,Digital-IC-Design,168,0,2024-02-25 23:32:00+00:00,[],None
528,https://github.com/gyannj/N-Bit-Multiplier.git,2024-02-25 16:16:14+00:00,,0,gyannj/N-Bit-Multiplier,763124848,Verilog,N-Bit-Multiplier,3,0,2024-02-25 16:22:39+00:00,[],None
529,https://github.com/krishnavenkatasudheer/Ripple_Adder_Using_IP_Block.git,2024-02-26 10:59:49+00:00,This project implements a 4-bit ripple carry adder using IP (Intellectual Property) block design methodology. A ripple carry adder is a digital circuit that performs the addition of two 4-bit binary numbers by cascading full adder modules. ,0,krishnavenkatasudheer/Ripple_Adder_Using_IP_Block,763468853,Verilog,Ripple_Adder_Using_IP_Block,132,0,2024-02-26 11:56:53+00:00,[],None
530,https://github.com/lucyz08/m152a-proj.git,2024-02-27 20:38:26+00:00,,0,lucyz08/m152a-proj,764298933,Verilog,m152a-proj,6,0,2024-02-27 20:40:51+00:00,[],None
531,https://github.com/wangzilong1989/mpw_test.git,2024-02-27 05:59:06+00:00,,0,wangzilong1989/mpw_test,763905772,Verilog,mpw_test,11927,0,2024-02-27 05:59:47+00:00,[],https://api.github.com/licenses/apache-2.0
532,https://github.com/evphan24/Sequence-Memory-Game.git,2024-02-27 03:08:48+00:00,4 square grid memory game built for using the keys on the DE1-SoC,0,evphan24/Sequence-Memory-Game,763853781,Verilog,Sequence-Memory-Game,21,0,2024-02-27 03:17:45+00:00,[],None
533,https://github.com/KareemMoataz02/ASIC-ATM-Bank-System.git,2024-02-28 16:29:31+00:00,Verilog ASIC ATM Bank System,0,KareemMoataz02/ASIC-ATM-Bank-System,764746942,Verilog,ASIC-ATM-Bank-System,392,0,2024-02-28 16:32:30+00:00,[],None
534,https://github.com/ylu149/Single-Cycle-Pipeline-RISCV-CPU-Verilog.git,2024-02-28 20:36:40+00:00,Modeling RISCV single cycle pipeline CPU  in Verilog,0,ylu149/Single-Cycle-Pipeline-RISCV-CPU-Verilog,764852912,Verilog,Single-Cycle-Pipeline-RISCV-CPU-Verilog,22,0,2024-02-28 20:36:45+00:00,[],https://api.github.com/licenses/mit
535,https://github.com/yharada-github/caravel_test_000.git,2024-02-29 05:29:22+00:00,,0,yharada-github/caravel_test_000,765007583,Verilog,caravel_test_000,11927,0,2024-02-29 05:30:03+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/poojitha-lagidi/clock-signal-generation.git,2024-02-28 16:51:02+00:00,Different methods to generate a clock signal in Verilog,0,poojitha-lagidi/clock-signal-generation,764757626,Verilog,clock-signal-generation,63,0,2024-02-28 17:43:44+00:00,[],None
537,https://github.com/sachinkum0009/caravel_timer_project.git,2024-02-29 17:19:34+00:00,caravel timer project,0,sachinkum0009/caravel_timer_project,765312503,Verilog,caravel_timer_project,11927,0,2024-02-29 17:20:14+00:00,[],https://api.github.com/licenses/apache-2.0
538,https://github.com/Ekanthreddy886/ekanth-reddy.git,2024-02-21 15:55:14+00:00,,0,Ekanthreddy886/ekanth-reddy,761297133,Verilog,ekanth-reddy,2984,0,2024-03-02 09:58:17+00:00,[],None
539,https://github.com/anikate-kaw/d_ff.git,2024-03-02 19:08:28+00:00,d flip flop basic module,0,anikate-kaw/d_ff,766258479,Verilog,d_ff,2,0,2024-03-02 19:09:37+00:00,[],None
540,https://github.com/Chonghao0109/B_ICC2019_priliminary_grad_cell_based.git,2024-03-01 07:25:18+00:00,Image Convolutional Circuit Design,0,Chonghao0109/B_ICC2019_priliminary_grad_cell_based,765571534,Verilog,B_ICC2019_priliminary_grad_cell_based,127,0,2024-03-01 07:25:25+00:00,[],None
541,https://github.com/ValentinKGV/Verilog-State-Mirror-greayscale.git,2024-03-01 12:05:07+00:00,,0,ValentinKGV/Verilog-State-Mirror-greayscale,765680630,Verilog,Verilog-State-Mirror-greayscale,10,0,2024-03-01 12:05:49+00:00,[],None
542,https://github.com/IRiDecenT/computer-organization-project.git,2024-02-26 02:15:30+00:00,,0,IRiDecenT/computer-organization-project,763289362,Verilog,computer-organization-project,66,0,2024-03-01 02:36:37+00:00,[],https://api.github.com/licenses/mit
543,https://github.com/Chenwei-user/Chipyard_emulator.git,2024-03-03 02:26:07+00:00,,0,Chenwei-user/Chipyard_emulator,766349143,Verilog,Chipyard_emulator,286972,0,2024-03-03 02:52:29+00:00,[],https://api.github.com/licenses/bsd-3-clause
544,https://github.com/suvarnak-18/suvarnak-18.git,2024-02-22 11:19:07+00:00,,0,suvarnak-18/suvarnak-18,761723708,Verilog,suvarnak-18,2298,0,2024-03-02 06:10:17+00:00,[],None
545,https://github.com/minhuju/lint.git,2024-03-05 01:06:28+00:00,,0,minhuju/lint,767259240,Verilog,lint,10,0,2024-03-05 01:10:08+00:00,[],None
546,https://github.com/Chair-for-Security-Engineering/Combined-Threshold-Implementation.git,2024-02-28 13:03:47+00:00,Implementations for CTI evaluation,0,Chair-for-Security-Engineering/Combined-Threshold-Implementation,764643638,Verilog,Combined-Threshold-Implementation,3991,0,2024-03-05 07:49:17+00:00,[],
547,https://github.com/gary06548/Single-core-CPU.git,2024-03-05 09:54:22+00:00,,0,gary06548/Single-core-CPU,767442434,Verilog,Single-core-CPU,15,0,2024-03-05 10:00:57+00:00,[],None
548,https://github.com/Chair-for-Security-Engineering/fhewsyn.git,2024-02-18 18:05:23+00:00,,0,Chair-for-Security-Engineering/fhewsyn,759484290,Verilog,fhewsyn,22,0,2024-03-05 11:17:14+00:00,[],https://api.github.com/licenses/bsd-3-clause
549,https://github.com/swati2026/UART.git,2024-03-05 13:29:57+00:00,,0,swati2026/UART,767538972,Verilog,UART,4,0,2024-03-05 13:43:59+00:00,[],None
550,https://github.com/kvb-cal/fpga-router.git,2024-02-14 20:30:28+00:00,FPGA based robust router architecture,0,kvb-cal/fpga-router,757713536,Verilog,fpga-router,33,0,2024-03-09 09:53:09+00:00,[],https://api.github.com/licenses/gpl-3.0
551,https://github.com/orangecat345/turing-complete-mul32.git,2024-03-04 07:38:50+00:00,asy circuit design base on Turing Complete,0,orangecat345/turing-complete-mul32,766823998,Verilog,turing-complete-mul32,41,0,2024-03-06 14:04:02+00:00,[],https://api.github.com/licenses/unlicense
552,https://github.com/nithishym/vsdsquadron.git,2024-02-20 09:01:57+00:00,,1,nithishym/vsdsquadron,760351609,Verilog,vsdsquadron,2825,0,2024-02-27 08:53:29+00:00,[],None
553,https://github.com/vanngo411/RISC_V.git,2024-03-02 01:02:00+00:00,RISC_V CPU Cycle,0,vanngo411/RISC_V,765962194,Verilog,RISC_V,1582,0,2024-03-02 02:40:16+00:00,[],None
554,https://github.com/FanHao1023/PDSD.git,2024-02-25 10:55:39+00:00,,0,FanHao1023/PDSD,763021518,Verilog,PDSD,5612,0,2024-03-16 05:17:59+00:00,[],https://api.github.com/licenses/mit
555,https://github.com/huzaheer/Processor-ECE350.git,2024-02-29 04:05:15+00:00,,0,huzaheer/Processor-ECE350,764983164,Verilog,Processor-ECE350,17783,0,2024-02-29 04:10:27+00:00,[],None
556,https://github.com/LijinWilson/HDL_BIts_solving.git,2024-02-27 15:09:31+00:00,Answers for the hdl bits Verilog question,0,LijinWilson/HDL_BIts_solving,764148988,Verilog,HDL_BIts_solving,51,0,2024-02-28 06:52:41+00:00,[],None
557,https://github.com/sidupreti/ECE-322-LAB.git,2024-02-20 19:52:55+00:00,,0,sidupreti/ECE-322-LAB,760720731,Verilog,ECE-322-LAB,247699,0,2024-03-07 20:27:03+00:00,[],None
558,https://github.com/RDSik/Digital-Design-Lab-Manual.git,2024-03-02 10:36:53+00:00,,0,RDSik/Digital-Design-Lab-Manual,766098997,Verilog,Digital-Design-Lab-Manual,35,0,2024-03-25 14:29:10+00:00,"['verilog', 'testbench']",None
559,https://github.com/JoshHollis251/riscv_SPAR_project.git,2024-02-15 02:22:17+00:00,,0,JoshHollis251/riscv_SPAR_project,757802119,Verilog,riscv_SPAR_project,5091,0,2024-04-05 01:47:46+00:00,[],None
560,https://github.com/namberino/fpga-computer.git,2024-02-23 02:55:36+00:00,A simple computer in FPGA,0,namberino/fpga-computer,762071365,Verilog,fpga-computer,370,0,2024-04-03 04:58:16+00:00,[],https://api.github.com/licenses/bsd-2-clause
561,https://github.com/Omarafifi1/spi-master-slave-with-all-four-different-modes.git,2024-02-22 19:39:09+00:00,serial_peripheral_interface ,0,Omarafifi1/spi-master-slave-with-all-four-different-modes,761947909,Verilog,spi-master-slave-with-all-four-different-modes,481,0,2024-04-04 21:51:00+00:00,[],None
562,https://github.com/pjoterpodloga/JPHDL_Laby.git,2024-03-02 11:12:22+00:00,,0,pjoterpodloga/JPHDL_Laby,766108975,Verilog,JPHDL_Laby,67,0,2024-03-02 12:43:10+00:00,[],None
563,https://github.com/samiyaalizaidi/FIR-Filter.git,2024-03-01 09:27:19+00:00,Implementation of a low-pass FIR filter in Verilog HDL.,0,samiyaalizaidi/FIR-Filter,765617763,Verilog,FIR-Filter,255,0,2024-04-12 15:52:34+00:00,"['digital-signal-processing', 'digital-system-design', 'digital-systems-design', 'fir-filters', 'low-pass-filters', 'matlab', 'verilog-hdl']",https://api.github.com/licenses/bsd-2-clause
564,https://github.com/openhardwaresimulator/ohs_utils.git,2024-03-02 12:06:40+00:00,Auxiliar modules for testing,0,openhardwaresimulator/ohs_utils,766124352,Verilog,ohs_utils,3,0,2024-03-08 23:08:04+00:00,[],None
565,https://github.com/liamdugg/Verilog-Examples.git,2024-03-03 03:04:27+00:00,,0,liamdugg/Verilog-Examples,766356096,Verilog,Verilog-Examples,6,0,2024-03-05 23:11:46+00:00,[],None
566,https://github.com/ddavidqui/Lab-digital-grupo-4.git,2024-03-04 01:49:26+00:00,,1,ddavidqui/Lab-digital-grupo-4,766720006,Verilog,Lab-digital-grupo-4,563,0,2024-03-13 01:54:57+00:00,[],None
567,https://github.com/cotowali/templates.git,2024-02-25 23:01:14+00:00,template files,0,cotowali/templates,763246128,Verilog,templates,11,0,2024-02-25 23:43:43+00:00,[],None
568,https://github.com/ninju08/Router_1X3_Design.git,2024-02-25 19:31:43+00:00,,0,ninju08/Router_1X3_Design,763189318,Verilog,Router_1X3_Design,8,0,2024-02-25 19:54:37+00:00,[],None
569,https://github.com/TejasAshokR/Autometed_Washing_Machine.git,2024-02-27 13:17:46+00:00,"An automated washing machine implemented in Verilog is a digital system that controls the washing process based on user inputs and sensor data. It consists of control logic, input interfaces, output controls, timing mechanisms, and safety features",0,TejasAshokR/Autometed_Washing_Machine,764091825,Verilog,Autometed_Washing_Machine,430,0,2024-02-27 13:27:06+00:00,[],None
570,https://github.com/KeremDilmen/RISC-V_CPU.git,2024-02-27 21:24:45+00:00,,0,KeremDilmen/RISC-V_CPU,764315907,Verilog,RISC-V_CPU,70,0,2024-02-27 21:36:32+00:00,[],None
571,https://github.com/ammrat13/hdmi-cmd-enc.git,2024-02-24 09:40:51+00:00,Command encoder for the HDMI Peripheral,0,ammrat13/hdmi-cmd-enc,762645657,Verilog,hdmi-cmd-enc,15,0,2024-02-26 08:14:20+00:00,[],https://api.github.com/licenses/mit
572,https://github.com/Raymond-exe/FPGA-Alarm-Clock.git,2024-02-25 01:49:13+00:00,A Verilog-based digital alarm clock implemented on the Nexys A7 FPGA board.,0,Raymond-exe/FPGA-Alarm-Clock,762897430,Verilog,FPGA-Alarm-Clock,26,0,2024-02-26 23:24:19+00:00,[],None
573,https://github.com/Niyathi3011/Lab05-PipelinesAndHazards.git,2024-02-29 23:45:47+00:00,,0,Niyathi3011/Lab05-PipelinesAndHazards,765446019,Verilog,Lab05-PipelinesAndHazards,6474,0,2024-02-29 23:45:54+00:00,[],None
574,https://github.com/crispy245/General-Purpose-Galois-Systemizer.git,2024-03-01 09:53:52+00:00,A General Purpose Galois Systemizer Generator for many Galois Field,0,crispy245/General-Purpose-Galois-Systemizer,765628275,Verilog,General-Purpose-Galois-Systemizer,488,0,2024-03-01 13:01:56+00:00,[],None
575,https://github.com/shivamanisaii/suretrust.git,2024-03-01 14:36:56+00:00,verilog and testbench for given assignment,0,shivamanisaii/suretrust,765746595,Verilog,suretrust,4,0,2024-03-01 15:32:01+00:00,[],None
576,https://github.com/HassinJalap/arithmetic-accelerator.git,2024-02-29 02:41:53+00:00,,0,HassinJalap/arithmetic-accelerator,764960156,Verilog,arithmetic-accelerator,29,0,2024-02-29 02:43:42+00:00,[],None
577,https://github.com/PinakiMohanty/Design-and-Verification-of-5-stage-32-bit-RISC-Processor.git,2024-03-05 06:26:29+00:00,"About Implementing a 32-bit RISC processor entails designing and verifying its functionality across five stages: instruction fetch, decode, execute, memory, and writeback. This project encompasses the meticulous development and rigorous testing of a sophisticated processor architecture to ensure efficient performance and reliability.",0,PinakiMohanty/Design-and-Verification-of-5-stage-32-bit-RISC-Processor,767355149,Verilog,Design-and-Verification-of-5-stage-32-bit-RISC-Processor,2802,0,2024-03-05 06:28:33+00:00,[],None
578,https://github.com/aimalexe/the-code-cave.git,2024-03-02 11:23:42+00:00,"""The Code Cave"" hosts a diverse collection of programming notes, codes, and projects from multiple courses, covering technologies from Verilog to TypeScript. It's a go-to resource for developers and tech enthusiasts eager to expand their skills.",0,aimalexe/the-code-cave,766112134,Verilog,the-code-cave,20,0,2024-03-03 10:49:45+00:00,"['css', 'express', 'git', 'github', 'html', 'javascript', 'learning', 'mongodb', 'node', 'notes', 'numpy', 'pandas', 'python', 'react', 'sql', 'syntax', 'typescript', 'verilog']",https://api.github.com/licenses/mit
579,https://github.com/Nomdinoh/RISC-Pipeline.git,2024-03-03 11:23:40+00:00,,0,Nomdinoh/RISC-Pipeline,766474874,Verilog,RISC-Pipeline,14,0,2024-03-03 11:26:49+00:00,[],None
580,https://github.com/sqdlab/SQDfpgaVNAswitch.git,2024-02-19 09:46:56+00:00,Switching module to expand the number of ports in a Vector Network Analyser.,0,sqdlab/SQDfpgaVNAswitch,759766190,Verilog,SQDfpgaVNAswitch,27,0,2024-02-20 08:35:04+00:00,[],None
581,https://github.com/jamestrimbleafa/basic_ublaze.git,2024-03-02 22:42:56+00:00,Basic configuration for microblaze,0,jamestrimbleafa/basic_ublaze,766310140,Verilog,basic_ublaze,74794,0,2024-03-03 03:12:18+00:00,[],None
582,https://github.com/Ahmet-Hakan/CSE331.git,2024-03-03 06:28:21+00:00,Projects of GTU Computer Organization of 2023 Fall,0,Ahmet-Hakan/CSE331,766397763,Verilog,CSE331,1032,0,2024-03-03 07:17:43+00:00,[],None
583,https://github.com/avdssrk/Interview-Questions-sols.git,2024-02-28 05:13:01+00:00,Here I will put all the interview questions along with the solutions,0,avdssrk/Interview-Questions-sols,764452580,Verilog,Interview-Questions-sols,299,0,2024-03-04 08:42:21+00:00,[],None
584,https://github.com/chms7/pico_soc.git,2024-03-04 11:34:36+00:00,"A SoC based on picorv32, and baremetal software for it",0,chms7/pico_soc,766921807,Verilog,pico_soc,4103,0,2024-03-04 11:36:23+00:00,[],None
585,https://github.com/NicoRathmayr/jku-tt06-Digitaler-Filter.git,2024-02-21 07:54:07+00:00,,0,NicoRathmayr/jku-tt06-Digitaler-Filter,761082918,Verilog,jku-tt06-Digitaler-Filter,45,0,2024-02-21 08:06:31+00:00,[],https://api.github.com/licenses/apache-2.0
586,https://github.com/krish-shahh/ec311lab1.git,2024-03-05 21:39:28+00:00,,0,krish-shahh/ec311lab1,767769271,Verilog,ec311lab1,4,0,2024-03-05 21:40:07+00:00,[],None
587,https://github.com/lmyykxy/ic_mac.git,2024-02-23 06:41:22+00:00,,0,lmyykxy/ic_mac,762134502,Verilog,ic_mac,31157,0,2024-02-23 06:55:30+00:00,[],None
588,https://github.com/FPGAmaster-wyc/test.git,2024-03-05 03:49:42+00:00,测试仓库,0,FPGAmaster-wyc/test,767307122,Verilog,test,5462,0,2024-03-05 09:00:44+00:00,[],None
589,https://github.com/a1coughlin/tt-fpga-hdl-demo.git,2024-02-26 21:03:50+00:00,,0,a1coughlin/tt-fpga-hdl-demo,763746264,Verilog,tt-fpga-hdl-demo,28,0,2024-03-05 14:51:48+00:00,[],https://api.github.com/licenses/apache-2.0
590,https://github.com/djuara-rbz/tt_spi_pwm.git,2024-03-05 11:02:25+00:00,This is a test repository for tiny tape out process,0,djuara-rbz/tt_spi_pwm,767472636,Verilog,tt_spi_pwm,173,0,2024-03-13 11:57:06+00:00,[],https://api.github.com/licenses/apache-2.0
591,https://github.com/goodhumored/6sem-schemtech.git,2024-02-17 15:49:49+00:00,,0,goodhumored/6sem-schemtech,758967464,Verilog,6sem-schemtech,2876,0,2024-03-09 20:38:00+00:00,[],None
592,https://github.com/Auke-Dirk/ByteBlast.git,2024-02-29 16:18:42+00:00,8 Bit cpu,0,Auke-Dirk/ByteBlast,765284074,Verilog,ByteBlast,33,0,2024-03-04 20:14:02+00:00,[],https://api.github.com/licenses/mit
593,https://github.com/NoahGWood/tt06-qrng.git,2024-03-02 02:30:04+00:00,Open-Source Quantum RNG & Optical Test Structures on Skywater 130nm PDK,0,NoahGWood/tt06-qrng,765979047,Verilog,tt06-qrng,480,0,2024-03-02 02:30:10+00:00,[],https://api.github.com/licenses/apache-2.0
594,https://github.com/Mahfouz-z/HardCilk.git,2024-02-26 22:30:54+00:00,,0,Mahfouz-z/HardCilk,763775159,Verilog,HardCilk,4747,0,2024-03-30 17:01:59+00:00,[],https://api.github.com/licenses/gpl-3.0
595,https://github.com/ljb2405/ORDER_VERIFICATION.git,2024-02-27 05:22:57+00:00,,0,ljb2405/ORDER_VERIFICATION,763893481,Verilog,ORDER_VERIFICATION,67,0,2024-02-27 05:24:01+00:00,[],None
596,https://github.com/DouglasWWolf/xuppl4_mindy.git,2024-02-18 15:50:30+00:00,"Laguna --> Indy converter, implemented on XUP-PL4",0,DouglasWWolf/xuppl4_mindy,759440027,Verilog,xuppl4_mindy,2609,0,2024-02-18 15:51:24+00:00,[],None
597,https://github.com/MrCrewKY/Tic-Tac-Toe-Digital-System.git,2024-02-14 09:49:15+00:00,Here lies the full documentation of my Tic Tac Toe Microprocessor project coded in Verilog.,0,MrCrewKY/Tic-Tac-Toe-Digital-System,757341083,Verilog,Tic-Tac-Toe-Digital-System,28229,0,2024-02-15 10:41:44+00:00,[],None
598,https://github.com/sai3906/FPGA.git,2024-02-15 08:59:44+00:00,,0,sai3906/FPGA,757918472,Verilog,FPGA,3,0,2024-02-15 09:08:23+00:00,[],None
599,https://github.com/klaudioMema/verilog_training.git,2024-02-16 15:17:51+00:00,,0,klaudioMema/verilog_training,758555745,Verilog,verilog_training,131,0,2024-02-16 15:21:08+00:00,[],None
600,https://github.com/gabrielamazz/Verilog-Image-Processing.git,2024-02-16 11:25:18+00:00,"Implemented an image processing project focusing on RGB image manipulation, featuring operations such as Mirroring, Grayscale conversion and Sharpness filtering.",0,gabrielamazz/Verilog-Image-Processing,758462303,Verilog,Verilog-Image-Processing,70,0,2024-02-16 11:29:07+00:00,[],None
601,https://github.com/sudeepn97/1X3-Router-Design-and-Verification.git,2024-02-19 08:16:38+00:00,,0,sudeepn97/1X3-Router-Design-and-Verification,759727700,Verilog,1X3-Router-Design-and-Verification,9,0,2024-02-19 08:18:00+00:00,[],None
602,https://github.com/hyungus/dementia_2023.git,2024-02-18 07:43:05+00:00,회시뮬_프로젝트_2023,0,hyungus/dementia_2023,759300010,Verilog,dementia_2023,28414,0,2024-02-18 07:54:47+00:00,[],None
603,https://github.com/0776895736/FPGA-Music-Player-NEXYS-A7-100T.git,2024-02-18 10:05:17+00:00,,0,0776895736/FPGA-Music-Player-NEXYS-A7-100T,759336938,Verilog,FPGA-Music-Player-NEXYS-A7-100T,3,0,2024-02-18 10:06:15+00:00,[],None
604,https://github.com/MarcoVad/HermesE115F3.git,2024-02-15 23:58:16+00:00,Port of HPSDR Hermes protocol 2 v10.7 to A-E115F3 FPGA board,0,MarcoVad/HermesE115F3,758261959,Verilog,HermesE115F3,673,0,2024-02-16 21:33:01+00:00,[],https://api.github.com/licenses/gpl-3.0
605,https://github.com/BalP-AI/PS-2-Calculator-Verilog.git,2024-02-20 16:30:33+00:00,"The code is designed to operate on an FPGA board with a connected PS/2 keyboard. Connect the keyboard to your FPGA board and input numbers using the numpad. For each number, use the '-' or '+' signs to denote subtraction or addition, respectively. Press 'Enter' to display the final result. Connect the required pins using the CSV file.",0,BalP-AI/PS-2-Calculator-Verilog,760624765,Verilog,PS-2-Calculator-Verilog,5,0,2024-02-20 16:31:57+00:00,[],None
606,https://github.com/derekpappas/fpl.git,2024-02-23 00:55:40+00:00,,0,derekpappas/fpl,762040554,Verilog,fpl,280681,0,2024-02-23 02:00:35+00:00,[],None
607,https://github.com/slurpeecup/V_experiments.git,2024-02-21 04:17:33+00:00,,0,slurpeecup/V_experiments,761010961,Verilog,V_experiments,180,0,2024-02-21 04:21:48+00:00,[],None
608,https://github.com/Natospence/VHDL-FSM.git,2024-02-20 23:20:39+00:00,"Here's a Finite State Machine developed in Quartus as part of a lab for my ""Digital Logic"" class.",0,Natospence/VHDL-FSM,760930307,Verilog,VHDL-FSM,5548,0,2024-02-20 23:20:49+00:00,[],None
609,https://github.com/MisguidedBadge/tzeentchArch.git,2024-02-20 16:01:42+00:00,OpenFPGA architecture meant for TinyTapeout,0,MisguidedBadge/tzeentchArch,760580467,Verilog,tzeentchArch,21,0,2024-02-21 18:22:34+00:00,[],None
610,https://github.com/gulaltuntas/computer-organization-homeworks.git,2024-02-20 11:06:20+00:00,GTU 3rd year computer organisation assignments.,0,gulaltuntas/computer-organization-homeworks,760404890,Verilog,computer-organization-homeworks,22,0,2024-02-22 13:48:13+00:00,['verilog'],None
611,https://github.com/shihjimmy/QR_Decomposition.git,2024-02-23 15:01:54+00:00,"Final project from CVSD, we design a QR decomposition chip from front-end to back-end",0,shihjimmy/QR_Decomposition,762332248,Verilog,QR_Decomposition,10808,0,2024-02-23 15:10:31+00:00,[],None
612,https://github.com/reeves0728/NYCU-CO.git,2024-02-24 09:00:21+00:00,,0,reeves0728/NYCU-CO,762635067,Verilog,NYCU-CO,3388,0,2024-02-24 09:01:53+00:00,[],None
613,https://github.com/muthuraman0508/xor_xnor_gate.git,2024-02-24 06:03:47+00:00,,0,muthuraman0508/xor_xnor_gate,762588901,Verilog,xor_xnor_gate,173,0,2024-02-24 06:05:09+00:00,[],None
614,https://github.com/grilloandrea6/embedded-system-design.git,2024-02-27 12:27:38+00:00,Exercises from the EPFL course Embedded System Design.,0,grilloandrea6/embedded-system-design,764068567,Verilog,embedded-system-design,65667,0,2024-02-27 12:35:45+00:00,[],None
615,https://github.com/urish/tt06-spell.git,2024-02-15 21:17:10+00:00,"A minimal, stack-based programming language created for The Skull CTF",0,urish/tt06-spell,758217371,Verilog,tt06-spell,38,0,2024-04-09 16:24:20+00:00,"['wizardry', 'tinytapeout', 'verilog']",https://api.github.com/licenses/apache-2.0
616,https://github.com/bignosexgy/TMS_mainboard_verilog_2.git,2024-03-04 08:43:22+00:00,code,0,bignosexgy/TMS_mainboard_verilog_2,766849366,Verilog,TMS_mainboard_verilog_2,54006,0,2024-03-04 08:49:36+00:00,[],None
617,https://github.com/tsheaves/tt06_hsc_tdc.git,2024-03-04 23:43:07+00:00,,0,tsheaves/tt06_hsc_tdc,767235150,Verilog,tt06_hsc_tdc,25432,0,2024-03-22 08:43:51+00:00,[],https://api.github.com/licenses/apache-2.0
618,https://github.com/e-turcotte/Project-RAVE.git,2024-02-19 01:25:04+00:00,Pipelined x86 Processor,0,e-turcotte/Project-RAVE,759607206,Verilog,Project-RAVE,254,0,2024-04-03 22:42:59+00:00,[],None
619,https://github.com/Bhuvana3230/ProjectWork.git,2024-02-14 05:35:56+00:00,,0,Bhuvana3230/ProjectWork,757255557,Verilog,ProjectWork,4,0,2024-02-14 05:43:46+00:00,[],None
620,https://github.com/nmendezst/ihp_stdcell_bmc.git,2024-02-14 17:32:21+00:00,,0,nmendezst/ihp_stdcell_bmc,757535102,Verilog,ihp_stdcell_bmc,1,0,2024-02-14 17:37:46+00:00,[],None
621,https://github.com/8ruka0917/Add.git,2024-02-18 10:47:29+00:00,,0,8ruka0917/Add,759348298,Verilog,Add,2,0,2024-02-18 10:47:37+00:00,[],None
622,https://github.com/Srini-web/Verilog.git,2024-02-18 14:36:02+00:00,,0,Srini-web/Verilog,759415346,Verilog,Verilog,9,0,2024-02-18 14:36:48+00:00,[],None
623,https://github.com/doroh70/VerilogLogicGateMuxer.git,2024-02-19 04:40:10+00:00,"A Verilog module that dynamically performs XOR, NOR, and NAND operations on two 8-bit inputs, controlled by a pair of selection inputs. ",0,doroh70/VerilogLogicGateMuxer,759656636,Verilog,VerilogLogicGateMuxer,3,0,2024-02-19 04:47:53+00:00,[],None
624,https://github.com/DouglasWWolf/tb_mindy.git,2024-02-17 13:44:32+00:00,Testbed for Mindy - Laguna to Indy converter,0,DouglasWWolf/tb_mindy,758927806,Verilog,tb_mindy,1126,0,2024-02-17 13:46:21+00:00,[],None
625,https://github.com/cpchenpi/codh-2023-labs.git,2024-02-21 10:17:01+00:00,,0,cpchenpi/codh-2023-labs,761142940,Verilog,codh-2023-labs,71276,0,2024-02-21 10:24:54+00:00,[],None
626,https://github.com/Fredr2024/16-bit-single-cycle-MIPS-Processor.git,2024-02-20 18:23:05+00:00,Designed and implemented a 16-bit single-cycle MIPS processor using Verilog code ,0,Fredr2024/16-bit-single-cycle-MIPS-Processor,760676846,Verilog,16-bit-single-cycle-MIPS-Processor,1605,0,2024-02-21 15:52:06+00:00,[],None
627,https://github.com/bamyongyong/RRAM-memory.git,2024-02-23 10:38:56+00:00,RRAM: Resistive random access memory using sky130 ReRAM,0,bamyongyong/RRAM-memory,762225965,Verilog,RRAM-memory,97,0,2024-02-23 10:39:04+00:00,[],https://api.github.com/licenses/apache-2.0
628,https://github.com/riy-1/8-bit-asic.git,2024-02-23 04:39:59+00:00,,0,riy-1/8-bit-asic,762098622,Verilog,8-bit-asic,11927,0,2024-02-23 04:40:37+00:00,[],https://api.github.com/licenses/apache-2.0
629,https://github.com/muthuraman0508/nand_nor_gate.git,2024-02-23 12:10:48+00:00,,0,muthuraman0508/nand_nor_gate,762260259,Verilog,nand_nor_gate,175,0,2024-02-23 12:11:37+00:00,[],None
630,https://github.com/Pranav-Gadre/VCS_prob_12_edge_capture.git,2024-02-25 16:26:22+00:00,,0,Pranav-Gadre/VCS_prob_12_edge_capture,763128389,Verilog,VCS_prob_12_edge_capture,3,0,2024-02-25 17:00:06+00:00,[],None
631,https://github.com/muthuraman0508/half_adder.git,2024-02-25 10:09:31+00:00,,0,muthuraman0508/half_adder,763008488,Verilog,half_adder,172,0,2024-02-25 10:11:50+00:00,[],None
632,https://github.com/takedahara/processor_design.git,2024-02-26 06:23:13+00:00,,0,takedahara/processor_design,763357812,Verilog,processor_design,24365,0,2024-02-26 09:22:26+00:00,[],None
633,https://github.com/code-with-blanc/verilog-spi.git,2024-02-26 18:45:04+00:00,Simple Serial-to-Parallel converter,0,code-with-blanc/verilog-spi,763690827,Verilog,verilog-spi,9,0,2024-02-26 18:57:27+00:00,[],None
634,https://github.com/poytoy/cs303-homeworks.git,2024-02-27 12:18:32+00:00,including carry lookahead circuits and final homework for 2023-2024 fall cs303 course,0,poytoy/cs303-homeworks,764064101,Verilog,cs303-homeworks,1000,0,2024-02-27 12:26:38+00:00,[],None
635,https://github.com/animeshbchowdhury/RTL_dataset.git,2024-02-28 03:12:52+00:00,Extract leaf level RTL modules from OpenROAD and collect PPA numbers generated by Yosys,0,animeshbchowdhury/RTL_dataset,764417670,Verilog,RTL_dataset,7251,0,2024-02-28 03:45:06+00:00,"['electronics-design', 'electronics-design-automation', 'labeled-data', 'logic-synthesis']",https://api.github.com/licenses/bsd-3-clause
636,https://github.com/Mekky7/Spartan6-DSP48A1.git,2024-02-28 16:59:53+00:00,,0,Mekky7/Spartan6-DSP48A1,764761903,Verilog,Spartan6-DSP48A1,2,0,2024-02-28 17:01:41+00:00,[],None
637,https://github.com/yash-thakker/risc-mips32.git,2024-02-27 05:52:19+00:00,,0,yash-thakker/risc-mips32,763903584,Verilog,risc-mips32,3,0,2024-02-27 05:53:17+00:00,[],None
638,https://github.com/fazliemre/caravel01.git,2024-02-27 19:16:29+00:00,,0,fazliemre/caravel01,764264793,Verilog,caravel01,11927,0,2024-02-27 19:17:15+00:00,[],https://api.github.com/licenses/apache-2.0
639,https://github.com/junhyung0706/HFT-with-FPGA.git,2024-02-27 06:31:39+00:00,인턴 중에 내가 한 일,0,junhyung0706/HFT-with-FPGA,763917135,Verilog,HFT-with-FPGA,2916,0,2024-02-27 23:37:11+00:00,[],None
640,https://github.com/Jotlane/DSL-Vivado-Assingments.git,2024-03-01 10:58:07+00:00,,0,Jotlane/DSL-Vivado-Assingments,765654194,Verilog,DSL-Vivado-Assingments,5,0,2024-03-01 11:00:36+00:00,[],None
641,https://github.com/anikate-kaw/parametrized_counter.git,2024-03-02 19:12:52+00:00,synchronous reset parametrized counter,0,anikate-kaw/parametrized_counter,766259661,Verilog,parametrized_counter,1,0,2024-03-02 19:13:38+00:00,[],None
642,https://github.com/KareemAtefEECE/Spartan6-DSP48A1-.git,2024-03-02 20:38:55+00:00,,0,KareemAtefEECE/Spartan6-DSP48A1-,766282539,Verilog,Spartan6-DSP48A1-,278,0,2024-03-02 20:40:15+00:00,[],None
643,https://github.com/klausius1904/restoring_division.git,2024-03-03 18:25:07+00:00,This is my own take of an implementation of restoring division algorithm. Made for Computer Organisation class.,0,klausius1904/restoring_division,766610259,Verilog,restoring_division,3,0,2024-03-03 18:25:58+00:00,[],None
644,https://github.com/MrMisterial/tt06-FIR_FILTER_ADAPT.git,2024-02-24 20:04:43+00:00,,0,MrMisterial/tt06-FIR_FILTER_ADAPT,762830124,Verilog,tt06-FIR_FILTER_ADAPT,59,0,2024-02-24 20:57:33+00:00,[],https://api.github.com/licenses/apache-2.0
645,https://github.com/klausius1904/timer_RTL.git,2024-03-04 07:57:08+00:00,,0,klausius1904/timer_RTL,766831180,Verilog,timer_RTL,4,0,2024-03-04 07:58:37+00:00,[],None
646,https://github.com/humna2531/dff_ram.git,2024-02-28 08:59:31+00:00,,0,humna2531/dff_ram,764536077,Verilog,dff_ram,62021,0,2024-03-04 12:23:12+00:00,[],None
647,https://github.com/kimisaac/uart_echo.git,2024-02-20 07:44:04+00:00,FPGA code for a UART slave that echoes key presses sent over,0,kimisaac/uart_echo,760320312,Verilog,uart_echo,3,0,2024-02-20 07:45:14+00:00,[],None
648,https://github.com/ycseo-git/Verilog.git,2024-03-04 04:19:18+00:00,Codes which was written when I was an intern of SSS Lab in Pukyong Univ.,0,ycseo-git/Verilog,766759126,Verilog,Verilog,20,0,2024-03-05 03:52:21+00:00,[],None
649,https://github.com/TwingleMora/Mini_Projects1.git,2024-03-04 03:51:30+00:00,,0,TwingleMora/Mini_Projects1,766751655,Verilog,Mini_Projects1,252,0,2024-03-04 03:59:10+00:00,[],None
650,https://github.com/NikaT1/FS_lab2.git,2024-03-04 09:46:16+00:00,,0,NikaT1/FS_lab2,766876488,Verilog,FS_lab2,7,0,2024-03-05 19:43:39+00:00,[],None
651,https://github.com/shreya0345/VSD.git,2024-02-20 08:11:11+00:00,,0,shreya0345/VSD,760330761,Verilog,VSD,2295,0,2024-02-25 09:01:05+00:00,[],None
652,https://github.com/lnguyen921/Digital_system.git,2024-02-24 20:50:49+00:00,,0,lnguyen921/Digital_system,762841441,Verilog,Digital_system,1577,0,2024-02-24 21:03:39+00:00,[],None
653,https://github.com/VarunGaneshan/VSD_Intern_VM.git,2024-02-20 04:55:32+00:00,A Repo for 4 week-VSD Internship.,0,VarunGaneshan/VSD_Intern_VM,760263858,Verilog,VSD_Intern_VM,756,0,2024-02-27 11:38:46+00:00,[],https://api.github.com/licenses/apache-2.0
654,https://github.com/vinayakavp07/VSD.git,2024-02-20 11:24:18+00:00,,0,vinayakavp07/VSD,760412384,Verilog,VSD,50,0,2024-02-26 10:06:27+00:00,[],None
655,https://github.com/OmarBenGacem/CORDIC_IP.git,2024-02-28 23:32:02+00:00,,0,OmarBenGacem/CORDIC_IP,764908584,Verilog,CORDIC_IP,8301,0,2024-02-28 23:32:55+00:00,[],None
656,https://github.com/machdyne/chopin.git,2024-02-15 13:07:01+00:00,Chopin Motherboard,0,machdyne/chopin,758015099,Verilog,chopin,339,0,2024-02-15 13:07:47+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
657,https://github.com/PhamTuann/I2C.git,2024-02-23 07:14:34+00:00,,0,PhamTuann/I2C,762146598,Verilog,I2C,13,0,2024-03-20 02:54:56+00:00,[],None
658,https://github.com/prateekprk/Verilog_Sessions.git,2024-02-21 04:36:51+00:00,Set of verilog problems,0,prateekprk/Verilog_Sessions,761016407,Verilog,Verilog_Sessions,10,0,2024-02-21 04:43:42+00:00,[],None
659,https://github.com/Moleus/cdesign-lab2.git,2024-02-22 10:02:15+00:00,,0,Moleus/cdesign-lab2,761691699,Verilog,cdesign-lab2,5146,0,2024-02-22 12:39:37+00:00,[],None
660,https://github.com/JaeHWg/HW2_Decade_Counter_1.git,2024-02-29 16:49:27+00:00,,0,JaeHWg/HW2_Decade_Counter_1,765299041,Verilog,HW2_Decade_Counter_1,12,0,2024-02-29 17:01:13+00:00,[],None
661,https://github.com/JaeHWg/HW2_CCTA_5.git,2024-03-04 16:03:04+00:00,,0,JaeHWg/HW2_CCTA_5,767049327,Verilog,HW2_CCTA_5,4,0,2024-03-12 15:31:58+00:00,[],None
662,https://github.com/Zachamus/SHA256.git,2024-03-05 00:49:02+00:00,Verilog Implementation of SHA256 hash function,0,Zachamus/SHA256,767254549,Verilog,SHA256,525,0,2024-04-02 05:56:24+00:00,[],None
663,https://github.com/ShellAlbert/GLPP2024.git,2024-02-29 02:17:43+00:00,A General Low Power Platform 2024,0,ShellAlbert/GLPP2024,764952922,Verilog,GLPP2024,2203,0,2024-03-12 03:11:41+00:00,[],https://api.github.com/licenses/gpl-3.0
664,https://github.com/NoicTheBrave/VLSI.git,2024-02-15 05:57:42+00:00,My Repo for my college VLSI course ,0,NoicTheBrave/VLSI,757855666,Verilog,VLSI,19329,0,2024-03-23 02:51:35+00:00,[],None
665,https://github.com/AnnTaiwan/SOPC.git,2024-02-28 15:50:54+00:00,,0,AnnTaiwan/SOPC,764726561,Verilog,SOPC,54,0,2024-04-09 16:14:41+00:00,[],None
666,https://github.com/dmu1313/ece755.git,2024-03-01 17:38:18+00:00,,0,dmu1313/ece755,765826898,Verilog,ece755,11462,0,2024-04-10 20:59:39+00:00,[],None
667,https://github.com/SUTHARSAN-2808/SiliconCraft.git,2024-02-22 04:50:22+00:00,,0,SUTHARSAN-2808/SiliconCraft,761575186,Verilog,SiliconCraft,404,0,2024-02-22 05:31:20+00:00,[],None
668,https://github.com/ranjeet16pd/N-bit-Multiplier-in-Verilog..git,2024-02-14 10:20:10+00:00,,0,ranjeet16pd/N-bit-Multiplier-in-Verilog.,757353415,Verilog,N-bit-Multiplier-in-Verilog.,3,0,2024-02-14 10:21:31+00:00,[],None
669,https://github.com/ayberk-kara/elevator_control_system.git,2024-02-14 11:24:58+00:00,Digital Design of A Modern Elevator Project,0,ayberk-kara/elevator_control_system,757378392,Verilog,elevator_control_system,445,0,2024-02-15 11:56:35+00:00,[],None
670,https://github.com/sams2211/AES-using-verilog.git,2024-02-15 17:34:41+00:00,,0,sams2211/AES-using-verilog,758135706,Verilog,AES-using-verilog,6,0,2024-02-15 17:35:49+00:00,[],None
671,https://github.com/RamyBadras/Pipelined-RISC-V-Processor.git,2024-02-16 14:07:42+00:00,,0,RamyBadras/Pipelined-RISC-V-Processor,758524872,Verilog,Pipelined-RISC-V-Processor,1258,0,2024-02-16 14:07:50+00:00,[],None
672,https://github.com/WUPANGer/vivado_study_box.git,2024-02-18 03:07:14+00:00,learn vivado note or knowledge box,0,WUPANGer/vivado_study_box,759241188,Verilog,vivado_study_box,2,0,2024-02-18 03:33:00+00:00,[],None
673,https://github.com/Yeison-Rojas/lab_01_yerojasm.git,2024-02-17 13:05:48+00:00,,0,Yeison-Rojas/lab_01_yerojasm,758915950,Verilog,lab_01_yerojasm,82,0,2024-02-17 13:06:00+00:00,[],https://api.github.com/licenses/gpl-3.0
674,https://github.com/humanHardDrive/Verilog-Parts.git,2024-02-20 01:26:47+00:00,,0,humanHardDrive/Verilog-Parts,760205979,Verilog,Verilog-Parts,1,0,2024-02-20 02:31:31+00:00,[],None
675,https://github.com/minsusun/m3500.001500.git,2024-02-20 02:41:24+00:00,"2023 Spring, SNU M3500.001500: (COSS)AI Hardware System Design Project",0,minsusun/m3500.001500,760225970,Verilog,m3500.001500,278955,0,2024-02-20 02:45:03+00:00,[],None
676,https://github.com/duyhuynh01/Design_MIPS_32bit.git,2024-02-22 08:33:46+00:00,,0,duyhuynh01/Design_MIPS_32bit,761654102,Verilog,Design_MIPS_32bit,6502,0,2024-02-22 08:38:23+00:00,[],None
677,https://github.com/Sukhvirr/Whac-A-Mole.git,2024-02-23 05:13:35+00:00,"Utilized FPGA programming to create a Whack-a-Mole game on DE10-Lite, employing LEDs as moles and switches as whacks, incorporating a countdown timer and score tracking, while ensuring seamless gameplay with smooth state transitions, showcasing adeptness in FPGA programming and game design.",0,Sukhvirr/Whac-A-Mole,762107474,Verilog,Whac-A-Mole,7,0,2024-02-23 05:14:39+00:00,[],None
678,https://github.com/Rahul-Cheruku/Verilog-FIR-Filter.git,2024-02-20 08:19:11+00:00,,0,Rahul-Cheruku/Verilog-FIR-Filter,760333915,Verilog,Verilog-FIR-Filter,7,0,2024-02-24 05:17:26+00:00,[],None
679,https://github.com/Tcheui/ASD-LAB3.git,2024-02-23 13:38:17+00:00,"Implementation of some MIPS 32 bits modules in Verilog, including a Program Counter, Data Memory, Instruction Memory, Signal Extension and Shift Register.",0,Tcheui/ASD-LAB3,762295723,Verilog,ASD-LAB3,3,0,2024-02-23 16:57:39+00:00,[],None
680,https://github.com/yuxuan55/Computer-Architechture-lecture.git,2024-02-24 14:57:38+00:00,,0,yuxuan55/Computer-Architechture-lecture,762738166,Verilog,Computer-Architechture-lecture,1285,0,2024-02-24 15:13:25+00:00,[],None
681,https://github.com/udaykiran1809/AES-Advance-Encryption-Standard-on-FPGA.git,2024-02-25 21:11:37+00:00,,0,udaykiran1809/AES-Advance-Encryption-Standard-on-FPGA,763218507,Verilog,AES-Advance-Encryption-Standard-on-FPGA,12835,0,2024-02-25 21:14:15+00:00,[],https://api.github.com/licenses/apache-2.0
682,https://github.com/MarwanMohamed12/multiplier_8_8.git,2024-02-25 19:52:24+00:00,implementing multiplier8*8 with other blocks and get the result in 4 cycles ,0,MarwanMohamed12/multiplier_8_8,763195546,Verilog,multiplier_8_8,538,0,2024-02-25 21:09:40+00:00,[],None
683,https://github.com/FractionalIntuition/BEE271_3_JT.git,2024-02-26 19:54:39+00:00,University 271 coursework for verilog,0,FractionalIntuition/BEE271_3_JT,763720258,Verilog,BEE271_3_JT,3,0,2024-02-26 19:56:31+00:00,[],None
684,https://github.com/thejoeloy/rv32i_multi_cycle_cpu.git,2024-02-27 03:12:40+00:00,,0,thejoeloy/rv32i_multi_cycle_cpu,763854841,Verilog,rv32i_multi_cycle_cpu,115,0,2024-02-27 04:15:49+00:00,[],None
685,https://github.com/Milkz03/CSARCH1-BooleanFunction.git,2024-02-27 04:46:33+00:00,A representation of a boolean function in Verilog displayed in GTKWave,0,Milkz03/CSARCH1-BooleanFunction,763882261,Verilog,CSARCH1-BooleanFunction,223,0,2024-02-27 04:47:05+00:00,[],None
686,https://github.com/muthuraman0508/half_subractor.git,2024-02-27 12:02:36+00:00,,0,muthuraman0508/half_subractor,764056116,Verilog,half_subractor,130,0,2024-02-27 12:03:21+00:00,[],None
687,https://github.com/devin-macy/tt06-riscv32i-spi-wrapper.git,2024-02-20 18:21:04+00:00,Tiny Tapeout 6 - RISV32I CPU with a bare bones program SPI wrapper developed as part of the Microelectronics Security Training Center (MEST) course Chipcraft: The Art of Chip Design for Non-Experts with Efabless,0,devin-macy/tt06-riscv32i-spi-wrapper,760675938,Verilog,tt06-riscv32i-spi-wrapper,217,0,2024-02-20 19:33:12+00:00,[],https://api.github.com/licenses/apache-2.0
688,https://github.com/yukinagata3184/de0_blinkL.git,2024-03-05 10:32:00+00:00,The character L blinks on the 7-segment LED at Terasic DE0 (CycloneⅢ EP3C16F484C6).,0,yukinagata3184/de0_blinkL,767459190,Verilog,de0_blinkL,76,0,2024-03-05 11:40:10+00:00,[],https://api.github.com/licenses/mit
689,https://github.com/suman1406/iVerilog_MIPS-Amrita.git,2024-02-27 06:56:36+00:00,,0,suman1406/iVerilog_MIPS-Amrita,763926591,Verilog,iVerilog_MIPS-Amrita,25,0,2024-02-27 06:56:43+00:00,[],None
690,https://github.com/CroosJJSE/riscV-pipelined-processor.git,2024-03-05 03:32:57+00:00,,0,CroosJJSE/riscV-pipelined-processor,767302321,Verilog,riscV-pipelined-processor,81,0,2024-03-05 19:26:38+00:00,[],None
691,https://github.com/Mithun-Chakravarthi/VERILOG_PROJECT.git,2024-02-25 16:47:06+00:00,,0,Mithun-Chakravarthi/VERILOG_PROJECT,763135328,Verilog,VERILOG_PROJECT,99,0,2024-02-25 16:55:48+00:00,[],None
692,https://github.com/shihjimmy/Computer-aided_VLSI_System_Design.git,2024-02-23 12:38:17+00:00,CVSD is a course from NTU GIEE; this course aims at giving a solid training in IC design. This repo contains all the homework in this course.,0,shihjimmy/Computer-aided_VLSI_System_Design,762270984,Verilog,Computer-aided_VLSI_System_Design,22566,0,2024-03-19 14:52:20+00:00,[],None
693,https://github.com/pipermintwala/divisionDummy.git,2024-02-29 04:49:24+00:00,,0,pipermintwala/divisionDummy,764995593,Verilog,divisionDummy,3,0,2024-02-29 04:52:56+00:00,[],None
694,https://github.com/PoshCat/digitaltechnisches_praktikum.git,2024-03-01 08:59:17+00:00,,0,PoshCat/digitaltechnisches_praktikum,765606293,Verilog,digitaltechnisches_praktikum,138,0,2024-03-01 09:07:35+00:00,[],None
695,https://github.com/Awesama-T/WS2812-ADDRESSABLE-LED.git,2024-02-17 18:46:06+00:00,Mimicking the behavior of a WS2812 LED,0,Awesama-T/WS2812-ADDRESSABLE-LED,759099066,Verilog,WS2812-ADDRESSABLE-LED,63,0,2024-02-18 06:37:10+00:00,[],None
696,https://github.com/wrs225/workshop-os3.git,2024-03-02 02:04:43+00:00,,0,wrs225/workshop-os3,765974161,Verilog,workshop-os3,11927,0,2024-03-02 02:05:25+00:00,[],https://api.github.com/licenses/apache-2.0
697,https://github.com/abhishekpat321/Implementation-of-integer-multiplication-in-time-O-nlogn-using-Verilog-HDL.git,2024-03-02 14:24:21+00:00,"Project optimizes integer multiplication using Schӧnhage–Strassen algorithm & Fast Fourier Transform in Verilog HDL. Achieves O(nlogn) bit operations, ideal for large integers. Implemented in Intel Quartus Prime & ModelSim, significantly reduces time complexity, addressing NP-type problems.",0,abhishekpat321/Implementation-of-integer-multiplication-in-time-O-nlogn-using-Verilog-HDL,766167941,Verilog,Implementation-of-integer-multiplication-in-time-O-nlogn-using-Verilog-HDL,4,0,2024-03-02 14:25:00+00:00,[],None
698,https://github.com/debashis1320/Traffic_Light_Controller.git,2024-03-03 12:00:04+00:00,,0,debashis1320/Traffic_Light_Controller,766485508,Verilog,Traffic_Light_Controller,1,0,2024-03-03 12:01:02+00:00,[],None
699,https://github.com/AliKeramatipour/async-FIFO.git,2024-03-03 15:16:21+00:00,,0,AliKeramatipour/async-FIFO,766548568,Verilog,async-FIFO,27,0,2024-03-03 15:16:39+00:00,[],None
700,https://github.com/ShreyaNahta/Single-Cycle-Risc-V-processor.git,2024-03-03 04:55:30+00:00,Single Cycle RISC-V Micro Architecture Processor,0,ShreyaNahta/Single-Cycle-Risc-V-processor,766377272,Verilog,Single-Cycle-Risc-V-processor,6,0,2024-03-03 05:00:19+00:00,[],None
701,https://github.com/YangpaRingg/ECE310.git,2024-03-03 21:13:59+00:00,All projects for ECE 310 during the Spring 2024 semester at North Carolina State University,0,YangpaRingg/ECE310,766657494,Verilog,ECE310,75,0,2024-03-03 21:14:04+00:00,[],None
702,https://github.com/wallahi/demo1.git,2024-03-04 06:49:58+00:00,,0,wallahi/demo1,766805784,Verilog,demo1,30,0,2024-03-04 06:58:06+00:00,[],None
703,https://github.com/MacJetson/tt-fpga-hdl-demo.git,2024-02-26 21:10:03+00:00,,0,MacJetson/tt-fpga-hdl-demo,763748506,Verilog,tt-fpga-hdl-demo,137,0,2024-02-28 20:01:08+00:00,[],https://api.github.com/licenses/apache-2.0
704,https://github.com/Snehas-7/Repo-for-VSD.git,2024-02-20 09:34:28+00:00,,0,Snehas-7/Repo-for-VSD,760365981,Verilog,Repo-for-VSD,2289,0,2024-03-04 13:43:26+00:00,[],None
705,https://github.com/chinmayah/spi_protocol.git,2024-03-05 17:07:21+00:00,This repository gives the Verilog implementation of SPI Communication Protocol,0,chinmayah/spi_protocol,767651646,Verilog,spi_protocol,3,0,2024-03-05 17:30:27+00:00,[],None
706,https://github.com/WyattGahm/RV32I.git,2024-03-05 17:30:49+00:00,Pipelined RISCV 32bit in verilog. Needs work still.,0,WyattGahm/RV32I,767664957,Verilog,RV32I,8050,0,2024-03-05 17:33:32+00:00,[],None
707,https://github.com/ExplorerRay/2022-CO-summer.git,2024-03-04 12:04:32+00:00,2022 NYCU Computer organization summer labs,0,ExplorerRay/2022-CO-summer,766934090,Verilog,2022-CO-summer,38,0,2024-03-04 12:22:58+00:00,[],https://api.github.com/licenses/mit
708,https://github.com/LuisRosado/Sumas_Comportamental.git,2024-03-04 15:29:49+00:00,Sumas Basicas Comportamental en verilog,0,LuisRosado/Sumas_Comportamental,767033362,Verilog,Sumas_Comportamental,1,0,2024-03-04 15:31:01+00:00,[],None
709,https://github.com/GabrielaSelaru/Image-Processing-HDL-3rd-year.git,2024-03-04 18:37:34+00:00,,0,GabrielaSelaru/Image-Processing-HDL-3rd-year,767122324,Verilog,Image-Processing-HDL-3rd-year,6,0,2024-03-04 18:41:40+00:00,[],None
710,https://github.com/openhardwaresimulator/ohs_comm.git,2024-03-01 16:50:21+00:00,OHS communications IP,0,openhardwaresimulator/ohs_comm,765807105,Verilog,ohs_comm,5,0,2024-03-07 22:29:45+00:00,[],None
711,https://github.com/lx071/pyverilator_example.git,2024-03-04 07:05:27+00:00,pybind11+verilator,0,lx071/pyverilator_example,766811509,Verilog,pyverilator_example,1634,0,2024-03-04 07:16:09+00:00,[],None
712,https://github.com/InsikYoon/icsl.github.io.git,2024-02-20 05:22:36+00:00,,0,InsikYoon/icsl.github.io,760271617,Verilog,icsl.github.io,0,0,2024-03-24 05:56:50+00:00,[],None
713,https://github.com/Snow-Kim-pro/ComputerArchitecture.git,2024-03-01 09:30:38+00:00,CSED311_LAB,0,Snow-Kim-pro/ComputerArchitecture,765619095,Verilog,ComputerArchitecture,3680,0,2024-03-21 23:59:36+00:00,[],None
714,https://github.com/DouglasWWolf/xuppl4_packet_capture.git,2024-03-03 11:29:23+00:00,Basic 100G Ethernet Packet Capture,0,DouglasWWolf/xuppl4_packet_capture,766476500,Verilog,xuppl4_packet_capture,2722,0,2024-03-03 12:13:08+00:00,[],None
715,https://github.com/Ameenafz248/mips-multi-cycle.git,2024-02-16 09:50:47+00:00,,0,Ameenafz248/mips-multi-cycle,758427230,Verilog,mips-multi-cycle,446,0,2024-04-09 03:34:30+00:00,[],None
716,https://github.com/cian-omahoney/trv32p3_cnn_Vivado.git,2024-02-15 18:31:43+00:00,,0,cian-omahoney/trv32p3_cnn_Vivado,758158943,Verilog,trv32p3_cnn_Vivado,1516,0,2024-02-15 19:16:10+00:00,[],None
717,https://github.com/MelikaRajabi/Multiplier.git,2024-02-16 09:18:58+00:00,In these files I have implemented a multiplier and then improved it.,0,MelikaRajabi/Multiplier,758415550,Verilog,Multiplier,12,0,2024-02-16 09:21:49+00:00,[],None
718,https://github.com/ASIFASSU/Lock-System.git,2024-02-17 04:33:48+00:00,"A Verilog/VHDL simulation for a multi-user login system using Xilinx. This system restricts access to authorized users, enhancing security in private or server environments",0,ASIFASSU/Lock-System,758786498,Verilog,Lock-System,3,0,2024-02-17 04:34:41+00:00,[],None
719,https://github.com/humna2531/ram.git,2024-02-15 09:21:51+00:00,,0,humna2531/ram,757927235,Verilog,ram,1,0,2024-02-15 09:23:33+00:00,[],None
720,https://github.com/Nehara831/RISC-Processor-Desgin-for-Convolution-Operation.git,2024-02-15 05:26:15+00:00,We designed an optimized RISC processor  for efficient execution of convolution operations in image convolution. We implemented a custom instruction set and hardware design tailored for fast convolution tasks.,0,Nehara831/RISC-Processor-Desgin-for-Convolution-Operation,757846839,Verilog,RISC-Processor-Desgin-for-Convolution-Operation,12,0,2024-02-15 06:52:50+00:00,[],None
721,https://github.com/davenardella/SBC6502.git,2024-02-16 09:55:04+00:00,A Basic programmable educational retro-minicomputer equipped with a MOS 6502,0,davenardella/SBC6502,758428833,Verilog,SBC6502,1681,0,2024-02-16 09:57:22+00:00,[],None
722,https://github.com/aycademir/Digital-Hockey-Game.git,2024-02-19 18:14:01+00:00,,0,aycademir/Digital-Hockey-Game,760068168,Verilog,Digital-Hockey-Game,11,0,2024-02-19 18:15:55+00:00,[],None
723,https://github.com/Lena-2023/dds_check.git,2024-02-22 05:28:02+00:00,,0,Lena-2023/dds_check,761586512,Verilog,dds_check,6,0,2024-02-22 05:28:58+00:00,[],https://api.github.com/licenses/mit
724,https://github.com/shpatmjeku/Single-Cycle-Processor-Project.git,2024-02-22 19:37:06+00:00,Single Cycle Processor Project,0,shpatmjeku/Single-Cycle-Processor-Project,761947138,Verilog,Single-Cycle-Processor-Project,1650,0,2024-02-22 19:57:28+00:00,[],https://api.github.com/licenses/mit
725,https://github.com/KirraKotsenburg/ECE-5960-HW2.git,2024-02-23 18:05:36+00:00,Hardware Cryptography HW2,0,KirraKotsenburg/ECE-5960-HW2,762408095,Verilog,ECE-5960-HW2,7,0,2024-02-23 18:08:55+00:00,[],None
726,https://github.com/Chonghao0109/2022-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level.git,2024-02-21 06:52:08+00:00,Job Assignment Machine,0,Chonghao0109/2022-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level,761059638,Verilog,2022-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level,58,0,2024-02-21 06:52:14+00:00,[],None
727,https://github.com/4n3m4i1/Communications_Systems.git,2024-02-19 18:57:05+00:00,,0,4n3m4i1/Communications_Systems,760085768,Verilog,Communications_Systems,49,0,2024-02-20 03:49:17+00:00,[],https://api.github.com/licenses/gpl-3.0
728,https://github.com/arunkpv/riscv_with_sram_imem.git,2024-02-24 17:48:25+00:00,,0,arunkpv/riscv_with_sram_imem,762791971,Verilog,riscv_with_sram_imem,13951,0,2024-02-24 17:48:57+00:00,[],None
729,https://github.com/thejoeloy/rv32i_single_cycle_cpu.git,2024-02-27 03:12:24+00:00,,0,thejoeloy/rv32i_single_cycle_cpu,763854777,Verilog,rv32i_single_cycle_cpu,75,0,2024-02-27 04:15:30+00:00,[],None
730,https://github.com/MariaOtiliaDamian/lab-1-pc.git,2024-02-27 09:33:23+00:00,,0,MariaOtiliaDamian/lab-1-pc,763991759,Verilog,lab-1-pc,1,0,2024-02-27 09:33:58+00:00,[],None
731,https://github.com/navaneethans/vlsi_lab_exp1.git,2024-02-27 08:14:28+00:00,,0,navaneethans/vlsi_lab_exp1,763956788,Verilog,vlsi_lab_exp1,2,0,2024-02-27 08:15:18+00:00,[],None
732,https://github.com/omiralles03/Practica1_EstructuraComputadors.git,2024-02-19 20:42:22+00:00,EC Practica1,0,omiralles03/Practica1_EstructuraComputadors,760126856,Verilog,Practica1_EstructuraComputadors,93,0,2024-02-22 06:44:01+00:00,[],None
733,https://github.com/DienKiku/Design-a-8-bit-CPU.git,2024-02-16 15:44:32+00:00,,0,DienKiku/Design-a-8-bit-CPU,758567274,Verilog,Design-a-8-bit-CPU,32,0,2024-02-16 16:23:16+00:00,[],None
734,https://github.com/vignesh2350250/VERILOG-BASICS-AND-CODE.git,2024-02-22 04:55:52+00:00,,0,vignesh2350250/VERILOG-BASICS-AND-CODE,761576943,Verilog,VERILOG-BASICS-AND-CODE,158,0,2024-02-22 05:20:26+00:00,[],None
735,https://github.com/cy0802/Computer-Organization-Labs.git,2024-02-26 14:43:13+00:00,"Labs of Computer Organization / Spring, 2024",0,cy0802/Computer-Organization-Labs,763570350,Verilog,Computer-Organization-Labs,19,0,2024-03-07 01:45:34+00:00,[],None
736,https://github.com/tenglin0724/Principles-of-Computer-Composition2.git,2024-02-29 12:31:41+00:00,计算机组成原理——五级流水线,0,tenglin0724/Principles-of-Computer-Composition2,765177413,Verilog,Principles-of-Computer-Composition2,16,0,2024-03-25 09:09:13+00:00,[],None
737,https://github.com/mboola/EC_p1.git,2024-02-15 17:28:29+00:00,,0,mboola/EC_p1,758133190,Verilog,EC_p1,233,0,2024-03-25 23:09:05+00:00,[],None
738,https://github.com/akashkatir/CSEN-122-Final-Project.git,2024-02-29 23:36:47+00:00,,1,akashkatir/CSEN-122-Final-Project,765443750,Verilog,CSEN-122-Final-Project,53,0,2024-03-13 05:31:35+00:00,[],None
739,https://github.com/stephlovesfries/T02-Stopwatch-on-Basys3.git,2024-02-27 02:23:06+00:00,,0,stephlovesfries/T02-Stopwatch-on-Basys3,763840336,Verilog,T02-Stopwatch-on-Basys3,14,0,2024-02-27 03:54:48+00:00,[],None
740,https://github.com/harshu10432/UART_Transmitter.git,2024-02-29 08:46:03+00:00,,0,harshu10432/UART_Transmitter,765081097,Verilog,UART_Transmitter,98,0,2024-02-29 08:47:55+00:00,[],None
741,https://github.com/hallba18/tt-fpga-hdl-demo.git,2024-02-26 20:59:35+00:00,,0,hallba18/tt-fpga-hdl-demo,763744725,Verilog,tt-fpga-hdl-demo,76,0,2024-02-28 20:38:38+00:00,[],https://api.github.com/licenses/apache-2.0
742,https://github.com/99hhernandez/ECEN248.git,2024-02-29 00:59:58+00:00,,0,99hhernandez/ECEN248,764931351,Verilog,ECEN248,66,0,2024-02-29 01:01:45+00:00,[],None
743,https://github.com/souvik2108222222/Finite-State-Machine.git,2024-02-29 15:26:43+00:00,This project contains Moore FSM and Mealy FSM,0,souvik2108222222/Finite-State-Machine,765260091,Verilog,Finite-State-Machine,44,0,2024-02-29 15:28:06+00:00,[],None
744,https://github.com/mralavi20/Computer-Architecture-Projects-2-to-4-RISC-V.git,2024-02-29 19:37:59+00:00,Teammate: Farbod Azim Mohseni,0,mralavi20/Computer-Architecture-Projects-2-to-4-RISC-V,765369836,Verilog,Computer-Architecture-Projects-2-to-4-RISC-V,9,0,2024-02-29 19:43:44+00:00,[],None
745,https://github.com/JaeHWg/HandsOn2-InClassActivity.git,2024-02-22 11:44:50+00:00,Stopwatch Milisecond,0,JaeHWg/HandsOn2-InClassActivity,761733890,Verilog,HandsOn2-InClassActivity,4624,0,2024-02-29 16:47:14+00:00,[],None
746,https://github.com/Muhammadussain/RTL-Designs.git,2024-02-28 15:42:38+00:00,,0,Muhammadussain/RTL-Designs,764722324,Verilog,RTL-Designs,37,0,2024-03-01 17:28:02+00:00,[],None
747,https://github.com/juanma-rm/kv260_rpicamera_to_dp.git,2024-02-23 16:45:26+00:00,,0,juanma-rm/kv260_rpicamera_to_dp,762376164,Verilog,kv260_rpicamera_to_dp,730,0,2024-03-02 16:23:19+00:00,[],None
748,https://github.com/bustedwing1/serv-auto-setup.git,2024-02-15 00:17:21+00:00,Automates the steps from the SERV readme,0,bustedwing1/serv-auto-setup,757774729,Verilog,serv-auto-setup,26,0,2024-03-02 15:40:55+00:00,[],https://api.github.com/licenses/mit
749,https://github.com/wrs225/demo_of_demo.git,2024-03-01 23:57:15+00:00,,0,wrs225/demo_of_demo,765948082,Verilog,demo_of_demo,11927,0,2024-03-01 23:57:57+00:00,[],https://api.github.com/licenses/apache-2.0
750,https://github.com/anandkvinu/single-cycle-risc-v-core.git,2024-02-19 16:41:17+00:00,,0,anandkvinu/single-cycle-risc-v-core,759974395,Verilog,single-cycle-risc-v-core,36,0,2024-02-19 16:41:24+00:00,[],None
751,https://github.com/BMMADHUMITHA/RISC_V_Single_cycle_processor.git,2024-03-03 21:34:26+00:00,,0,BMMADHUMITHA/RISC_V_Single_cycle_processor,766662499,Verilog,RISC_V_Single_cycle_processor,92,0,2024-03-03 21:48:31+00:00,[],None
752,https://github.com/kylekim00/DE1_VGA_verilog_implementation.git,2024-02-17 06:35:44+00:00,,0,kylekim00/DE1_VGA_verilog_implementation,758813482,Verilog,DE1_VGA_verilog_implementation,11030,0,2024-03-04 07:02:23+00:00,[],None
753,https://github.com/open4research/FlattenRTL.git,2024-03-04 04:10:43+00:00,,0,open4research/FlattenRTL,766756777,Verilog,FlattenRTL,3300,0,2024-03-04 04:18:22+00:00,[],None
754,https://github.com/FractionalIntuition/BEE271_4_JT.git,2024-03-03 23:45:24+00:00,University 271 coursework for verilog,0,FractionalIntuition/BEE271_4_JT,766692607,Verilog,BEE271_4_JT,2,0,2024-03-03 23:47:25+00:00,[],None
755,https://github.com/howru0321/CSED311.git,2024-03-04 11:01:23+00:00,,0,howru0321/CSED311,766908122,Verilog,CSED311,22,0,2024-03-04 11:03:17+00:00,[],None
756,https://github.com/phutuan123vn/RISCV.git,2024-02-26 08:02:02+00:00,,0,phutuan123vn/RISCV,763394175,Verilog,RISCV,131,0,2024-03-04 06:24:10+00:00,[],None
757,https://github.com/jlsm2/mod10-counter-reverse.git,2024-03-04 17:35:47+00:00,,0,jlsm2/mod10-counter-reverse,767094283,Verilog,mod10-counter-reverse,2,0,2024-03-04 17:36:52+00:00,[],None
758,https://github.com/TwingleMora/Intermediate-Projects1.git,2024-03-04 12:41:44+00:00,,0,TwingleMora/Intermediate-Projects1,766950683,Verilog,Intermediate-Projects1,8,0,2024-03-04 17:51:18+00:00,[],None
759,https://github.com/JiangShitong/UART.git,2024-03-04 21:09:18+00:00,,0,JiangShitong/UART,767184113,Verilog,UART,6,0,2024-03-04 21:13:52+00:00,[],None
760,https://github.com/ramondon1/EC441_Prelab4.git,2024-03-04 23:50:25+00:00,,0,ramondon1/EC441_Prelab4,767237006,Verilog,EC441_Prelab4,7,0,2024-03-04 23:51:06+00:00,[],None
761,https://github.com/swati2026/Dual-Port-RAM.git,2024-03-05 13:48:05+00:00,,0,swati2026/Dual-Port-RAM,767547675,Verilog,Dual-Port-RAM,2,0,2024-03-05 13:48:47+00:00,[],None
762,https://github.com/andsteffey/tt06-verilog-template.git,2024-02-26 21:08:15+00:00,,0,andsteffey/tt06-verilog-template,763747818,Verilog,tt06-verilog-template,71,0,2024-03-07 13:26:11+00:00,[],https://api.github.com/licenses/apache-2.0
763,https://github.com/openhardwaresimulator/ohs_boost.git,2024-03-01 16:55:23+00:00,Boost power converter model,0,openhardwaresimulator/ohs_boost,765809185,Verilog,ohs_boost,4723,0,2024-03-06 20:52:38+00:00,[],None
764,https://github.com/crsumiran/vidor_experiments.git,2024-02-21 09:54:11+00:00,to work on mkr vidor,0,crsumiran/vidor_experiments,761133363,Verilog,vidor_experiments,816,0,2024-02-21 18:30:37+00:00,[],None
765,https://github.com/balajirai/floating-point-multiplier.git,2024-02-25 17:14:11+00:00,An efficient multi-format low-precision floating-point multiplier ,0,balajirai/floating-point-multiplier,763144490,Verilog,floating-point-multiplier,451,0,2024-04-04 19:29:37+00:00,"['hdl', 'verilog', 'floating-point-multiplier', 'floating-point-multiplication']",None
766,https://github.com/hcyang1106/CS552-WISC-S24.git,2024-02-22 21:37:39+00:00,Implementation of a CPU using the WISC-S24 instruction set,0,hcyang1106/CS552-WISC-S24,761988486,Verilog,CS552-WISC-S24,1968,0,2024-02-24 16:57:25+00:00,[],None
767,https://github.com/jy3736/digi2024spring-pub.git,2024-03-05 06:25:08+00:00,,0,jy3736/digi2024spring-pub,767354660,Verilog,digi2024spring-pub,88189,0,2024-04-08 03:39:04+00:00,[],None
768,https://github.com/MoonbaseOtago/vc32.git,2024-02-20 07:09:57+00:00,,0,MoonbaseOtago/vc32,760308039,Verilog,vc32,192,0,2024-03-29 02:29:14+00:00,[],https://api.github.com/licenses/apache-2.0
769,https://github.com/SHR-sky/Reports-and-Materials.git,2024-02-29 08:42:19+00:00,一个用来存储资料和实验报告的仓库,0,SHR-sky/Reports-and-Materials,765079497,Verilog,Reports-and-Materials,80,0,2024-04-02 10:40:27+00:00,[],None
770,https://github.com/MelikaRajabi/MIPS-Multi-Cycle-processor.git,2024-02-16 09:36:31+00:00,In this project I have implemented and simulated mips processor using multi-cycle method. ,0,MelikaRajabi/MIPS-Multi-Cycle-processor,758422068,Verilog,MIPS-Multi-Cycle-processor,216,0,2024-02-16 09:43:25+00:00,[],None
771,https://github.com/3ason/Coen122_Computer-Architecture-Final.git,2024-02-17 00:39:07+00:00,"COEN 122L: Project, Version with SUM Design a Structural Model of a Pipelined CPU",0,3ason/Coen122_Computer-Architecture-Final,758739013,Verilog,Coen122_Computer-Architecture-Final,1406,0,2024-02-17 01:17:38+00:00,[],https://api.github.com/licenses/mit
772,https://github.com/marielowry/multdiv.git,2024-02-16 21:14:18+00:00,Multiplier / divider for ECE 350,0,marielowry/multdiv,758689540,Verilog,multdiv,403,0,2024-02-16 21:19:12+00:00,[],None
773,https://github.com/NathanJones98/Enhanced-Processor.git,2024-02-16 02:24:49+00:00,A Lab for ECE243,0,NathanJones98/Enhanced-Processor,758297205,Verilog,Enhanced-Processor,966,0,2024-02-16 02:45:30+00:00,[],None
774,https://github.com/8ruka0917/4bitCounter.git,2024-02-18 10:46:06+00:00,,0,8ruka0917/4bitCounter,759347808,Verilog,4bitCounter,2,0,2024-02-18 10:46:14+00:00,[],None
775,https://github.com/SHASHI4368/Single-Cycle-RISC_V-Processor-using-Verilog.git,2024-02-18 09:58:51+00:00,This is a project completed under the Hardware Description Language module ,0,SHASHI4368/Single-Cycle-RISC_V-Processor-using-Verilog,759335267,Verilog,Single-Cycle-RISC_V-Processor-using-Verilog,1446,0,2024-02-18 10:01:27+00:00,[],None
776,https://github.com/njfredri/Des_Verilog_Pipelined.git,2024-02-18 17:26:08+00:00,,0,njfredri/Des_Verilog_Pipelined,759471637,Verilog,Des_Verilog_Pipelined,343,0,2024-02-18 17:31:34+00:00,[],None
777,https://github.com/antiwck/8-bit-Division-Datapath.git,2024-02-20 06:21:01+00:00,,0,antiwck/8-bit-Division-Datapath,760290679,Verilog,8-bit-Division-Datapath,762,0,2024-02-20 06:32:26+00:00,[],None
778,https://github.com/rabbitrace/CYCLE_SOC.git,2024-02-20 03:48:35+00:00,soc_design,0,rabbitrace/CYCLE_SOC,760244880,Verilog,CYCLE_SOC,4747,0,2024-02-20 03:51:36+00:00,[],None
779,https://github.com/Nalbertsan/PBL-3-main.git,2024-02-22 04:26:43+00:00,SOS,0,Nalbertsan/PBL-3-main,761568613,Verilog,PBL-3-main,440,0,2024-02-22 04:28:31+00:00,[],None
780,https://github.com/Lasya-G/Optimised-Encoder-and-Decoder-blocks-for-Modified-Radix-4-booth-multiplier.git,2024-02-22 10:23:59+00:00,,0,Lasya-G/Optimised-Encoder-and-Decoder-blocks-for-Modified-Radix-4-booth-multiplier,761700741,Verilog,Optimised-Encoder-and-Decoder-blocks-for-Modified-Radix-4-booth-multiplier,34,0,2024-02-22 10:37:02+00:00,[],None
781,https://github.com/Ahmedwagdymohy/ALSU_Project.git,2024-02-22 20:33:30+00:00,"Perform logical, arithmetic, and shift operations on input ports",0,Ahmedwagdymohy/ALSU_Project,761967699,Verilog,ALSU_Project,2,0,2024-02-22 22:24:37+00:00,[],https://api.github.com/licenses/mit
782,https://github.com/LanaBatnij/Digital-Systems-ENCE2340-Final-project.git,2024-02-23 20:21:28+00:00,,0,LanaBatnij/Digital-Systems-ENCE2340-Final-project,762455200,Verilog,Digital-Systems-ENCE2340-Final-project,297,0,2024-02-23 20:25:51+00:00,[],None
783,https://github.com/ismailtufan123/openlane_vlsi2.git,2024-02-23 21:04:12+00:00,,0,ismailtufan123/openlane_vlsi2,762469266,Verilog,openlane_vlsi2,11927,0,2024-02-23 21:04:52+00:00,[],https://api.github.com/licenses/apache-2.0
784,https://github.com/reeves0728/NYCU-ICLAB.git,2024-02-24 08:08:41+00:00,,0,reeves0728/NYCU-ICLAB,762621773,Verilog,NYCU-ICLAB,32511,0,2024-02-24 08:11:38+00:00,[],None
785,https://github.com/gyannj/Arbiter-RoundRobin.git,2024-02-25 16:18:01+00:00,,0,gyannj/Arbiter-RoundRobin,763125471,Verilog,Arbiter-RoundRobin,3,0,2024-02-25 16:20:14+00:00,[],None
786,https://github.com/bhuvan10/Computer-Architecture.git,2024-02-27 04:03:17+00:00,Contains the solved lab sheets which were based on verily,0,bhuvan10/Computer-Architecture,763869386,Verilog,Computer-Architecture,81,0,2024-02-27 04:05:49+00:00,[],None
787,https://github.com/KunalS-2001/JTAG.git,2024-02-27 12:10:07+00:00,A replica of JTAG TAP controller,0,KunalS-2001/JTAG,764060180,Verilog,JTAG,4,0,2024-02-27 12:12:41+00:00,[],None
788,https://github.com/KhanhEK2846/Digital_system_design_with_HDL-s_Lab.git,2024-02-23 07:15:18+00:00,,0,KhanhEK2846/Digital_system_design_with_HDL-s_Lab,762146865,Verilog,Digital_system_design_with_HDL-s_Lab,393,0,2024-02-23 07:38:16+00:00,[],None
789,https://github.com/bhavinshekhada/periplexapb_read.git,2024-02-28 03:50:28+00:00,,0,bhavinshekhada/periplexapb_read,764428356,Verilog,periplexapb_read,961,0,2024-02-28 04:04:10+00:00,[],None
790,https://github.com/AntonyZhuang/808BassKitFPGA.git,2024-02-27 18:11:55+00:00,,0,AntonyZhuang/808BassKitFPGA,764236979,Verilog,808BassKitFPGA,53,0,2024-02-28 00:04:10+00:00,[],None
791,https://github.com/ssharma105/tt-fpga-hdl-demo.git,2024-02-26 21:04:18+00:00,,0,ssharma105/tt-fpga-hdl-demo,763746432,Verilog,tt-fpga-hdl-demo,114,0,2024-02-28 20:05:06+00:00,[],https://api.github.com/licenses/apache-2.0
792,https://github.com/pcquang4828/caravel_user_project_1.git,2024-03-01 08:07:57+00:00,,0,pcquang4828/caravel_user_project_1,765586517,Verilog,caravel_user_project_1,18783,0,2024-03-01 08:13:33+00:00,[],https://api.github.com/licenses/apache-2.0
793,https://github.com/DSJAHNAVI/Git-Tuts.git,2024-03-03 05:45:37+00:00,,0,DSJAHNAVI/Git-Tuts,766387996,Verilog,Git-Tuts,1,0,2024-03-03 05:50:19+00:00,[],None
794,https://github.com/karthickm12/ALU_32bit_design_verilogcode.git,2024-03-03 06:31:10+00:00,,0,karthickm12/ALU_32bit_design_verilogcode,766398368,Verilog,ALU_32bit_design_verilogcode,2,0,2024-03-03 06:36:34+00:00,[],None
795,https://github.com/nguyendaithien/MODULE-COUNTER.git,2024-02-25 18:02:28+00:00,,0,nguyendaithien/MODULE-COUNTER,763161569,Verilog,MODULE-COUNTER,1408,0,2024-03-01 05:35:26+00:00,[],None
796,https://github.com/lala-ju/Computer-Architecture-Lab.git,2024-03-03 15:30:29+00:00,The code of the course lab. The implementation of simple and pipeline RISC-V CPU with Verilog. ,0,lala-ju/Computer-Architecture-Lab,766553250,Verilog,Computer-Architecture-Lab,1531,0,2024-03-03 15:31:49+00:00,[],None
797,https://github.com/wlfoj/protocols-comunication-fpga.git,2024-03-02 14:40:10+00:00,,0,wlfoj/protocols-comunication-fpga,766173361,Verilog,protocols-comunication-fpga,2949,0,2024-03-02 17:54:27+00:00,[],None
798,https://github.com/maddyg24/processor.git,2024-03-03 19:25:50+00:00,,0,maddyg24/processor,766628189,Verilog,processor,828,0,2024-03-03 19:27:38+00:00,[],None
799,https://github.com/tuananh1208/Traffic-light-system.git,2024-03-03 18:33:26+00:00,,0,tuananh1208/Traffic-light-system,766612885,Verilog,Traffic-light-system,1000,0,2024-03-03 18:35:14+00:00,[],https://api.github.com/licenses/apache-2.0
800,https://github.com/sheiselanor/-Smart-Card-Reward-System.git,2024-03-05 06:40:44+00:00,,0,sheiselanor/-Smart-Card-Reward-System,767360136,Verilog,-Smart-Card-Reward-System,12078,0,2024-03-05 06:50:55+00:00,[],None
801,https://github.com/mikiken/tinyEther-syakyou.git,2024-03-02 16:49:15+00:00,技術書典13で頒布された、もずくの宿(@mozc_channel)氏著の「FPGAによるネットワーク機器完全自作実践」を写経するリポジトリ,0,mikiken/tinyEther-syakyou,766216478,Verilog,tinyEther-syakyou,8,0,2024-03-02 16:50:57+00:00,[],None
802,https://github.com/NikhilRout/rgb2grey-verilog.git,2024-02-22 16:43:42+00:00,Optimizing RGB to Greyscale Pixel Conversion Verilog Modules for lower dynamic power consumption,0,NikhilRout/rgb2grey-verilog,761874349,Verilog,rgb2grey-verilog,2610,0,2024-02-22 18:54:23+00:00,"['rgb-grayscale', 'dynamic-power-analysis']",None
803,https://github.com/trusslab/provcam_hw.git,2024-02-27 07:48:59+00:00,,0,trusslab/provcam_hw,763946593,Verilog,provcam_hw,162,0,2024-03-08 03:33:28+00:00,[],None
804,https://github.com/rajesh0gouda/vsd-risc-v.git,2024-02-19 08:10:03+00:00,,0,rajesh0gouda/vsd-risc-v,759725224,Verilog,vsd-risc-v,2874,0,2024-02-26 19:01:05+00:00,[],None
805,https://github.com/sujankumarsj/VSD.git,2024-02-17 04:58:10+00:00,,0,sujankumarsj/VSD,758791550,Verilog,VSD,9803,0,2024-02-23 17:16:03+00:00,[],None
806,https://github.com/Nandana-Neo/Sem3_LD_Assignments.git,2024-03-03 12:12:27+00:00,,0,Nandana-Neo/Sem3_LD_Assignments,766489206,Verilog,Sem3_LD_Assignments,305,0,2024-03-03 12:30:11+00:00,[],None
807,https://github.com/pegomez5/IPA-Components.git,2024-02-25 02:37:04+00:00,,0,pegomez5/IPA-Components,762905525,Verilog,IPA-Components,40,0,2024-03-23 22:38:25+00:00,[],None
808,https://github.com/gamatacy/cdesign.git,2024-02-25 17:58:28+00:00,,0,gamatacy/cdesign,763160142,Verilog,cdesign,32,0,2024-03-23 19:25:43+00:00,[],None
809,https://github.com/JaeHWg/HW2_Demultiplexer_3.git,2024-03-04 16:01:59+00:00,,0,JaeHWg/HW2_Demultiplexer_3,767048851,Verilog,HW2_Demultiplexer_3,3,0,2024-03-12 15:02:58+00:00,[],None
810,https://github.com/poojitha-lagidi/flip-flops.git,2024-03-01 13:14:41+00:00,Verilog code of different flip flops along with testbench,0,poojitha-lagidi/flip-flops,765709183,Verilog,flip-flops,220,0,2024-03-30 21:23:16+00:00,[],None
811,https://github.com/Andreixzc/Computer-Architecture.git,2024-03-05 04:24:50+00:00,CA discipline,0,Andreixzc/Computer-Architecture,767317272,Verilog,Computer-Architecture,98754,0,2024-03-05 12:04:11+00:00,[],None
812,https://github.com/PhamTuann/APB.git,2024-02-23 07:18:32+00:00,,0,PhamTuann/APB,762148060,Verilog,APB,45,0,2024-04-02 09:23:33+00:00,[],None
813,https://github.com/cuadriante/P1ARQ2_SIMDFIR.git,2024-03-01 03:15:09+00:00,"Mediante el desarrollo de este proyecto, el estudiante aplicará los conceptos de arquitectura de computadores II en el diseño e implementación de una Arquitectura SIMD para poder procesar señales digitales que representan audio específicamente mediante el uso filtrado con respuesta finita al impulso.",0,cuadriante/P1ARQ2_SIMDFIR,765499535,Verilog,P1ARQ2_SIMDFIR,55455,0,2024-03-27 02:32:49+00:00,[],None
814,https://github.com/sivasaravanan-verilog/VLSI.git,2024-02-22 04:57:59+00:00,,0,sivasaravanan-verilog/VLSI,761577487,Verilog,VLSI,131,0,2024-02-22 08:23:16+00:00,[],None
815,https://github.com/Muhammad-Ahmad-Nazir/RV32I_Verilog_Design.git,2024-02-26 13:38:59+00:00,This repo contains my design of RISCV processor core capable of implementing the complete 32-bit Integer instruction set.,0,Muhammad-Ahmad-Nazir/RV32I_Verilog_Design,763538121,Verilog,RV32I_Verilog_Design,17,0,2024-02-26 13:40:52+00:00,[],None
816,https://github.com/M11107004/SOC_LABD.git,2024-02-20 16:53:28+00:00,,0,M11107004/SOC_LABD,760636112,Verilog,SOC_LABD,1571,0,2024-02-20 17:00:04+00:00,[],None
817,https://github.com/AtharZafeer/fault_injector.git,2024-02-17 20:47:40+00:00,fault injector fevelopment phase,0,AtharZafeer/fault_injector,759168800,Verilog,fault_injector,947,0,2024-02-20 18:41:51+00:00,[],None
818,https://github.com/stevehoover/tt-fpga-hdl-demo2.git,2024-02-15 22:12:55+00:00,,0,stevehoover/tt-fpga-hdl-demo2,758234760,Verilog,tt-fpga-hdl-demo2,30,0,2024-02-15 22:14:49+00:00,[],https://api.github.com/licenses/apache-2.0
819,https://github.com/on23tueda/pra.git,2024-02-16 07:07:01+00:00,,0,on23tueda/pra,758371150,Verilog,pra,11927,0,2024-02-16 07:07:43+00:00,[],https://api.github.com/licenses/apache-2.0
820,https://github.com/Nomdinoh/RISC-Single-Cycle-.git,2024-02-17 12:21:36+00:00,,0,Nomdinoh/RISC-Single-Cycle-,758903018,Verilog,RISC-Single-Cycle-,12,0,2024-02-17 12:29:54+00:00,[],None
821,https://github.com/kayameltem/Decoders-Verilog-Project.git,2024-02-17 12:12:56+00:00,A decoder is a combinational circuit that converts binary information from n binary inputs to a maximum of 2n unique output lines. A decoder provides the 2**n minterms of n input variables.,0,kayameltem/Decoders-Verilog-Project,758900552,Verilog,Decoders-Verilog-Project,762,0,2024-02-17 12:13:34+00:00,[],None
822,https://github.com/felipedurant/Projeto---Infra-Estrutura-de-Hardware-2023.2.git,2024-02-19 12:24:17+00:00,O projeto consiste na simulação de uma CPU Monociclo que rode utilizando arquitetura MIPS e execute instruções em ASSEMBLY - MIPS,0,felipedurant/Projeto---Infra-Estrutura-de-Hardware-2023.2,759832082,Verilog,Projeto---Infra-Estrutura-de-Hardware-2023.2,222,0,2024-02-19 12:28:54+00:00,[],None
823,https://github.com/Moleus/cdesign-lab1.git,2024-02-15 07:06:33+00:00,,0,Moleus/cdesign-lab1,757878019,Verilog,cdesign-lab1,230,0,2024-02-18 09:55:43+00:00,[],None
824,https://github.com/HarrisonMKG/spi_hdl.git,2024-02-22 22:01:54+00:00,HDL implementation of an spi interface,0,HarrisonMKG/spi_hdl,761996346,Verilog,spi_hdl,2,0,2024-02-22 22:03:54+00:00,[],None
825,https://github.com/BlueCP/Space_Invaders.git,2024-02-24 13:10:46+00:00,"A two-player version of Space Invaders, using an EC2 instance on AWS as the server.",0,BlueCP/Space_Invaders,762704441,Verilog,Space_Invaders,34713,0,2024-02-24 14:25:34+00:00,[],None
826,https://github.com/sandu12312/Preprocesare.git,2024-02-25 21:21:25+00:00,,0,sandu12312/Preprocesare,763220953,Verilog,Preprocesare,165,0,2024-02-25 21:22:35+00:00,[],None
827,https://github.com/Chonghao0109/2019_univ_cell_final.git,2024-02-27 07:07:52+00:00,Real-Time GPS Distance Calculator,0,Chonghao0109/2019_univ_cell_final,763930800,Verilog,2019_univ_cell_final,834,0,2024-02-27 07:24:49+00:00,[],None
828,https://github.com/aditya-charan/localrepo.git,2024-02-26 11:19:49+00:00,,0,aditya-charan/localrepo,763477049,Verilog,localrepo,2,0,2024-02-26 11:29:16+00:00,[],None
829,https://github.com/tom1597/GIT_TEST.git,2024-02-27 14:31:39+00:00,,0,tom1597/GIT_TEST,764129548,Verilog,GIT_TEST,5,0,2024-02-27 14:33:27+00:00,[],None
830,https://github.com/Harshitwin/FSM_disvisible_4.git,2024-02-28 05:00:09+00:00,,0,Harshitwin/FSM_disvisible_4,764448285,Verilog,FSM_disvisible_4,17,0,2024-02-28 05:28:14+00:00,[],https://api.github.com/licenses/gpl-3.0
831,https://github.com/souvikcseiitk/CS666-Hardware-Security-for-Internet-of-Things.git,2024-02-28 12:05:02+00:00,,0,souvikcseiitk/CS666-Hardware-Security-for-Internet-of-Things,764616721,Verilog,CS666-Hardware-Security-for-Internet-of-Things,17598,0,2024-02-28 12:35:54+00:00,[],None
832,https://github.com/jvaldesnicol/lab1.git,2024-02-28 19:14:49+00:00,,0,jvaldesnicol/lab1,764820468,Verilog,lab1,983,0,2024-02-28 19:15:50+00:00,[],None
833,https://github.com/MahmoudLotfy10/Garage-Door-Controller.git,2024-02-28 17:42:50+00:00,,0,MahmoudLotfy10/Garage-Door-Controller,764781414,Verilog,Garage-Door-Controller,46,0,2024-02-28 17:43:26+00:00,[],None
834,https://github.com/FaisalShahkar/test_status.git,2024-02-29 09:26:44+00:00,,0,FaisalShahkar/test_status,765098108,Verilog,test_status,4,0,2024-02-29 09:33:14+00:00,[],None
835,https://github.com/muthuraman0508/bcd_to_excess3.git,2024-02-29 12:58:29+00:00,,0,muthuraman0508/bcd_to_excess3,765189234,Verilog,bcd_to_excess3,263,0,2024-02-29 12:59:21+00:00,[],None
836,https://github.com/Voidmarcos00/VSDSquadron-Mini.git,2024-02-14 13:25:23+00:00,,0,Voidmarcos00/VSDSquadron-Mini,757426384,Verilog,VSDSquadron-Mini,2850,0,2024-03-06 15:41:44+00:00,[],None
837,https://github.com/lemonAndApple/cpu.git,2024-03-01 05:34:55+00:00,五级流水线,0,lemonAndApple/cpu,765536041,Verilog,cpu,7246,0,2024-03-01 05:51:50+00:00,[],None
838,https://github.com/calvbore/caravel_aes_accelerator.git,2024-03-02 05:39:02+00:00,,0,calvbore/caravel_aes_accelerator,766018726,Verilog,caravel_aes_accelerator,21565,0,2024-03-02 05:39:45+00:00,[],https://api.github.com/licenses/apache-2.0
839,https://github.com/Robica687/AC.git,2024-03-04 17:18:12+00:00,,0,Robica687/AC,767086067,Verilog,AC,6,0,2024-03-04 17:21:51+00:00,[],None
840,https://github.com/ahmadfahmy9918/SVGP-VGA.git,2024-02-20 00:20:38+00:00,A Simple Video-Game Processor for Video Graphics Array (VGA) on a Xilinx Spartan-3E FPGA ,0,ahmadfahmy9918/SVGP-VGA,760189009,Verilog,SVGP-VGA,1343,0,2024-03-04 17:11:56+00:00,[],https://api.github.com/licenses/mit
841,https://github.com/ChrisJH95/dac_delta_sigma.git,2024-02-28 17:33:02+00:00,,0,ChrisJH95/dac_delta_sigma,764777206,Verilog,dac_delta_sigma,28,0,2024-02-28 20:44:26+00:00,[],https://api.github.com/licenses/apache-2.0
842,https://github.com/Bartlessby/lab_01_JohanLopez.git,2024-02-17 13:04:00+00:00,,0,Bartlessby/lab_01_JohanLopez,758915417,Verilog,lab_01_JohanLopez,90,0,2024-02-17 13:04:14+00:00,[],https://api.github.com/licenses/gpl-3.0
843,https://github.com/eranduscohortae/radix_2_fft.git,2024-02-25 13:52:15+00:00,,0,eranduscohortae/radix_2_fft,763075374,Verilog,radix_2_fft,113,0,2024-03-03 22:36:42+00:00,[],None
844,https://github.com/emirhanerguun/Fifo.git,2024-03-01 11:44:42+00:00,,0,emirhanerguun/Fifo,765672721,Verilog,Fifo,1,0,2024-03-22 05:38:16+00:00,[],None
845,https://github.com/Polo280/Verilog_Practices.git,2024-02-25 20:31:02+00:00,A repo containing different Verilog practices for projects involving FPGAs,0,Polo280/Verilog_Practices,763207540,Verilog,Verilog_Practices,18907,0,2024-03-18 02:08:08+00:00,[],None
846,https://github.com/Xornotor/Verilog-Courses.git,2024-03-05 19:35:15+00:00,Environment and code for Verilog and SystemVerilog courses that i'm taking.,0,Xornotor/Verilog-Courses,767723812,Verilog,Verilog-Courses,36,0,2024-03-17 14:45:29+00:00,[],None
847,https://github.com/Mubeg/Verilog-lessons.git,2024-03-01 20:57:26+00:00,,0,Mubeg/Verilog-lessons,765899478,Verilog,Verilog-lessons,14,0,2024-03-01 20:57:32+00:00,[],None
848,https://github.com/filberol/labs_fs.git,2024-02-26 12:48:08+00:00,,0,filberol/labs_fs,763514104,Verilog,labs_fs,36,0,2024-03-14 21:11:55+00:00,[],None
849,https://github.com/Harminder13/CPU.git,2024-03-04 01:46:52+00:00,,0,Harminder13/CPU,766719355,Verilog,CPU,71,0,2024-03-04 01:49:18+00:00,[],None
850,https://github.com/za96346/DL.git,2024-02-26 12:09:18+00:00,,0,za96346/DL,763497244,Verilog,DL,11,0,2024-03-18 12:34:04+00:00,[],None
851,https://github.com/LuisPeMoraRod/computer_architecture_2.project1.git,2024-02-28 23:18:29+00:00,,0,LuisPeMoraRod/computer_architecture_2.project1,764904875,Verilog,computer_architecture_2.project1,20646,0,2024-03-29 13:36:34+00:00,[],None
852,https://github.com/leolin311651055/SOClab.github.io.git,2024-03-05 14:24:15+00:00,,0,leolin311651055/SOClab.github.io,767565983,Verilog,SOClab.github.io,11427,0,2024-03-05 14:27:13+00:00,[],None
853,https://github.com/joshuamoorexyz/DSD_Graduate_Project_Spring24.git,2024-02-20 19:28:57+00:00,A repository containing code and documentation relevant to my graduate project in Digital System Design Spring 2024,1,joshuamoorexyz/DSD_Graduate_Project_Spring24,760703674,Verilog,DSD_Graduate_Project_Spring24,28715,0,2024-04-06 16:06:41+00:00,[],None
854,https://github.com/ngxx-fus/VERILOG_HCMUTE.git,2024-03-05 17:05:33+00:00,,0,ngxx-fus/VERILOG_HCMUTE,767650524,Verilog,VERILOG_HCMUTE,31983,0,2024-04-13 11:03:36+00:00,[],None
855,https://github.com/SANGESH007/RGB-to-Gray.git,2024-02-16 13:02:49+00:00,This project is used to convert RGB to Gray scale images with less resource utilisation,0,SANGESH007/RGB-to-Gray,758498006,Verilog,RGB-to-Gray,1357,0,2024-02-16 13:06:46+00:00,[],None
856,https://github.com/MelikaRajabi/MIPS-Single-Cycle-processor.git,2024-02-16 09:45:49+00:00,In this project I have implemented and simulated mips processor using single-cycle method. ,0,MelikaRajabi/MIPS-Single-Cycle-processor,758425373,Verilog,MIPS-Single-Cycle-processor,9,0,2024-02-16 09:50:37+00:00,[],None
857,https://github.com/Jitendar2003/boothmultiplier32bit.git,2024-02-17 11:09:56+00:00,,0,Jitendar2003/boothmultiplier32bit,758883527,Verilog,boothmultiplier32bit,143,0,2024-02-17 11:40:09+00:00,[],None
858,https://github.com/Berkeylddz/Combinational-Circuits-in-Verilog.git,2024-02-18 13:40:20+00:00,Combinational Circuits in Verilog using Half-Full adder,0,Berkeylddz/Combinational-Circuits-in-Verilog,759397326,Verilog,Combinational-Circuits-in-Verilog,788,0,2024-02-18 13:40:41+00:00,[],None
859,https://github.com/Rilotro/Xilinx-Project.git,2024-02-18 12:21:23+00:00,A college project made in Xilinx,0,Rilotro/Xilinx-Project,759374102,Verilog,Xilinx-Project,76,0,2024-02-18 12:21:51+00:00,[],https://api.github.com/licenses/mit
860,https://github.com/M-krishna/counter.git,2024-02-21 14:35:40+00:00,4-bit Counter in Verilog,0,M-krishna/counter,761258458,Verilog,counter,2,0,2024-02-21 14:59:32+00:00,[],None
861,https://github.com/OliverSmithBH2VGM/BH2VGM-DG0045-puzzle.git,2024-02-18 06:35:47+00:00,,0,OliverSmithBH2VGM/BH2VGM-DG0045-puzzle,759283455,Verilog,BH2VGM-DG0045-puzzle,156,0,2024-02-18 13:50:38+00:00,[],https://api.github.com/licenses/apache-2.0
862,https://github.com/boraersoy/verilog_mips_instruction_impelemtation.git,2024-02-20 13:46:28+00:00,I have implemented my ISA based on MIPS architecture,0,boraersoy/verilog_mips_instruction_impelemtation,760475307,Verilog,verilog_mips_instruction_impelemtation,86,0,2024-02-20 13:48:27+00:00,[],None
863,https://github.com/Nityanandraj001/32-Bit-Adder.git,2024-02-21 21:23:02+00:00,I have created 32 Bit Adder using Verilog,0,Nityanandraj001/32-Bit-Adder,761432214,Verilog,32-Bit-Adder,135,0,2024-02-21 21:23:35+00:00,[],None
864,https://github.com/EduardoVeri/MIPS-Processor.git,2024-02-21 23:29:22+00:00,,0,EduardoVeri/MIPS-Processor,761489176,Verilog,MIPS-Processor,200,0,2024-02-21 23:29:31+00:00,[],None
865,https://github.com/muthuraman0508/verilog.git,2024-02-22 14:12:28+00:00,"verilog , test beanch, and its implimentation images",0,muthuraman0508/verilog,761799332,Verilog,verilog,170,0,2024-02-22 14:15:20+00:00,[],None
866,https://github.com/chms7/acc_decoder_h264.git,2024-02-22 11:00:26+00:00,,0,chms7/acc_decoder_h264,761716131,Verilog,acc_decoder_h264,941,0,2024-02-22 11:02:52+00:00,[],None
867,https://github.com/bhavinshekhada/apb_strobe.git,2024-02-24 06:40:17+00:00,,0,bhavinshekhada/apb_strobe,762598620,Verilog,apb_strobe,10,0,2024-02-24 06:52:28+00:00,[],None
868,https://github.com/jlsm2/Microwave-project.git,2024-03-04 17:52:03+00:00,,0,jlsm2/Microwave-project,767101969,Verilog,Microwave-project,2916,0,2024-03-04 17:59:32+00:00,[],None
869,https://github.com/DanielCastro-02/Electronica-Digital-G2-E1.git,2024-03-04 00:43:41+00:00,,0,DanielCastro-02/Electronica-Digital-G2-E1,766704769,Verilog,Electronica-Digital-G2-E1,3905,0,2024-03-11 01:50:12+00:00,[],None
870,https://github.com/ianzhou111/552_project.git,2024-02-25 22:18:07+00:00,,0,ianzhou111/552_project,763235520,Verilog,552_project,1986,0,2024-02-25 22:19:54+00:00,[],None
871,https://github.com/HarshBakadia/ECE460M-Lab4.git,2024-02-27 18:27:18+00:00,,0,HarshBakadia/ECE460M-Lab4,764243468,Verilog,ECE460M-Lab4,234,0,2024-03-28 19:24:57+00:00,[],None
872,https://github.com/panchi64/computer-architecture-project.git,2024-03-05 15:33:49+00:00,,0,panchi64/computer-architecture-project,767601472,Verilog,computer-architecture-project,33,0,2024-03-05 15:33:56+00:00,[],None
873,https://github.com/hackdev17/DD-Lab-AIML.git,2024-02-20 19:28:47+00:00,,0,hackdev17/DD-Lab-AIML,760703620,Verilog,DD-Lab-AIML,2,0,2024-02-20 19:32:52+00:00,[],None
874,https://github.com/Xiang-Penn/CIS5710.git,2024-02-28 17:58:59+00:00,,0,Xiang-Penn/CIS5710,764788343,Verilog,CIS5710,3887,0,2024-03-31 23:57:54+00:00,[],https://api.github.com/licenses/mit
875,https://github.com/kanishk1605/Automobile-Mirror-Display-system.git,2024-02-24 12:10:12+00:00,,0,kanishk1605/Automobile-Mirror-Display-system,762687436,Verilog,Automobile-Mirror-Display-system,30,0,2024-02-24 17:42:37+00:00,[],None
876,https://github.com/vishaldudyala1/Single_port.git,2024-02-20 05:28:34+00:00,,0,vishaldudyala1/Single_port,760273463,Verilog,Single_port,9,0,2024-02-20 05:54:57+00:00,[],None
877,https://github.com/germancq/HERA.git,2024-02-26 16:07:51+00:00,,0,germancq/HERA,763612120,Verilog,HERA,112,0,2024-02-26 16:23:10+00:00,[],https://api.github.com/licenses/gpl-3.0
878,https://github.com/Brillar0101/Verilog.git,2024-02-27 04:48:18+00:00,,0,Brillar0101/Verilog,763882767,Verilog,Verilog,354,0,2024-02-27 04:58:46+00:00,[],None
879,https://github.com/minhuju/calc.git,2024-02-26 06:50:56+00:00,,0,minhuju/calc,763367433,Verilog,calc,11,0,2024-02-26 07:15:22+00:00,[],None
880,https://github.com/Strivekaudani/Multipliers.git,2024-02-25 19:15:04+00:00,,0,Strivekaudani/Multipliers,763184367,Verilog,Multipliers,2396,0,2024-02-28 03:50:40+00:00,[],None
881,https://github.com/23373/SM48LC32M16M.git,2024-02-28 07:27:29+00:00,,0,23373/SM48LC32M16M,764499450,Verilog,SM48LC32M16M,7,0,2024-02-28 07:31:31+00:00,[],None
882,https://github.com/muthuraman0508/full_subractor.git,2024-02-28 11:55:31+00:00,,0,muthuraman0508/full_subractor,764612609,Verilog,full_subractor,159,0,2024-02-28 11:56:41+00:00,[],None
883,https://github.com/Northodo/PipelineVersion.git,2024-02-28 13:18:53+00:00,,0,Northodo/PipelineVersion,764651079,Verilog,PipelineVersion,433,0,2024-02-28 13:21:26+00:00,[],None
884,https://github.com/thevenus/jollof_mmu.git,2024-02-27 09:10:22+00:00,A 4x8 matrix multiplication accelerator ASIC,0,thevenus/jollof_mmu,763981218,Verilog,jollof_mmu,12541,0,2024-02-27 17:41:20+00:00,[],None
885,https://github.com/Learnrr/5-cycle-cpu.git,2024-02-27 11:31:22+00:00,,0,Learnrr/5-cycle-cpu,764042313,Verilog,5-cycle-cpu,40218,0,2024-02-29 13:55:54+00:00,[],None
886,https://github.com/juliazeng1/arty-a7-ddr3-subsystem.git,2024-02-26 03:50:59+00:00,A DDR3 subsystem and simulation for the Digilent Arty A7 FPGA evaluation board with Xilinx Artix chip.,0,juliazeng1/arty-a7-ddr3-subsystem,763313838,Verilog,arty-a7-ddr3-subsystem,20391,0,2024-02-29 22:34:22+00:00,[],None
887,https://github.com/AliKeramatipour/async_fifo_synthesize_files.git,2024-03-03 11:52:42+00:00,,0,AliKeramatipour/async_fifo_synthesize_files,766483332,Verilog,async_fifo_synthesize_files,5,0,2024-03-03 11:54:11+00:00,[],None
888,https://github.com/gary06548/Maze-Router.git,2024-03-03 08:13:42+00:00,,0,gary06548/Maze-Router,766423279,Verilog,Maze-Router,33,0,2024-03-03 08:17:58+00:00,[],None
889,https://github.com/CastleFirstKR/RV32I_Pipeline.git,2024-03-02 09:20:00+00:00,RV32I_Pipeline RTL DESIGN,0,CastleFirstKR/RV32I_Pipeline,766076816,Verilog,RV32I_Pipeline,3171,0,2024-03-03 05:14:37+00:00,[],None
890,https://github.com/NastyaLush/itmo_functional_circuit_engineering.git,2024-02-18 07:35:05+00:00,,0,NastyaLush/itmo_functional_circuit_engineering,759297951,Verilog,itmo_functional_circuit_engineering,1246,0,2024-02-18 07:58:35+00:00,[],None
891,https://github.com/mattvenn/tt06-rgb-mixer.git,2024-03-04 13:00:47+00:00,,0,mattvenn/tt06-rgb-mixer,766959374,Verilog,tt06-rgb-mixer,16,0,2024-03-04 13:32:03+00:00,[],https://api.github.com/licenses/apache-2.0
892,https://github.com/chinmayah/VSDSquadron_Internship.git,2024-02-17 06:37:44+00:00,,0,chinmayah/VSDSquadron_Internship,758813913,Verilog,VSDSquadron_Internship,3064,0,2024-03-04 15:01:38+00:00,[],None
893,https://github.com/saanvid4/ece2300.git,2024-03-05 01:54:40+00:00,Lab assignments for ECE 2300 (Digital Logic and Computer Organization) at Cornell,0,saanvid4/ece2300,767274115,Verilog,ece2300,17036,0,2024-03-05 01:56:07+00:00,[],None
894,https://github.com/AlexHoferW23/jku-tt06-averagefilter.git,2024-03-05 07:37:57+00:00,Moving average filter,0,AlexHoferW23/jku-tt06-averagefilter,767381571,Verilog,jku-tt06-averagefilter,54,0,2024-03-05 08:55:28+00:00,[],https://api.github.com/licenses/apache-2.0
895,https://github.com/CEStafford01/tt-fpga-hdl-demo.git,2024-02-26 21:10:59+00:00,tt-fpga-hdl-demo,0,CEStafford01/tt-fpga-hdl-demo,763748825,Verilog,tt-fpga-hdl-demo,107,0,2024-03-06 15:39:17+00:00,[],https://api.github.com/licenses/apache-2.0
896,https://github.com/tejashwini79744/task4.md.git,2024-02-29 11:36:41+00:00,,0,tejashwini79744/task4.md,765154183,Verilog,task4.md,2817,0,2024-03-02 05:56:11+00:00,[],None
897,https://github.com/michal95pl/GPU-processor.git,2024-03-05 20:54:52+00:00,Verilog projects,0,michal95pl/GPU-processor,767753758,Verilog,GPU-processor,8,0,2024-03-07 15:06:01+00:00,[],None
898,https://github.com/tpeterso8/tt06-verilog-template.git,2024-03-04 19:09:34+00:00,,0,tpeterso8/tt06-verilog-template,767136051,Verilog,tt06-verilog-template,54,0,2024-03-08 14:13:30+00:00,[],https://api.github.com/licenses/apache-2.0
899,https://github.com/SYGalvinChan/Authenticated-Encryption-For-Satellite.git,2024-03-01 08:19:58+00:00,,0,SYGalvinChan/Authenticated-Encryption-For-Satellite,765591055,Verilog,Authenticated-Encryption-For-Satellite,68,0,2024-03-01 08:28:23+00:00,[],None
900,https://github.com/Veena-04/veena.git,2024-02-21 16:58:38+00:00,,0,Veena-04/veena,761326434,Verilog,veena,2863,0,2024-03-02 05:59:01+00:00,[],None
901,https://github.com/nick30441/Lab2.git,2024-02-26 17:29:36+00:00,,1,nick30441/Lab2,763654660,Verilog,Lab2,25227,0,2024-03-14 00:46:54+00:00,[],https://api.github.com/licenses/mit
902,https://github.com/Tiru373/RTL-Challenge-30-days.git,2024-03-05 04:42:07+00:00,,1,Tiru373/RTL-Challenge-30-days,767322203,Verilog,RTL-Challenge-30-days,102,0,2024-03-06 17:21:13+00:00,[],None
903,https://github.com/Khoulykid/Arch-Lab.git,2024-02-20 14:36:58+00:00,,0,Khoulykid/Arch-Lab,760501044,Verilog,Arch-Lab,6197,0,2024-03-26 23:59:21+00:00,[],None
904,https://github.com/sanjaypk16/VSDSquadron-RISCV.git,2024-02-18 08:26:15+00:00,This repository is intended for the documentaion of all learning outcomes and process of VSDSquadron RISCV internship.,2,sanjaypk16/VSDSquadron-RISCV,759311190,Verilog,VSDSquadron-RISCV,2910,0,2024-02-26 08:56:39+00:00,[],None
905,https://github.com/d4nny815/PipelineRISCV_CalPolyCPE333.git,2024-02-15 21:21:38+00:00,,0,d4nny815/PipelineRISCV_CalPolyCPE333,758218788,Verilog,PipelineRISCV_CalPolyCPE333,64489,0,2024-03-14 05:19:04+00:00,[],None
906,https://github.com/Iris-WQP/TTSV_2024.srcs.git,2024-02-24 06:48:34+00:00,,0,Iris-WQP/TTSV_2024.srcs,762600793,Verilog,TTSV_2024.srcs,46,0,2024-04-09 10:20:22+00:00,[],None
