{"result": {"query": ":facetid:toc:\"db/conf/date/date2001.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "170.97"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "158", "@dc": "158", "@oc": "158", "@id": "40541235", "text": ":facetid:toc:db/conf/date/date2001.bht"}}, "hits": {"@total": "158", "@computed": "158", "@sent": "158", "@first": "0", "hit": [{"@score": "1", "@id": "5979658", "info": {"authors": {"author": [{"@pid": "85/5704", "text": "Andrea Acquaviva"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "75/170", "text": "Bruno Ricc\u00f2"}]}, "title": "An adaptive algorithm for low-power streaming multimedia processing.", "venue": "DATE", "pages": "273-279", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AcquavivaBR01", "doi": "10.1109/DATE.2001.915037", "ee": "https://doi.org/10.1109/DATE.2001.915037", "url": "https://dblp.org/rec/conf/date/AcquavivaBR01"}, "url": "URL#5979658"}, {"@score": "1", "@id": "5979659", "info": {"authors": {"author": [{"@pid": "99/1522", "text": "Bilge Saglam Akgul"}, {"@pid": "m/VincentJohnMooneyIII", "text": "Vincent John Mooney III"}]}, "title": "System-on-a-chip processor synchronization support in hardware.", "venue": "DATE", "pages": "633-641", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AkgulM01", "doi": "10.1109/DATE.2001.915090", "ee": "https://doi.org/10.1109/DATE.2001.915090", "url": "https://dblp.org/rec/conf/date/AkgulM01"}, "url": "URL#5979659"}, {"@score": "1", "@id": "5979660", "info": {"authors": {"author": [{"@pid": "30/4412", "text": "Zaid Al-Ars"}, {"@pid": "06/6388", "text": "Ad J. van de Goor"}]}, "title": "Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs.", "venue": "DATE", "pages": "496-503", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Al-ArsG01", "doi": "10.1109/DATE.2001.915069", "ee": "https://doi.org/10.1109/DATE.2001.915069", "url": "https://dblp.org/rec/conf/date/Al-ArsG01"}, "url": "URL#5979660"}, {"@score": "1", "@id": "5979661", "info": {"authors": {"author": {"@pid": "50/6797", "text": "Jakob Axelsson"}}, "title": "Methods and tools for systems engineering of automotive electronic architectures.", "venue": "DATE", "pages": "112", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Axelsson01", "ee": "https://dl.acm.org/citation.cfm?id=367109", "url": "https://dblp.org/rec/conf/date/Axelsson01"}, "url": "URL#5979661"}, {"@score": "1", "@id": "5979662", "info": {"authors": {"author": [{"@pid": "49/2745", "text": "Florence Aza\u00efs"}, {"@pid": "65/262", "text": "Serge Bernard"}, {"@pid": "22/4520", "text": "Yves Bertrand"}, {"@pid": "08/6904", "text": "Michel Renovell"}]}, "title": "Implementation of a linear histogram BIST for ADCs.", "venue": "DATE", "pages": "590-595", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AzaisBBR01", "doi": "10.1109/DATE.2001.915083", "ee": "https://doi.org/10.1109/DATE.2001.915083", "url": "https://dblp.org/rec/conf/date/AzaisBBR01"}, "url": "URL#5979662"}, {"@score": "1", "@id": "5979663", "info": {"authors": {"author": [{"@pid": "02/4695", "text": "Mustafa Badaroglu"}, {"@pid": "45/919", "text": "Marc van Heijningen"}, {"@pid": "77/267", "text": "Vincent Gravot"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "04/2377", "text": "Hugo De Man"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "87/510", "text": "Marc Engels"}, {"@pid": "32/880", "text": "Ivo Bolsens"}]}, "title": "High-level simulation of substrate noise generation from large digital circuits with multiple supplies.", "venue": "DATE", "pages": "326-330", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BadarogluHGDMGEB01", "doi": "10.1109/DATE.2001.915044", "ee": "https://doi.org/10.1109/DATE.2001.915044", "url": "https://dblp.org/rec/conf/date/BadarogluHGDMGEB01"}, "url": "URL#5979663"}, {"@score": "1", "@id": "5979664", "info": {"authors": {"author": [{"@pid": "30/4537", "text": "Amer Baghdadi"}, {"@pid": "55/1160", "text": "Damien Lyonnard"}, {"@pid": "55/4737", "text": "Nacer-Eddine Zergainoh"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "An efficient architecture model for systematic design of application-specific multiprocessor SoC.", "venue": "DATE", "pages": "55-63", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BaghdadiLZJ01", "doi": "10.1109/DATE.2001.915001", "ee": "https://doi.org/10.1109/DATE.2001.915001", "url": "https://dblp.org/rec/conf/date/BaghdadiLZJ01"}, "url": "URL#5979664"}, {"@score": "1", "@id": "5979665", "info": {"authors": {"author": [{"@pid": "12/5811", "text": "Ismet Bayraktaroglu"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Diagnosis for scan-based BIST: reaching deep into the signatures.", "venue": "DATE", "pages": "102-111", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BayraktarogluO01", "doi": "10.1109/DATE.2001.915008", "ee": "https://doi.org/10.1109/DATE.2001.915008", "url": "https://dblp.org/rec/conf/date/BayraktarogluO01"}, "url": "URL#5979665"}, {"@score": "1", "@id": "5979666", "info": {"authors": {"author": [{"@pid": "94/1396", "text": "Pirouz Bazargan-Sabet"}, {"@pid": "52/2758", "text": "Fabrice Ilponse"}]}, "title": "Modeling crosstalk noise for deep submicron verification tools.", "venue": "DATE", "pages": "530-534", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Bazargan-SabetI01", "doi": "10.1109/DATE.2001.915074", "ee": "https://doi.org/10.1109/DATE.2001.915074", "url": "https://dblp.org/rec/conf/date/Bazargan-SabetI01"}, "url": "URL#5979666"}, {"@score": "1", "@id": "5979667", "info": {"authors": {"author": [{"@pid": "98/5468", "text": "Michael W. Beattie"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Efficient inductance extraction via windowing.", "venue": "DATE", "pages": "430-436", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeattieP01", "doi": "10.1109/DATE.2001.915059", "ee": "https://doi.org/10.1109/DATE.2001.915059", "url": "https://dblp.org/rec/conf/date/BeattieP01"}, "url": "URL#5979667"}, {"@score": "1", "@id": "5979668", "info": {"authors": {"author": [{"@pid": "87/3783", "text": "Marco Bekooij"}, {"@pid": "22/4329", "text": "Loek J. M. Engels"}, {"@pid": "14/6975", "text": "Albert van der Werf"}, {"@pid": "70/1594", "text": "Natalino G. Bus\u00e1"}]}, "title": "Functional units with conditional input/output behavior in VLIW processors.", "venue": "DATE", "pages": "822", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BekooijEWB01", "doi": "10.1109/DATE.2001.915171", "ee": "https://doi.org/10.1109/DATE.2001.915171", "url": "https://dblp.org/rec/conf/date/BekooijEWB01"}, "url": "URL#5979668"}, {"@score": "1", "@id": "5979669", "info": {"authors": {"author": [{"@pid": "38/6397", "text": "Mounir Benabdenbi"}, {"@pid": "67/2888", "text": "Walid Maroufi"}, {"@pid": "24/772", "text": "Meryem Marzouki"}]}, "title": "Testing TAPed cores and wrapped cores with the same test access mechanism.", "venue": "DATE", "pages": "150-155", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BenabdenbiMM01", "doi": "10.1109/DATE.2001.915016", "ee": "https://doi.org/10.1109/DATE.2001.915016", "url": "https://dblp.org/rec/conf/date/BenabdenbiMM01"}, "url": "URL#5979669"}, {"@score": "1", "@id": "5979670", "info": {"authors": {"author": [{"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "20/5544", "text": "Giuliano Castelli"}, {"@pid": "96/886", "text": "Alberto Macii"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}, {"@pid": "27/4173", "text": "Riccardo Scarsi"}]}, "title": "Extending lifetime of portable systems by battery scheduling.", "venue": "DATE", "pages": "197-203", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeniniCMMPS01", "doi": "10.1109/DATE.2001.915024", "ee": "https://doi.org/10.1109/DATE.2001.915024", "url": "https://dblp.org/rec/conf/date/BeniniCMMPS01"}, "url": "URL#5979670"}, {"@score": "1", "@id": "5979671", "info": {"authors": {"author": [{"@pid": "10/3139", "text": "Alfredo Benso"}, {"@pid": "78/1169", "text": "Stefano Di Carlo"}, {"@pid": "71/5847", "text": "Giorgio Di Natale"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}]}, "title": "SEU effect analysis in an open-source router via a distributed fault injection environment.", "venue": "DATE", "pages": "219-225", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BensoCNP01", "doi": "10.1109/DATE.2001.915028", "ee": "https://doi.org/10.1109/DATE.2001.915028", "url": "https://dblp.org/rec/conf/date/BensoCNP01"}, "url": "URL#5979671"}, {"@score": "1", "@id": "5979672", "info": {"authors": {"author": [{"@pid": "b/GuidoBertoni", "text": "Guido Bertoni"}, {"@pid": "06/4342", "text": "Luca Breveglieri"}, {"@pid": "51/5693", "text": "Pasqualina Fragneto"}]}, "title": "Efficient finite field digital-serial multiplier architecture for cryptography applications.", "venue": "DATE", "pages": "812", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BertoniBF01", "doi": "10.1109/DATE.2001.915150", "ee": "https://doi.org/10.1109/DATE.2001.915150", "url": "https://dblp.org/rec/conf/date/BertoniBF01"}, "url": "URL#5979672"}, {"@score": "1", "@id": "5979673", "info": {"authors": {"author": {"@pid": "31/4576", "text": "Bernhard Burdiek"}}, "title": "Generation of optimum test stimuli for nonlinear analog circuits using nonlinear - programming and time-domain sensitivities.", "venue": "DATE", "pages": "603-609", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Burdiek01", "doi": "10.1109/DATE.2001.915085", "ee": "https://doi.org/10.1109/DATE.2001.915085", "url": "https://dblp.org/rec/conf/date/Burdiek01"}, "url": "URL#5979673"}, {"@score": "1", "@id": "5979674", "info": {"authors": {"author": [{"@pid": "70/2971", "text": "Gianpiero Cabodi"}, {"@pid": "12/149", "text": "Paolo Camurati"}, {"@pid": "58/6767", "text": "Stefano Quer"}]}, "title": "Biasing symbolic search by means of dynamic activity profiles.", "venue": "DATE", "pages": "9-15", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CabodiCQ01", "doi": "10.1109/DATE.2001.914993", "ee": "https://doi.org/10.1109/DATE.2001.914993", "url": "https://dblp.org/rec/conf/date/CabodiCQ01"}, "url": "URL#5979674"}, {"@score": "1", "@id": "5979675", "info": {"authors": {"author": [{"@pid": "95/2844", "text": "Gregorio Cappuccino"}, {"@pid": "36/1851", "text": "Giuseppe Cocorullo"}]}, "title": "CMOS sizing rule for high performance long interconnects.", "venue": "DATE", "pages": "817", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CappuccinoC01", "doi": "10.1109/DATE.2001.915165", "ee": "https://doi.org/10.1109/DATE.2001.915165", "url": "https://dblp.org/rec/conf/date/CappuccinoC01"}, "url": "URL#5979675"}, {"@score": "1", "@id": "5979676", "info": {"authors": {"author": [{"@pid": "33/2334", "text": "Albert E. Casavant"}, {"@pid": "18/2229", "text": "Aarti Gupta"}, {"@pid": "90/1055", "text": "S. Liu"}, {"@pid": "11/6591", "text": "Akira Mukaiyama"}, {"@pid": "98/1909", "text": "Kazutoshi Wakabayashi"}, {"@pid": "18/2806", "text": "Pranav Ashar"}]}, "title": "Property-specific witness graph generation for guided simulation.", "venue": "DATE", "pages": "799", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CasavantGLMWA01", "doi": "10.1109/DATE.2001.915124", "ee": "https://doi.org/10.1109/DATE.2001.915124", "url": "https://dblp.org/rec/conf/date/CasavantGLMWA01"}, "url": "URL#5979676"}, {"@score": "1", "@id": "5979677", "info": {"authors": {"author": [{"@pid": "12/1677", "text": "Rafael Castro-L\u00f3pez"}, {"@pid": "f/FVFFernandez", "text": "Francisco V. Fern\u00e1ndez 0001"}, {"@pid": "74/5805", "text": "Manuel Delgado-Restituto"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}]}, "title": "Retargeting of mixed-signal blocks for SoCs.", "venue": "DATE", "pages": "772-775", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Castro-LopezFDR01", "doi": "10.1109/DATE.2001.915118", "ee": "https://doi.org/10.1109/DATE.2001.915118", "url": "https://dblp.org/rec/conf/date/Castro-LopezFDR01"}, "url": "URL#5979677"}, {"@score": "1", "@id": "5979678", "info": {"authors": {"author": [{"@pid": "68/3663", "text": "Anshuman Chandra"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding.", "venue": "DATE", "pages": "145-149", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChandraC01", "doi": "10.1109/DATE.2001.915015", "ee": "https://doi.org/10.1109/DATE.2001.915015", "url": "https://dblp.org/rec/conf/date/ChandraC01"}, "url": "URL#5979678"}, {"@score": "1", "@id": "5979679", "info": {"authors": {"author": [{"@pid": "06/3209", "text": "Chih-Wei Jim Chang"}, {"@pid": "04/2380-6", "text": "Bo Hu 0006"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "In-place delay constrained power optimization using functional symmetries.", "venue": "DATE", "pages": "377-382", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChangHM01", "doi": "10.1109/DATE.2001.915052", "ee": "https://doi.org/10.1109/DATE.2001.915052", "url": "https://dblp.org/rec/conf/date/ChangHM01"}, "url": "URL#5979679"}, {"@score": "1", "@id": "5979680", "info": {"authors": {"author": [{"@pid": "66/1115", "text": "Luc Charest"}, {"@pid": "56/3251", "text": "Michel Reid"}, {"@pid": "a/EMAboulhamid", "text": "El Mostapha Aboulhamid"}, {"@pid": "06/336", "text": "Guy Bois"}]}, "title": "A methodology for interfacing open source systemC with a third party software.", "venue": "DATE", "pages": "16", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CharestRAB01", "doi": "10.1109/DATE.2001.914994", "ee": "https://doi.org/10.1109/DATE.2001.914994", "url": "https://dblp.org/rec/conf/date/CharestRAB01"}, "url": "URL#5979680"}, {"@score": "1", "@id": "5979681", "info": {"authors": {"author": {"@pid": "74/1080", "text": "Tom Chen 0001"}}, "title": "On the impact of on-chip inductance on signal nets under the influence of power grid noise.", "venue": "DATE", "pages": "451-459", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Chen01", "doi": "10.1109/DATE.2001.915062", "ee": "https://doi.org/10.1109/DATE.2001.915062", "url": "https://dblp.org/rec/conf/date/Chen01"}, "url": "URL#5979681"}, {"@score": "1", "@id": "5979682", "info": {"authors": {"author": [{"@pid": "04/2770", "text": "Sasikumar Cherubal"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "Test generation based diagnosis of device parameters for analog circuits.", "venue": "DATE", "pages": "596-602", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CherubalC01", "doi": "10.1109/DATE.2001.915084", "ee": "https://doi.org/10.1109/DATE.2001.915084", "url": "https://dblp.org/rec/conf/date/CherubalC01"}, "url": "URL#5979682"}, {"@score": "1", "@id": "5979683", "info": {"authors": {"author": [{"@pid": "96/2421", "text": "Chak-Chung Cheung"}, {"@pid": "w/DYLWu", "text": "Yu-Liang Wu"}, {"@pid": "63/6756", "text": "David Ihsin Cheng"}]}, "title": "Further improve circuit partitioning using GBAW logic perturbation techniques.", "venue": "DATE", "pages": "233-239", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CheungWC01", "doi": "10.1109/DATE.2001.915031", "ee": "https://doi.org/10.1109/DATE.2001.915031", "url": "https://dblp.org/rec/conf/date/CheungWC01"}, "url": "URL#5979683"}, {"@score": "1", "@id": "5979684", "info": {"authors": {"author": [{"@pid": "96/4804", "text": "Ph. Cheynet"}, {"@pid": "67/6438", "text": "Bogdan Nicolescu"}, {"@pid": "91/912", "text": "Raoul Velazco"}, {"@pid": "35/3262", "text": "Maurizio Rebaudengo"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "45/3891", "text": "Massimo Violante"}]}, "title": "System safety through automatic high-level code transformations: an experimental evaluation.", "venue": "DATE", "pages": "297-301", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CheynetNVRRV01", "doi": "10.1109/DATE.2001.915040", "ee": "https://doi.org/10.1109/DATE.2001.915040", "url": "https://dblp.org/rec/conf/date/CheynetNVRRV01"}, "url": "URL#5979684"}, {"@score": "1", "@id": "5979685", "info": {"authors": {"author": [{"@pid": "00/2669", "text": "Silvia Chiusano"}, {"@pid": "78/1169", "text": "Stefano Di Carlo"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "On applying the set covering model to reseeding.", "venue": "DATE", "pages": "156-161", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChiusanoCPW01", "doi": "10.1109/DATE.2001.915017", "ee": "https://doi.org/10.1109/DATE.2001.915017", "url": "https://dblp.org/rec/conf/date/ChiusanoCPW01"}, "url": "URL#5979685"}, {"@score": "1", "@id": "5979686", "info": {"authors": {"author": [{"@pid": "14/2423", "text": "Gordon Cichon"}, {"@pid": "55/5147", "text": "Winthir Brunnbauer"}]}, "title": "Annotated data types for addressed token passing networks.", "venue": "DATE", "pages": "801", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CichonB01", "doi": "10.1109/DATE.2001.915127", "ee": "https://doi.org/10.1109/DATE.2001.915127", "url": "https://dblp.org/rec/conf/date/CichonB01"}, "url": "URL#5979686"}, {"@score": "1", "@id": "5979687", "info": {"authors": {"author": [{"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Heuristic datapath allocation for multiple wordlength systems.", "venue": "DATE", "pages": "791-797", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ConstantinidesCL01", "doi": "10.1109/DATE.2001.915122", "ee": "https://doi.org/10.1109/DATE.2001.915122", "url": "https://dblp.org/rec/conf/date/ConstantinidesCL01"}, "url": "URL#5979687"}, {"@score": "1", "@id": "5979688", "info": {"authors": {"author": [{"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "80/276", "text": "Giovanni Squillero"}, {"@pid": "45/3891", "text": "Massimo Violante"}]}, "title": "On the test of microprocessor IP cores.", "venue": "DATE", "pages": "209-213", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CornoRSV01", "doi": "10.1109/DATE.2001.915026", "ee": "https://doi.org/10.1109/DATE.2001.915026", "url": "https://dblp.org/rec/conf/date/CornoRSV01"}, "url": "URL#5979688"}, {"@score": "1", "@id": "5979689", "info": {"authors": {"author": [{"@pid": "39/2452", "text": "Pallab Dasgupta"}, {"@pid": "c/PPChakrabarti", "text": "P. P. Chakrabarti 0001"}, {"@pid": "56/3246", "text": "Amit Nandi"}, {"@pid": "31/809", "text": "Sekar Krishna"}, {"@pid": "60/6493", "text": "Arindam Chakrabarti"}]}, "title": "Abstraction of word-level linear arithmetic functions from bit-level component descriptions.", "venue": "DATE", "pages": "4-8", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DasguptaCNKC01", "doi": "10.1109/DATE.2001.914992", "ee": "https://doi.org/10.1109/DATE.2001.914992", "url": "https://dblp.org/rec/conf/date/DasguptaCNKC01"}, "url": "URL#5979689"}, {"@score": "1", "@id": "5979690", "info": {"authors": {"author": [{"@pid": "65/2548", "text": "Thilo Demmeler"}, {"@pid": "04/4199", "text": "Paolo Giusto"}]}, "title": "A universal communication model for an automotive system integration platform.", "venue": "DATE", "pages": "47-54", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DemmelerG01", "doi": "10.1109/DATE.2001.915000", "ee": "https://doi.org/10.1109/DATE.2001.915000", "url": "https://dblp.org/rec/conf/date/DemmelerG01"}, "url": "URL#5979690"}, {"@score": "1", "@id": "5979691", "info": {"authors": {"author": [{"@pid": "43/944", "text": "Mohamed Dessouky"}, {"@pid": "98/3799", "text": "Andreas Kaiser"}, {"@pid": "06/3604", "text": "Marie-Minerve Lou\u00ebrat"}, {"@pid": "66/4349", "text": "Alain Greiner"}]}, "title": "Analog design for reuse - case study: very low-voltage sigma-delta modulator.", "venue": "DATE", "pages": "353-360", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DessoukyKLG01", "doi": "10.1109/DATE.2001.915049", "ee": "https://doi.org/10.1109/DATE.2001.915049", "url": "https://dblp.org/rec/conf/date/DessoukyKLG01"}, "url": "URL#5979691"}, {"@score": "1", "@id": "5979692", "info": {"authors": {"author": [{"@pid": "62/4135", "text": "John Dielissen"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}, {"@pid": "87/3783", "text": "Marco Bekooij"}, {"@pid": "81/2146", "text": "Fran\u00e7oise Harmsze"}, {"@pid": "78/274", "text": "Sergej Sawitzki"}, {"@pid": "32/6786", "text": "Jos Huisken"}, {"@pid": "14/6975", "text": "Albert van der Werf"}]}, "title": "Power-efficient layered turbo decoder processor.", "venue": "DATE", "pages": "246-251", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DielissenMBHSHW01", "doi": "10.1109/DATE.2001.915033", "ee": "https://doi.org/10.1109/DATE.2001.915033", "url": "https://dblp.org/rec/conf/date/DielissenMBHSHW01"}, "url": "URL#5979692"}, {"@score": "1", "@id": "5979693", "info": {"authors": {"author": {"@pid": "d/AlexDoboli", "text": "Alex Doboli"}}, "title": "Integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints.", "venue": "DATE", "pages": "612-619", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Doboli01", "doi": "10.1109/DATE.2001.915087", "ee": "https://doi.org/10.1109/DATE.2001.915087", "url": "https://dblp.org/rec/conf/date/Doboli01"}, "url": "URL#5979693"}, {"@score": "1", "@id": "5979694", "info": {"authors": {"author": [{"@pid": "d/AlexDoboli", "text": "Alex Doboli"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "A regularity-based hierarchical symbolic analysis method for large-scale analog networks.", "venue": "DATE", "pages": "806", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DoboliV01", "doi": "10.1109/DATE.2001.915132", "ee": "https://doi.org/10.1109/DATE.2001.915132", "url": "https://dblp.org/rec/conf/date/DoboliV01"}, "url": "URL#5979694"}, {"@score": "1", "@id": "5979695", "info": {"authors": {"author": [{"@pid": "48/5997", "text": "Rainer Dorsch"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "Using mission logic for embedded testing.", "venue": "DATE", "pages": "805", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DorschW01", "doi": "10.1109/DATE.2001.915131", "ee": "https://doi.org/10.1109/DATE.2001.915131", "url": "https://dblp.org/rec/conf/date/DorschW01"}, "url": "URL#5979695"}, {"@score": "1", "@id": "5979696", "info": {"authors": {"author": [{"@pid": "12/3873", "text": "Alexander V. Drozd"}, {"@pid": "84/694", "text": "M. V. Lobachev"}]}, "title": "Efficient on-line testing method for a floating-point adder.", "venue": "DATE", "pages": "307-313", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DrozdL01", "doi": "10.1109/DATE.2001.915042", "ee": "https://doi.org/10.1109/DATE.2001.915042", "url": "https://dblp.org/rec/conf/date/DrozdL01"}, "url": "URL#5979696"}, {"@score": "1", "@id": "5979697", "info": {"authors": {"author": [{"@pid": "57/5096", "text": "George Economakos"}, {"@pid": "39/2662", "text": "Petros Oikonomakos"}, {"@pid": "59/107", "text": "Ioannis Panagopoulos"}, {"@pid": "21/1471", "text": "Ioannis Poulakis"}, {"@pid": "88/2069", "text": "George K. Papakonstantinou"}]}, "title": "Behavioral synthesis with systemC.", "venue": "DATE", "pages": "21-25", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EconomakosOPPP01", "doi": "10.1109/DATE.2001.914995", "ee": "https://doi.org/10.1109/DATE.2001.914995", "url": "https://dblp.org/rec/conf/date/EconomakosOPPP01"}, "url": "URL#5979697"}, {"@score": "1", "@id": "5979698", "info": {"authors": {"author": [{"@pid": "62/6148", "text": "Jos\u00e9 Alberto Espejo"}, {"@pid": "e/LuisEntrena", "text": "Luis Entrena"}, {"@pid": "41/1596", "text": "Enrique San Mill\u00e1n"}, {"@pid": "97/5998", "text": "Emilio Ol\u00edas"}]}, "title": "Generalized reasoning scheme for redundancy addition and removal logic optimization.", "venue": "DATE", "pages": "391-397", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EspejoEMO01", "doi": "10.1109/DATE.2001.915054", "ee": "https://doi.org/10.1109/DATE.2001.915054", "url": "https://dblp.org/rec/conf/date/EspejoEMO01"}, "url": "URL#5979698"}, {"@score": "1", "@id": "5979699", "info": {"authors": {"author": [{"@pid": "74/357", "text": "Michele Favalli"}, {"@pid": "87/6317", "text": "Cecilia Metra"}]}, "title": "Optimization of error detecting codes for the detection of crosstalk originated errors.", "venue": "DATE", "pages": "290-296", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FavalliM01", "doi": "10.1109/DATE.2001.915039", "ee": "https://doi.org/10.1109/DATE.2001.915039", "url": "https://dblp.org/rec/conf/date/FavalliM01"}, "url": "URL#5979699"}, {"@score": "1", "@id": "5979700", "info": {"authors": {"author": [{"@pid": "f/SandorPFekete", "text": "S\u00e1ndor P. Fekete"}, {"@pid": "k/EkkehardKohler", "text": "Ekkehard K\u00f6hler"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}]}, "title": "Optimal FPGA module placement with temporal precedence constraints.", "venue": "DATE", "pages": "658-667", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FeketeKT01", "doi": "10.1109/DATE.2001.915093", "ee": "https://doi.org/10.1109/DATE.2001.915093", "url": "https://dblp.org/rec/conf/date/FeketeKT01"}, "url": "URL#5979700"}, {"@score": "1", "@id": "5979701", "info": {"authors": {"author": [{"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "23/2835", "text": "G. Ferrara"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "14/4135", "text": "Alessandro Fin"}, {"@pid": "50/2089", "text": "Franco Fummi"}]}, "title": "Functional test generation for behaviorally sequential models.", "venue": "DATE", "pages": "403-410", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FerrandiFSFF01", "doi": "10.1109/DATE.2001.915056", "ee": "https://doi.org/10.1109/DATE.2001.915056", "url": "https://dblp.org/rec/conf/date/FerrandiFSFF01"}, "url": "URL#5979701"}, {"@score": "1", "@id": "5979702", "info": {"authors": {"author": {"@pid": "76/2516", "text": "Franco Fiori"}}, "title": "Susceptibility of analog cells to substrate interference.", "venue": "DATE", "pages": "814", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Fiori01", "doi": "10.1109/DATE.2001.915153", "ee": "https://doi.org/10.1109/DATE.2001.915153", "url": "https://dblp.org/rec/conf/date/Fiori01"}, "url": "URL#5979702"}, {"@score": "1", "@id": "5979703", "info": {"authors": {"author": [{"@pid": "76/2516", "text": "Franco Fiori"}, {"@pid": "32/5727", "text": "Francesco Musolino"}]}, "title": "Analysis of EME produced by a microcontroller operation.", "venue": "DATE", "pages": "341-347", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FioriM01", "doi": "10.1109/DATE.2001.915047", "ee": "https://doi.org/10.1109/DATE.2001.915047", "url": "https://dblp.org/rec/conf/date/FioriM01"}, "url": "URL#5979703"}, {"@score": "1", "@id": "5979704", "info": {"authors": {"author": [{"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}, {"@pid": "78/5682", "text": "Eugenio Villar"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}, {"@pid": "70/6976", "text": "Vassilios Gerousis"}, {"@pid": "14/6835", "text": "D. Barton"}, {"@pid": "64/3212", "text": "Jonas Plantin"}, {"@pid": "98/3884", "text": "S. E. Ericsson"}, {"@pid": "51/2281", "text": "Patrizia Cavalloro"}, {"@pid": "61/514", "text": "Gjalt G. de Jong"}]}, "title": "C/C++: progress or deadlock in system-level specification.", "venue": "DATE", "pages": "136-137", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GajskiVRGBPECJ01", "ee": "https://dl.acm.org/citation.cfm?id=367120", "url": "https://dblp.org/rec/conf/date/GajskiVRGBPECJ01"}, "url": "URL#5979704"}, {"@score": "1", "@id": "5979705", "info": {"authors": {"author": [{"@pid": "52/1597", "text": "Youxin Gao"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "A graph based algorithm for optimal buffer insertion under accurate delay models.", "venue": "DATE", "pages": "535-539", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GaoW01", "doi": "10.1109/DATE.2001.915075", "ee": "https://doi.org/10.1109/DATE.2001.915075", "url": "https://dblp.org/rec/conf/date/GaoW01"}, "url": "URL#5979705"}, {"@score": "1", "@id": "5979706", "info": {"authors": {"author": [{"@pid": "79/4873", "text": "Oscar Garnica"}, {"@pid": "49/4412", "text": "Juan Lanchares"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits.", "venue": "DATE", "pages": "810", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GarnicaLH01", "doi": "10.1109/DATE.2001.915146", "ee": "https://doi.org/10.1109/DATE.2001.915146", "url": "https://dblp.org/rec/conf/date/GarnicaLH01"}, "url": "URL#5979706"}, {"@score": "1", "@id": "5979707", "info": {"authors": {"author": [{"@pid": "84/2881", "text": "Lovic Gauthier"}, {"@pid": "82/6218", "text": "Sungjoo Yoo"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Automatic generation and targeting of application specific operating systems and embedded systems software.", "venue": "DATE", "pages": "679-685", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GauthierYJ01", "doi": "10.1109/DATE.2001.915098", "ee": "https://doi.org/10.1109/DATE.2001.915098", "url": "https://dblp.org/rec/conf/date/GauthierYJ01"}, "url": "URL#5979707"}, {"@score": "1", "@id": "5979708", "info": {"authors": {"author": [{"@pid": "31/4558", "text": "Friedel Gerfers"}, {"@pid": "22/1155", "text": "Yiannos Manoli"}]}, "title": "A design strategy for low-voltage low-power continuous-time sigma-delta A/D converters.", "venue": "DATE", "pages": "361-369", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GerfersM01", "doi": "10.1109/DATE.2001.915050", "ee": "https://doi.org/10.1109/DATE.2001.915050", "url": "https://dblp.org/rec/conf/date/GerfersM01"}, "url": "URL#5979708"}, {"@score": "1", "@id": "5979709", "info": {"authors": {"author": [{"@pid": "71/680", "text": "Ashish Giani"}, {"@pid": "06/2627", "text": "Shuo Sheng"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}, {"@pid": "59/2845", "text": "Vishwani D. Agrawal"}]}, "title": "Efficient spectral techniques for sequential ATPG.", "venue": "DATE", "pages": "204-208", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GianiSHA01", "doi": "10.1109/DATE.2001.915025", "ee": "https://doi.org/10.1109/DATE.2001.915025", "url": "https://dblp.org/rec/conf/date/GianiSHA01"}, "url": "URL#5979709"}, {"@score": "1", "@id": "5979710", "info": {"authors": {"author": [{"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "68/2302", "text": "B. Sorensen"}, {"@pid": "82/2744", "text": "H. Casier"}, {"@pid": "89/2984", "text": "Philippe Magarshack"}, {"@pid": "94/5174", "text": "J. Rodriguez"}]}, "title": "Design challenges and emerging EDA solutions in mixed-signal IC design.", "venue": "DATE", "pages": "694-695", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GielenSCMR01", "ee": "https://dl.acm.org/citation.cfm?id=367850", "url": "https://dblp.org/rec/conf/date/GielenSCMR01"}, "url": "URL#5979710"}, {"@score": "1", "@id": "5979711", "info": {"authors": {"author": [{"@pid": "04/4199", "text": "Paolo Giusto"}, {"@pid": "43/2711", "text": "Grant Martin"}, {"@pid": "24/6112", "text": "Edwin A. Harcourt"}]}, "title": "Reliable estimation of execution time of embedded software.", "venue": "DATE", "pages": "580-589", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GiustoMH01", "doi": "10.1109/DATE.2001.915082", "ee": "https://doi.org/10.1109/DATE.2001.915082", "url": "https://dblp.org/rec/conf/date/GiustoMH01"}, "url": "URL#5979711"}, {"@score": "1", "@id": "5979712", "info": {"authors": {"author": [{"@pid": "g/EugeneGoldberg", "text": "Evguenii I. Goldberg"}, {"@pid": "52/1173", "text": "Mukul R. Prasad"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Using SAT for combinational equivalence checking.", "venue": "DATE", "pages": "114-121", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoldbergPB01", "doi": "10.1109/DATE.2001.915010", "ee": "https://doi.org/10.1109/DATE.2001.915010", "url": "https://dblp.org/rec/conf/date/GoldbergPB01"}, "url": "URL#5979712"}, {"@score": "1", "@id": "5979713", "info": {"authors": {"author": [{"@pid": "30/4739", "text": "Peter Grun"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "Access pattern based local memory customization for low power embedded systems.", "venue": "DATE", "pages": "778-784", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GrunDN01", "doi": "10.1109/DATE.2001.915120", "ee": "https://doi.org/10.1109/DATE.2001.915120", "url": "https://dblp.org/rec/conf/date/GrunDN01"}, "url": "URL#5979713"}, {"@score": "1", "@id": "5979714", "info": {"authors": {"author": [{"@pid": "31/2251", "text": "Amjad Hajjar"}, {"@pid": "74/1080", "text": "Tom Chen 0001"}, {"@pid": "94/1401", "text": "Isabelle Munn"}, {"@pid": "a/AnnelieseAmschlerAndrews", "text": "Anneliese Amschler Andrews"}, {"@pid": "74/460", "text": "Maria Bjorkman"}]}, "title": "High quality behavioral verification using statistical stopping criteria.", "venue": "DATE", "pages": "411-419", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HajjarCMAB01", "doi": "10.1109/DATE.2001.915057", "ee": "https://doi.org/10.1109/DATE.2001.915057", "url": "https://dblp.org/rec/conf/date/HajjarCMAB01"}, "url": "URL#5979714"}, {"@score": "1", "@id": "5979715", "info": {"authors": {"author": {"@pid": "h/RWHartenstein", "text": "Reiner W. Hartenstein"}}, "title": "A decade of reconfigurable computing: a visionary retrospective.", "venue": "DATE", "pages": "642-649", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hartenstein01", "doi": "10.1109/DATE.2001.915091", "ee": "https://doi.org/10.1109/DATE.2001.915091", "url": "https://dblp.org/rec/conf/date/Hartenstein01"}, "url": "URL#5979715"}, {"@score": "1", "@id": "5979716", "info": {"authors": {"author": [{"@pid": "09/5520", "text": "Masaki Hashizume"}, {"@pid": "21/2674", "text": "Masahiro Ichimiya"}, {"@pid": "00/2646", "text": "Hiroyuki Yotsuyanagi"}, {"@pid": "91/2787", "text": "Takeomi Tamesada"}]}, "title": "CMOS open defect detection by supply current test.", "venue": "DATE", "pages": "509", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HashizumeIYT01", "doi": "10.1109/DATE.2001.915071", "ee": "https://doi.org/10.1109/DATE.2001.915071", "url": "https://dblp.org/rec/conf/date/HashizumeIYT01"}, "url": "URL#5979716"}, {"@score": "1", "@id": "5979717", "info": {"authors": {"author": [{"@pid": "08/6021", "text": "Klaus Hering"}, {"@pid": "05/4085", "text": "Jork L\u00f6ser"}, {"@pid": "40/1514", "text": "Jens Markwardt"}]}, "title": "dibSIM: a parallel functional logic simulator allowing dynamic load balancing.", "venue": "DATE", "pages": "472-478", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HeringLM01", "doi": "10.1109/DATE.2001.915066", "ee": "https://doi.org/10.1109/DATE.2001.915066", "url": "https://dblp.org/rec/conf/date/HeringLM01"}, "url": "URL#5979717"}, {"@score": "1", "@id": "5979718", "info": {"authors": {"author": [{"@pid": "23/1615", "text": "G. Hettich"}, {"@pid": "71/3560", "text": "Thomas Thurner"}]}, "title": "Vehicle electric/electronic architecture - one of the most important challenges for OEM&apos;s.", "venue": "DATE", "pages": "112-113", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HettichT01", "doi": "10.1109/DATE.2001.915009", "ee": "https://doi.org/10.1109/DATE.2001.915009", "url": "https://dblp.org/rec/conf/date/HettichT01"}, "url": "URL#5979718"}, {"@score": "1", "@id": "5979719", "info": {"authors": {"author": [{"@pid": "21/4928-2", "text": "Andreas Hoffmann 0002"}, {"@pid": "05/1547", "text": "Tim Kogel"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}]}, "title": "A framework for fast hardware-software co-simulation.", "venue": "DATE", "pages": "760-765", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HoffmanKM01", "doi": "10.1109/DATE.2001.915114", "ee": "https://doi.org/10.1109/DATE.2001.915114", "url": "https://dblp.org/rec/conf/date/HoffmanKM01"}, "url": "URL#5979719"}, {"@score": "1", "@id": "5979720", "info": {"authors": {"author": [{"@pid": "21/4928-2", "text": "Andreas Hoffmann 0002"}, {"@pid": "68/2057", "text": "Achim Nohl"}, {"@pid": "28/5970", "text": "Stefan Pees"}, {"@pid": "10/6646", "text": "Gunnar Braun"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}]}, "title": "Generating production quality software development tools using a machine description language.", "venue": "DATE", "pages": "674-678", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HoffmannNPBM01", "doi": "10.1109/DATE.2001.915097", "ee": "https://doi.org/10.1109/DATE.2001.915097", "url": "https://dblp.org/rec/conf/date/HoffmannNPBM01"}, "url": "URL#5979720"}, {"@score": "1", "@id": "5979721", "info": {"authors": {"author": [{"@pid": "99/2802", "text": "Cheng-Ta Hsieh"}, {"@pid": "269/2431", "text": "Lung-sheng Chen"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Microprocessor power analysis by labeled simulation.", "venue": "DATE", "pages": "182-189", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HsiehCP01", "doi": "10.1109/DATE.2001.915022", "ee": "https://doi.org/10.1109/DATE.2001.915022", "url": "https://dblp.org/rec/conf/date/HsiehCP01"}, "url": "URL#5979721"}, {"@score": "1", "@id": "5979722", "info": {"authors": {"author": [{"@pid": "75/1201", "text": "Zhining Huang"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks.", "venue": "DATE", "pages": "735", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuangM01", "doi": "10.1109/DATE.2001.915110", "ee": "https://doi.org/10.1109/DATE.2001.915110", "url": "https://dblp.org/rec/conf/date/HuangM01"}, "url": "URL#5979722"}, {"@score": "1", "@id": "5979723", "info": {"authors": {"author": [{"@pid": "97/4793", "text": "A. Irion"}, {"@pid": "31/3346", "text": "Gundolf Kiefer"}, {"@pid": "13/1585", "text": "Harald P. E. Vranken"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "Circuit partitioning for efficient logic BIST synthesis.", "venue": "DATE", "pages": "86-91", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IrionKVW01", "doi": "10.1109/DATE.2001.915005", "ee": "https://doi.org/10.1109/DATE.2001.915005", "url": "https://dblp.org/rec/conf/date/IrionKVW01"}, "url": "URL#5979723"}, {"@score": "1", "@id": "5979724", "info": {"authors": {"author": [{"@pid": "30/5986", "text": "Anoop Iyer"}, {"@pid": "59/2715", "text": "Diana Marculescu"}]}, "title": "Power aware microarchitecture resource scaling.", "venue": "DATE", "pages": "190-196", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IyerM01", "doi": "10.1109/DATE.2001.915023", "ee": "https://doi.org/10.1109/DATE.2001.915023", "url": "https://dblp.org/rec/conf/date/IyerM01"}, "url": "URL#5979724"}, {"@score": "1", "@id": "5979725", "info": {"authors": {"author": [{"@pid": "26/323", "text": "Ahmed Amine Jerraya"}, {"@pid": "266/1583", "text": "G\u00e9rard Matheron"}]}, "title": "Electronic system design methodology: Europe&apos;s positioning.", "venue": "DATE", "pages": "720-721", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JerrayaM01", "ee": "https://dl.acm.org/citation.cfm?id=367903", "url": "https://dblp.org/rec/conf/date/JerrayaM01"}, "url": "URL#5979725"}, {"@score": "1", "@id": "5979726", "info": {"authors": {"author": [{"@pid": "95/1320", "text": "Xu Jingnan"}, {"@pid": "11/6402", "text": "Jo\u00e3o C. Vital"}, {"@pid": "40/6389", "text": "Nuno Horta"}]}, "title": "A Skill-based library for retargetable embedded analog cores.", "venue": "DATE", "pages": "768-769", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JingnanVH01", "doi": "10.1109/DATE.2001.915116", "ee": "https://doi.org/10.1109/DATE.2001.915116", "url": "https://dblp.org/rec/conf/date/JingnanVH01"}, "url": "URL#5979726"}, {"@score": "1", "@id": "5979727", "info": {"authors": {"author": [{"@pid": "07/5030", "text": "Lech J\u00f3zwiak"}, {"@pid": "84/2679", "text": "Artur Chojnacki"}]}, "title": "High-quality sub-function construction in functional decomposition based on information relationship measures.", "venue": "DATE", "pages": "383-390", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JozwiakC01", "doi": "10.1109/DATE.2001.915053", "ee": "https://doi.org/10.1109/DATE.2001.915053", "url": "https://dblp.org/rec/conf/date/JozwiakC01"}, "url": "URL#5979727"}, {"@score": "1", "@id": "5979728", "info": {"authors": {"author": [{"@pid": "51/537", "text": "Jinyong Jung"}, {"@pid": "82/6218", "text": "Sungjoo Yoo"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}]}, "title": "Performance improvement of multi-processor systems cosimulation based on SW analysis.", "venue": "DATE", "pages": "749-753", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JungYC01", "doi": "10.1109/DATE.2001.915112", "ee": "https://doi.org/10.1109/DATE.2001.915112", "url": "https://dblp.org/rec/conf/date/JungYC01"}, "url": "URL#5979728"}, {"@score": "1", "@id": "5979729", "info": {"authors": {"author": [{"@pid": "81/6189", "text": "Sandeep Koranne"}, {"@pid": "07/4830", "text": "Om Prakash Gangwal"}]}, "title": "On automatic analysis of geometrically proximate nets in VSLI layout.", "venue": "DATE", "pages": "818", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KoranneG01", "doi": "10.1109/DATE.2001.915166", "ee": "https://doi.org/10.1109/DATE.2001.915166", "url": "https://dblp.org/rec/conf/date/KoranneG01"}, "url": "URL#5979729"}, {"@score": "1", "@id": "5979730", "info": {"authors": {"author": [{"@pid": "20/1951", "text": "P. Kralicek"}, {"@pid": "29/380", "text": "Werner John"}, {"@pid": "04/5933", "text": "Heyno Garbe"}]}, "title": "Modeling electromagnetic emission of integrated circuits for system analysis.", "venue": "DATE", "pages": "336-340", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KralicekJG01", "doi": "10.1109/DATE.2001.915046", "ee": "https://doi.org/10.1109/DATE.2001.915046", "url": "https://dblp.org/rec/conf/date/KralicekJG01"}, "url": "URL#5979730"}, {"@score": "1", "@id": "5979731", "info": {"authors": {"author": [{"@pid": "50/6646", "text": "Chidamber Kulkarni"}, {"@pid": "78/6539", "text": "C. Ghez"}, {"@pid": "99/7646", "text": "Miguel Miranda"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "04/2377", "text": "Hugo De Man"}]}, "title": "Cache conscious data layout organization for embedded multimedia applications.", "venue": "DATE", "pages": "686-693", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KulkarniGMCM01", "doi": "10.1109/DATE.2001.915099", "ee": "https://doi.org/10.1109/DATE.2001.915099", "url": "https://dblp.org/rec/conf/date/KulkarniGMCM01"}, "url": "URL#5979731"}, {"@score": "1", "@id": "5979732", "info": {"authors": {"author": [{"@pid": "66/3788", "text": "Joachim K\u00fcter"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "Architecture driven partitioning.", "venue": "DATE", "pages": "479-487", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KuterB01", "doi": "10.1109/DATE.2001.915067", "ee": "https://doi.org/10.1109/DATE.2001.915067", "url": "https://dblp.org/rec/conf/date/KuterB01"}, "url": "URL#5979732"}, {"@score": "1", "@id": "5979733", "info": {"authors": {"author": [{"@pid": "71/5636", "text": "Minghorng Lai"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Slicing tree is a complete floorplan representation.", "venue": "DATE", "pages": "228-232", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LaiW01", "doi": "10.1109/DATE.2001.915030", "ee": "https://doi.org/10.1109/DATE.2001.915030", "url": "https://dblp.org/rec/conf/date/LaiW01"}, "url": "URL#5979733"}, {"@score": "1", "@id": "5979734", "info": {"authors": {"author": [{"@pid": "60/5665", "text": "Erik Larsson"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "An integrated system-on-chip test framework.", "venue": "DATE", "pages": "138-144", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LarssonP01", "doi": "10.1109/DATE.2001.915014", "ee": "https://doi.org/10.1109/DATE.2001.915014", "url": "https://dblp.org/rec/conf/date/LarssonP01"}, "url": "URL#5979734"}, {"@score": "1", "@id": "5979735", "info": {"authors": {"author": [{"@pid": "127/4178", "text": "Andreas Lechner"}, {"@pid": "35/5031", "text": "Andrew Richardson 0001"}, {"@pid": "77/2445", "text": "B. Hermes"}]}, "title": "Towards a better understanding of failure modes and test requirements of ADCs.", "venue": "DATE", "pages": "803", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LechnerRH01", "doi": "10.1109/DATE.2001.915129", "ee": "https://doi.org/10.1109/DATE.2001.915129", "url": "https://dblp.org/rec/conf/date/LechnerRH01"}, "url": "URL#5979735"}, {"@score": "1", "@id": "5979736", "info": {"authors": {"author": [{"@pid": "158/8925", "text": "Jin-Fu Li"}, {"@pid": "74/1000", "text": "Cheng-Wen Wu"}]}, "title": "Memory fault diagnosis by syndrome compression.", "venue": "DATE", "pages": "97-101", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiW01", "doi": "10.1109/DATE.2001.915007", "ee": "https://doi.org/10.1109/DATE.2001.915007", "url": "https://dblp.org/rec/conf/date/LiW01"}, "url": "URL#5979736"}, {"@score": "1", "@id": "5979737", "info": {"authors": {"author": [{"@pid": "53/2860", "text": "Jens Lienig"}, {"@pid": "j/GoranJerke", "text": "Goeran Jerke"}, {"@pid": "07/3773", "text": "Thorsten Adler"}]}, "title": "AnalogRouter: a new approach of current-driven routing for analog circuits.", "venue": "DATE", "pages": "819", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LienigJA01", "doi": "10.1109/DATE.2001.915167", "ee": "https://doi.org/10.1109/DATE.2001.915167", "url": "https://dblp.org/rec/conf/date/LienigJA01"}, "url": "URL#5979737"}, {"@score": "1", "@id": "5979738", "info": {"authors": {"author": [{"@pid": "94/2460", "text": "Xun Liu"}, {"@pid": "73/197", "text": "Marios C. Papaefthymiou"}]}, "title": "A static power estimation methodolodgy for IP-based design.", "venue": "DATE", "pages": "280-289", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuP01", "doi": "10.1109/DATE.2001.915038", "ee": "https://doi.org/10.1109/DATE.2001.915038", "url": "https://dblp.org/rec/conf/date/LiuP01"}, "url": "URL#5979738"}, {"@score": "1", "@id": "5979739", "info": {"authors": {"author": [{"@pid": "08/2925", "text": "Yi-Yu Liu"}, {"@pid": "22/2066", "text": "Kuo-Hua Wang"}, {"@pid": "56/4092", "text": "TingTing Hwang"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "Binary decision diagram with minimum expected path length.", "venue": "DATE", "pages": "708-712", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuWHL01", "doi": "10.1109/DATE.2001.915105", "ee": "https://doi.org/10.1109/DATE.2001.915105", "url": "https://dblp.org/rec/conf/date/LiuWHL01"}, "url": "URL#5979739"}, {"@score": "1", "@id": "5979740", "info": {"authors": {"author": [{"@pid": "08/1321", "text": "A. Lock"}, {"@pid": "51/1501", "text": "Raul Camposano"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}]}, "title": "The programmable platform: does one size fit all?", "venue": "DATE", "pages": "226-227", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LockCM01", "ee": "https://dl.acm.org/citation.cfm?id=367192", "url": "https://dblp.org/rec/conf/date/LockCM01"}, "url": "URL#5979740"}, {"@score": "1", "@id": "5979741", "info": {"authors": {"author": [{"@pid": "05/5802", "text": "Luca Macchiarulo"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "97/6648", "text": "Enrico Macii"}]}, "title": "On-the-fly layout generation for PTL macrocells.", "venue": "DATE", "pages": "546-551", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MacchiaruloBM01", "doi": "10.1109/DATE.2001.915077", "ee": "https://doi.org/10.1109/DATE.2001.915077", "url": "https://dblp.org/rec/conf/date/MacchiaruloBM01"}, "url": "URL#5979741"}, {"@score": "1", "@id": "5979742", "info": {"authors": {"author": [{"@pid": "64/3977", "text": "Natividad Mart\u00ednez Madrid"}, {"@pid": "67/2343", "text": "Eduardo J. Peral\u00edas"}, {"@pid": "42/3965", "text": "Antonio J. Acosta 0001"}, {"@pid": "82/5574", "text": "Adoraci\u00f3n Rueda"}]}, "title": "Analog/mixed-signal IP modeling for design reuse.", "venue": "DATE", "pages": "766-767", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MadridPAR01", "doi": "10.1109/DATE.2001.915115", "ee": "https://doi.org/10.1109/DATE.2001.915115", "url": "https://dblp.org/rec/conf/date/MadridPAR01"}, "url": "URL#5979742"}, {"@score": "1", "@id": "5979743", "info": {"authors": {"author": {"@pid": "22/2272", "text": "Anand Mandapati"}}, "title": "Implementation of the ATI flipper chip.", "venue": "DATE", "pages": "697-698", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Mandapati01", "doi": "10.1109/DATE.2001.915102", "ee": "https://doi.org/10.1109/DATE.2001.915102", "url": "https://dblp.org/rec/conf/date/Mandapati01"}, "url": "URL#5979743"}, {"@score": "1", "@id": "5979744", "info": {"authors": {"author": [{"@pid": "88/3494", "text": "Radu Marculescu"}, {"@pid": "56/3246", "text": "Amit Nandi"}]}, "title": "Probabilistic application modeling for system-level perfromance analysis.", "venue": "DATE", "pages": "572-579", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MarculescuN01", "doi": "10.1109/DATE.2001.915081", "ee": "https://doi.org/10.1109/DATE.2001.915081", "url": "https://dblp.org/rec/conf/date/MarculescuN01"}, "url": "URL#5979744"}, {"@score": "1", "@id": "5979745", "info": {"authors": {"author": [{"@pid": "06/5919-1", "text": "Ting Zhang 0001"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Component selection and matching for IP-based design.", "venue": "DATE", "pages": "40-46", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinSZBM01", "doi": "10.1109/DATE.2001.914999", "ee": "https://doi.org/10.1109/DATE.2001.914999", "url": "https://dblp.org/rec/conf/date/MartinSZBM01"}, "url": "URL#5979745"}, {"@score": "1", "@id": "5979746", "info": {"authors": {"author": [{"@pid": "27/3374", "text": "Shin-ichi Minato"}, {"@pid": "01/2131", "text": "Shinya Ishihara"}]}, "title": "Streaming BDD manipulation for large-scale combinatorial problems.", "venue": "DATE", "pages": "702-707", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MinatoI01", "doi": "10.1109/DATE.2001.915104", "ee": "https://doi.org/10.1109/DATE.2001.915104", "url": "https://dblp.org/rec/conf/date/MinatoI01"}, "url": "URL#5979746"}, {"@score": "1", "@id": "5979747", "info": {"authors": {"author": [{"@pid": "09/5886", "text": "Jos\u00e9 Manuel Moya"}, {"@pid": "69/1409", "text": "Francisco Moya"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}]}, "title": "A hardware-software operating system for heterogeneous designs.", "venue": "DATE", "pages": "820", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MoyaML01", "doi": "10.1109/DATE.2001.915169", "ee": "https://doi.org/10.1109/DATE.2001.915169", "url": "https://dblp.org/rec/conf/date/MoyaML01"}, "url": "URL#5979747"}, {"@score": "1", "@id": "5979748", "info": {"authors": {"author": [{"@pid": "47/5899", "text": "Srinath R. Naidu"}, {"@pid": "83/6433", "text": "E. T. A. F. Jacobs"}]}, "title": "Minimizing stand-by leakage power in static CMOS circuits.", "venue": "DATE", "pages": "370-376", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NaiduJ01", "doi": "10.1109/DATE.2001.915051", "ee": "https://doi.org/10.1109/DATE.2001.915051", "url": "https://dblp.org/rec/conf/date/NaiduJ01"}, "url": "URL#5979748"}, {"@score": "1", "@id": "5979749", "info": {"authors": {"author": [{"@pid": "37/3594", "text": "Gi-Joon Nam"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}]}, "title": "A boolean satisfiability-based incremental rerouting approach with application to FPGAs.", "venue": "DATE", "pages": "560-565", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NamSR01", "doi": "10.1109/DATE.2001.915079", "ee": "https://doi.org/10.1109/DATE.2001.915079", "url": "https://dblp.org/rec/conf/date/NamSR01"}, "url": "URL#5979749"}, {"@score": "1", "@id": "5979750", "info": {"authors": {"author": {"@pid": "93/1817", "text": "Susumu Narita"}}, "title": "SH-4 RISC microprocessor for multimedia, game machine.", "venue": "DATE", "pages": "699-701", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Narita01", "doi": "10.1109/DATE.2001.915103", "ee": "https://doi.org/10.1109/DATE.2001.915103", "url": "https://dblp.org/rec/conf/date/Narita01"}, "url": "URL#5979750"}, {"@score": "1", "@id": "5979751", "info": {"authors": {"author": [{"@pid": "37/6215", "text": "Anshuman Nayak"}, {"@pid": "44/1326", "text": "Malay Haldar"}, {"@pid": "c/AlokNChoudhary", "text": "Alok N. Choudhary"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs.", "venue": "DATE", "pages": "722-728", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NayakHCB01", "doi": "10.1109/DATE.2001.915108", "ee": "https://doi.org/10.1109/DATE.2001.915108", "url": "https://dblp.org/rec/conf/date/NayakHCB01"}, "url": "URL#5979751"}, {"@score": "1", "@id": "5979752", "info": {"authors": {"author": [{"@pid": "16/3702", "text": "Cassondra Neau"}, {"@pid": "51/2800", "text": "Khurram Muhammad"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Low complexity FIR filters using factorization of perturbed coefficients.", "venue": "DATE", "pages": "268-272", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NeauMR01", "doi": "10.1109/DATE.2001.915036", "ee": "https://doi.org/10.1109/DATE.2001.915036", "url": "https://dblp.org/rec/conf/date/NeauMR01"}, "url": "URL#5979752"}, {"@score": "1", "@id": "5979753", "info": {"authors": {"author": [{"@pid": "13/5309", "text": "Luong Nguyen"}, {"@pid": "16/830", "text": "Vincent Janicot"}]}, "title": "Simulation method to extract characteristics for digital wireless communication systems.", "venue": "DATE", "pages": "176-181", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NguyenJ01", "doi": "10.1109/DATE.2001.915021", "ee": "https://doi.org/10.1109/DATE.2001.915021", "url": "https://dblp.org/rec/conf/date/NguyenJ01"}, "url": "URL#5979753"}, {"@score": "1", "@id": "5979754", "info": {"authors": {"author": [{"@pid": "39/1586", "text": "Gabriela Nicolescu"}, {"@pid": "82/6218", "text": "Sungjoo Yoo"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Mixed-level cosimulation for fine gradual refinement of communication in SoC design.", "venue": "DATE", "pages": "754-759", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NicolescuYJ01", "doi": "10.1109/DATE.2001.915113", "ee": "https://doi.org/10.1109/DATE.2001.915113", "url": "https://dblp.org/rec/conf/date/NicolescuYJ01"}, "url": "URL#5979754"}, {"@score": "1", "@id": "5979755", "info": {"authors": {"author": [{"@pid": "20/5950", "text": "Nicola Nicolici"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}]}, "title": "Testability trade-offs for BIST RTL data paths: the case for three dimensional design space.", "venue": "DATE", "pages": "802", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NicoliciA01", "doi": "10.1109/DATE.2001.915128", "ee": "https://doi.org/10.1109/DATE.2001.915128", "url": "https://dblp.org/rec/conf/date/NicoliciA01"}, "url": "URL#5979755"}, {"@score": "1", "@id": "5979756", "info": {"authors": {"author": [{"@pid": "24/6502", "text": "Juanjo Noguera"}, {"@pid": "88/929", "text": "Rosa M. Badia"}]}, "title": "A HW/SW partitioning algorithm for dynamically reconfigurable architectures.", "venue": "DATE", "pages": "729", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NogueraB01", "doi": "10.1109/DATE.2001.915109", "ee": "https://doi.org/10.1109/DATE.2001.915109", "url": "https://dblp.org/rec/conf/date/NogueraB01"}, "url": "URL#5979756"}, {"@score": "1", "@id": "5979757", "info": {"authors": {"author": [{"@pid": "25/5481", "text": "Yakov Novikov"}, {"@pid": "g/EugeneGoldberg", "text": "Evguenii I. Goldberg"}]}, "title": "An efficient learning procedure for multiple implication checks.", "venue": "DATE", "pages": "127-135", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NovikovG01", "doi": "10.1109/DATE.2001.915012", "ee": "https://doi.org/10.1109/DATE.2001.915012", "url": "https://dblp.org/rec/conf/date/NovikovG01"}, "url": "URL#5979757"}, {"@score": "1", "@id": "5979758", "info": {"authors": {"author": [{"@pid": "20/1772", "text": "Markus Olbrich"}, {"@pid": "45/1711", "text": "Achim Rein"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "An improved hierarchical classification algorithm for structural analysis of integrated circuits.", "venue": "DATE", "pages": "807", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OlbrichRB01", "doi": "10.1109/DATE.2001.915134", "ee": "https://doi.org/10.1109/DATE.2001.915134", "url": "https://dblp.org/rec/conf/date/OlbrichRB01"}, "url": "URL#5979758"}, {"@score": "1", "@id": "5979759", "info": {"authors": {"author": [{"@pid": "18/1844", "text": "Iyad Ouaiss"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers.", "venue": "DATE", "pages": "650-657", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OuaissV01", "doi": "10.1109/DATE.2001.915092", "ee": "https://doi.org/10.1109/DATE.2001.915092", "url": "https://dblp.org/rec/conf/date/OuaissV01"}, "url": "URL#5979759"}, {"@score": "1", "@id": "5979760", "info": {"authors": {"author": [{"@pid": "37/5851", "text": "Arjun Panday"}, {"@pid": "92/5639", "text": "Damien Couderc"}, {"@pid": "24/2664", "text": "Simon Marichalar"}]}, "title": "AIL: description of a global electronic architecture at the vehicle scale.", "venue": "DATE", "pages": "112", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PandayCM01", "ee": "https://dl.acm.org/citation.cfm?id=367107", "url": "https://dblp.org/rec/conf/date/PandayCM01"}, "url": "URL#5979760"}, {"@score": "1", "@id": "5979761", "info": {"authors": {"author": {"@pid": "38/622", "text": "Sri Parameswaran"}}, "title": "Code placement in hardware/software co-synthesis to improve performance and reduce cost.", "venue": "DATE", "pages": "626-632", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Parameswaran01", "doi": "10.1109/DATE.2001.915089", "ee": "https://doi.org/10.1109/DATE.2001.915089", "url": "https://dblp.org/rec/conf/date/Parameswaran01"}, "url": "URL#5979761"}, {"@score": "1", "@id": "5979762", "info": {"authors": {"author": [{"@pid": "16/6466", "text": "Antonis M. Paschalis"}, {"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "60/6118", "text": "Nektarios Kranitis"}, {"@pid": "80/1382", "text": "Mihalis Psarakis"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Deterministic software-based self-testing of embedded processor cores.", "venue": "DATE", "pages": "92-96", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PaschalisGKPZ01", "doi": "10.1109/DATE.2001.915006", "ee": "https://doi.org/10.1109/DATE.2001.915006", "url": "https://dblp.org/rec/conf/date/PaschalisGKPZ01"}, "url": "URL#5979762"}, {"@score": "1", "@id": "5979763", "info": {"authors": {"author": [{"@pid": "31/6677", "text": "Claudio Passerone"}, {"@pid": "81/3685", "text": "Yosinori Watanabe"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}]}, "title": "Generation of minimal size code for scheduling graphs.", "venue": "DATE", "pages": "668-673", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PasseroneWL01", "doi": "10.1109/DATE.2001.915096", "ee": "https://doi.org/10.1109/DATE.2001.915096", "url": "https://dblp.org/rec/conf/date/PasseroneWL01"}, "url": "URL#5979763"}, {"@score": "1", "@id": "5979764", "info": {"authors": {"author": [{"@pid": "25/6932", "text": "Pierre G. Paulin"}, {"@pid": "76/4348", "text": "Faraydon Karim"}, {"@pid": "96/4038", "text": "Paul Bromley"}]}, "title": "Network processors: a perspective on market requirements, processor architectures and embedded S/W tools.", "venue": "DATE", "pages": "420-429", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PaulinKB01", "doi": "10.1109/DATE.2001.915058", "ee": "https://doi.org/10.1109/DATE.2001.915058", "url": "https://dblp.org/rec/conf/date/PaulinKB01"}, "url": "URL#5979764"}, {"@score": "1", "@id": "5979765", "info": {"authors": {"author": [{"@pid": "29/5753", "text": "Christian Piguet"}, {"@pid": "59/4092", "text": "Marc Renaudin"}, {"@pid": "48/5415", "text": "Thierry J.-F. Omn\u00e9s"}]}, "title": "Low-power systems on chips (SOCs).", "venue": "DATE", "pages": "488", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PiguetRO01", "doi": "10.1109/DATE.2001.915068", "ee": "https://doi.org/10.1109/DATE.2001.915068", "url": "https://dblp.org/rec/conf/date/PiguetRO01"}, "url": "URL#5979765"}, {"@score": "1", "@id": "5979766", "info": {"authors": {"author": [{"@pid": "53/4546", "text": "Carlos A. Alba Pinto"}, {"@pid": "74/5612", "text": "Bart Mesman"}, {"@pid": "35/3781", "text": "Koen van Eijk"}, {"@pid": "28/6124", "text": "Jochen A. G. Jess"}]}, "title": "Constraint satisfaction for storage files with Fifos or stacks during scheduling.", "venue": "DATE", "pages": "824", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PintoMEJ01", "doi": "10.1109/DATE.2001.915176", "ee": "https://doi.org/10.1109/DATE.2001.915176", "url": "https://dblp.org/rec/conf/date/PintoMEJ01"}, "url": "URL#5979766"}, {"@score": "1", "@id": "5979767", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Sequence reordering to improve the levels of compaction achievable by static compaction procedures.", "venue": "DATE", "pages": "214-218", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR01", "doi": "10.1109/DATE.2001.915027", "ee": "https://doi.org/10.1109/DATE.2001.915027", "url": "https://dblp.org/rec/conf/date/PomeranzR01"}, "url": "URL#5979767"}, {"@score": "1", "@id": "5979768", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage.", "venue": "DATE", "pages": "504-508", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR01a", "doi": "10.1109/DATE.2001.915070", "ee": "https://doi.org/10.1109/DATE.2001.915070", "url": "https://dblp.org/rec/conf/date/PomeranzR01a"}, "url": "URL#5979768"}, {"@score": "1", "@id": "5979769", "info": {"authors": {"author": [{"@pid": "41/6244", "text": "Md. Saffat Quasem"}, {"@pid": "g/SandeepKGupta", "text": "Sandeep K. Gupta"}]}, "title": "Exact fault simulation for systems on Silicon that protects each core&apos;s intellectual property.", "venue": "DATE", "pages": "804", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/QuasemG01", "doi": "10.1109/DATE.2001.915130", "ee": "https://doi.org/10.1109/DATE.2001.915130", "url": "https://dblp.org/rec/conf/date/QuasemG01"}, "url": "URL#5979769"}, {"@score": "1", "@id": "5979770", "info": {"authors": {"author": [{"@pid": "11/6528", "text": "Sherief Reda"}, {"@pid": "13/1830", "text": "A. Salem"}]}, "title": "Combinational equivalence checking using Boolean satisfiability and binary decision diagrams.", "venue": "DATE", "pages": "122-126", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RedaS01", "doi": "10.1109/DATE.2001.915011", "ee": "https://doi.org/10.1109/DATE.2001.915011", "url": "https://dblp.org/rec/conf/date/RedaS01"}, "url": "URL#5979770"}, {"@score": "1", "@id": "5979771", "info": {"authors": {"author": [{"@pid": "r/RociodelRio", "text": "Roc\u00edo del R\u00edo"}, {"@pid": "43/6066", "text": "Josep Llu\u00eds de la Rosa"}, {"@pid": "m/FMMedeiroH", "text": "Fernando Medeiro"}, {"@pid": "19/2754", "text": "Maria Belen P\u00e9rez-Verd\u00fa"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}]}, "title": "Top-down design of a xDSL 14-bit 4MS/s sigma-delta modulator in digital CMOS technology.", "venue": "DATE", "pages": "348-352", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RioRMPR01", "doi": "10.1109/DATE.2001.915048", "ee": "https://doi.org/10.1109/DATE.2001.915048", "url": "https://dblp.org/rec/conf/date/RioRMPR01"}, "url": "URL#5979771"}, {"@score": "1", "@id": "5979772", "info": {"authors": {"author": [{"@pid": "23/6524", "text": "Marco Rona"}, {"@pid": "06/5009", "text": "Gunter Krampl"}]}, "title": "Modelling SoC devices for virtual test using VHDL.", "venue": "DATE", "pages": "770-771", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RonaK01", "doi": "10.1109/DATE.2001.915117", "ee": "https://doi.org/10.1109/DATE.2001.915117", "url": "https://dblp.org/rec/conf/date/RonaK01"}, "url": "URL#5979772"}, {"@score": "1", "@id": "5979773", "info": {"authors": {"author": [{"@pid": "16/6548", "text": "C. Rousselle"}, {"@pid": "68/5187", "text": "Matthias Pflanz"}, {"@pid": "91/255", "text": "A. Behling"}, {"@pid": "26/1768", "text": "T. Mohaupt"}, {"@pid": "64/1275", "text": "Heinrich Theodor Vierhaus"}]}, "title": "A register-transfer-level fault simulator for permanent and transient faults in embedded processors.", "venue": "DATE", "pages": "811", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RoussellePBMV01", "doi": "10.1109/DATE.2001.915148", "ee": "https://doi.org/10.1109/DATE.2001.915148", "url": "https://dblp.org/rec/conf/date/RoussellePBMV01"}, "url": "URL#5979773"}, {"@score": "1", "@id": "5979774", "info": {"authors": {"author": [{"@pid": "12/6927", "text": "J\u00fcrgen Ruf"}, {"@pid": "70/5701", "text": "Dirk W. Hoffmann"}, {"@pid": "61/5225", "text": "Joachim Gerlach"}, {"@pid": "89/6634", "text": "Thomas Kropf"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}, {"@pid": "m/WMuller3", "text": "Wolfgang M\u00fcller 0003"}]}, "title": "The simulation semantics of systemC.", "venue": "DATE", "pages": "64-70", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RufHGKRM01", "doi": "10.1109/DATE.2001.915002", "ee": "https://doi.org/10.1109/DATE.2001.915002", "url": "https://dblp.org/rec/conf/date/RufHGKRM01"}, "url": "URL#5979774"}, {"@score": "1", "@id": "5979775", "info": {"authors": {"author": [{"@pid": "12/6927", "text": "J\u00fcrgen Ruf"}, {"@pid": "70/5701", "text": "Dirk W. Hoffmann"}, {"@pid": "89/6634", "text": "Thomas Kropf"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Simulation-guided property checking based on a multi-valued AR-automata.", "venue": "DATE", "pages": "742-748", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RufHKR01", "doi": "10.1109/DATE.2001.915111", "ee": "https://doi.org/10.1109/DATE.2001.915111", "url": "https://dblp.org/rec/conf/date/RufHKR01"}, "url": "URL#5979775"}, {"@score": "1", "@id": "5979776", "info": {"authors": {"author": [{"@pid": "52/3516", "text": "Paulino Ruiz-de-Clavijo"}, {"@pid": "19/3205", "text": "Jorge Juan-Chico"}, {"@pid": "b/ManuelJBellidoD", "text": "Manuel J. Bellido"}, {"@pid": "42/3965", "text": "Antonio J. Acosta 0001"}, {"@pid": "125/2371", "text": "Manuel Valencia-Barrero"}]}, "title": "HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model.", "venue": "DATE", "pages": "467-471", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Ruiz-de-ClavijoJBAV01", "doi": "10.1109/DATE.2001.915065", "ee": "https://doi.org/10.1109/DATE.2001.915065", "url": "https://dblp.org/rec/conf/date/Ruiz-de-ClavijoJBAV01"}, "url": "URL#5979776"}, {"@score": "1", "@id": "5979777", "info": {"authors": {"author": [{"@pid": "19/5728", "text": "Makoto Saitoh"}, {"@pid": "28/1504", "text": "Masaaki Azuma"}, {"@pid": "32/1820-1", "text": "Atsushi Takahashi 0001"}]}, "title": "Clustering based fast clock scheduling for light clock-tree.", "venue": "DATE", "pages": "240-245", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SaitohAT01", "doi": "10.1109/DATE.2001.915032", "ee": "https://doi.org/10.1109/DATE.2001.915032", "url": "https://dblp.org/rec/conf/date/SaitohAT01"}, "url": "URL#5979777"}, {"@score": "1", "@id": "5979778", "info": {"authors": {"author": [{"@pid": "06/1101", "text": "Mariagiovanna Sami"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "86/903", "text": "Cristina Silvano"}, {"@pid": "82/5784", "text": "Vittorio Zaccaria"}, {"@pid": "94/5137", "text": "Roberto Zafalon"}]}, "title": "Exploiting data forwarding to reduce the power budget of VLIW embedded processors.", "venue": "DATE", "pages": "252-257", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SamiSSZZ01", "doi": "10.1109/DATE.2001.915034", "ee": "https://doi.org/10.1109/DATE.2001.915034", "url": "https://dblp.org/rec/conf/date/SamiSSZZ01"}, "url": "URL#5979778"}, {"@score": "1", "@id": "5979779", "info": {"authors": {"author": [{"@pid": "63/2305", "text": "Probir Sarkar"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}]}, "title": "Repeater block planning under simultaneous delay and transition time constraints.", "venue": "DATE", "pages": "540-545", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SarkarK01", "doi": "10.1109/DATE.2001.915076", "ee": "https://doi.org/10.1109/DATE.2001.915076", "url": "https://dblp.org/rec/conf/date/SarkarK01"}, "url": "URL#5979779"}, {"@score": "1", "@id": "5979780", "info": {"authors": {"author": [{"@pid": "93/5151", "text": "Eike Schmidt"}, {"@pid": "v/GerdvonColln", "text": "Gerd Jochens"}, {"@pid": "99/919", "text": "Lars Kruse"}, {"@pid": "94/1402", "text": "Frans Theeuwen"}, {"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}]}, "title": "Automatic nonlinear memory power modelling.", "venue": "DATE", "pages": "808", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchmidtJKTN01", "doi": "10.1109/DATE.2001.915135", "ee": "https://doi.org/10.1109/DATE.2001.915135", "url": "https://dblp.org/rec/conf/date/SchmidtJKTN01"}, "url": "URL#5979780"}, {"@score": "1", "@id": "5979781", "info": {"authors": {"author": [{"@pid": "66/4992", "text": "Tatjana Serdar"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "Automatic datapath tile placement and routing.", "venue": "DATE", "pages": "552-559", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SerdarS01", "doi": "10.1109/DATE.2001.915078", "ee": "https://doi.org/10.1109/DATE.2001.915078", "url": "https://dblp.org/rec/conf/date/SerdarS01"}, "url": "URL#5979781"}, {"@score": "1", "@id": "5979782", "info": {"authors": {"author": [{"@pid": "05/3861", "text": "Dongkun Shin"}, {"@pid": "74/2683", "text": "Jihong Kim 0001"}, {"@pid": "84/5634", "text": "Naehyuck Chang"}]}, "title": "An operation rearrangement technique for power optimization in VLIM instruction fetch.", "venue": "DATE", "pages": "809", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShinKC01", "doi": "10.1109/DATE.2001.915137", "ee": "https://doi.org/10.1109/DATE.2001.915137", "url": "https://dblp.org/rec/conf/date/ShinKC01"}, "url": "URL#5979782"}, {"@score": "1", "@id": "5979783", "info": {"authors": {"author": [{"@pid": "43/6884", "text": "Robert Siegmund"}, {"@pid": "17/1765-1", "text": "Dietmar M\u00fcller 0001"}]}, "title": "SystemCSV - an extension of SystemC for mixed multi-level communication modeling and interface-based system design.", "venue": "DATE", "pages": "26-33", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SiegmundM01", "doi": "10.1109/DATE.2001.914996", "ee": "https://doi.org/10.1109/DATE.2001.914996", "url": "https://dblp.org/rec/conf/date/SiegmundM01"}, "url": "URL#5979783"}, {"@score": "1", "@id": "5979784", "info": {"authors": {"author": [{"@pid": "30/2187", "text": "Julio Leao da Silva Jr."}, {"@pid": "17/4951", "text": "J. Shamberger"}, {"@pid": "74/9218", "text": "M. Josie Ammer"}, {"@pid": "132/8268", "text": "Chunlong Guo"}, {"@pid": "41/3459", "text": "Suet-Fei Li"}, {"@pid": "33/5622", "text": "Rahul C. Shah"}, {"@pid": "20/2748", "text": "Tim Tuan"}, {"@pid": "42/4380", "text": "Michael Sheets"}, {"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}, {"@pid": "40/6998", "text": "Borivoje Nikolic"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "96/6886", "text": "Paul K. Wright"}]}, "title": "Design methodology for PicoRadio networks.", "venue": "DATE", "pages": "314-325", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SilvaSAGLSTSRNSW01", "doi": "10.1109/DATE.2001.915043", "ee": "https://doi.org/10.1109/DATE.2001.915043", "url": "https://dblp.org/rec/conf/date/SilvaSAGLSTSRNSW01"}, "url": "URL#5979784"}, {"@score": "1", "@id": "5979785", "info": {"authors": {"author": [{"@pid": "65/1555", "text": "Peter van Staa"}, {"@pid": "75/6478", "text": "Thomas Beck"}]}, "title": "Embedded tutorial: current trends in the design of automotive electronic systems.", "venue": "DATE", "pages": "38-39", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StaaB01", "doi": "10.1109/DATE.2001.914998", "ee": "https://doi.org/10.1109/DATE.2001.914998", "url": "https://dblp.org/rec/conf/date/StaaB01"}, "url": "URL#5979785"}, {"@score": "1", "@id": "5979786", "info": {"authors": {"author": {"@pid": "129/0142", "text": "Hans-Ulrich Heidbrink"}}, "title": "Data management: limiter or accelerator for electronic design creativity.", "venue": "DATE", "pages": "162-163", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StaaBHPMKH01", "ee": "https://dl.acm.org/citation.cfm?id=367132", "url": "https://dblp.org/rec/conf/date/StaaBHPMKH01"}, "url": "URL#5979786"}, {"@score": "1", "@id": "5979787", "info": {"authors": {"author": [{"@pid": "85/5715", "text": "Arie van Staveren"}, {"@pid": "51/2878", "text": "Chris J. M. Verhoeven"}]}, "title": "Order determination for frequency compensation of negative-feedback systems.", "venue": "DATE", "pages": "815", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StaverenV01", "doi": "10.1109/DATE.2001.915155", "ee": "https://doi.org/10.1109/DATE.2001.915155", "url": "https://dblp.org/rec/conf/date/StaverenV01"}, "url": "URL#5979787"}, {"@score": "1", "@id": "5979788", "info": {"authors": {"author": [{"@pid": "95/3754", "text": "Vytautas Stuikys"}, {"@pid": "34/4835", "text": "Giedrius Ziberkas"}, {"@pid": "15/3403", "text": "Robertas Damasevicius"}, {"@pid": "17/2973", "text": "Giedrius Majauskas"}]}, "title": "Two approaches for developing generic components in VHDL.", "venue": "DATE", "pages": "800", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StuikysZDM01", "doi": "10.1109/DATE.2001.915126", "ee": "https://doi.org/10.1109/DATE.2001.915126", "url": "https://dblp.org/rec/conf/date/StuikysZDM01"}, "url": "URL#5979788"}, {"@score": "1", "@id": "5979789", "info": {"authors": {"author": [{"@pid": "13/3854", "text": "Kjetil Svarstad"}, {"@pid": "39/1586", "text": "Gabriela Nicolescu"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "A model for describing communication between aggregate objects in the specification and design of embedded systems.", "venue": "DATE", "pages": "77-85", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SvarstadNJ01", "doi": "10.1109/DATE.2001.915004", "ee": "https://doi.org/10.1109/DATE.2001.915004", "url": "https://dblp.org/rec/conf/date/SvarstadNJ01"}, "url": "URL#5979789"}, {"@score": "1", "@id": "5979790", "info": {"authors": {"author": [{"@pid": "60/2079", "text": "Haruyuki Tago"}, {"@pid": "98/4225", "text": "Kazuhiro Hashimoto"}, {"@pid": "12/6349", "text": "Nobuyuki Ikumi"}, {"@pid": "01/1016", "text": "Masato Nagamatsu"}, {"@pid": "45/5137", "text": "Masakazu Suzuoki"}, {"@pid": "25/6671", "text": "Yasuyuki Yamamoto"}]}, "title": "CPU for PlayStation 2.", "venue": "DATE", "pages": "696", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TagoHINSY01", "doi": "10.1109/DATE.2001.915101", "ee": "https://doi.org/10.1109/DATE.2001.915101", "url": "https://dblp.org/rec/conf/date/TagoHINSY01"}, "url": "URL#5979790"}, {"@score": "1", "@id": "5979791", "info": {"authors": {"author": [{"@pid": "83/5862", "text": "Elena Teica"}, {"@pid": "54/631", "text": "Rajesh Radhakrishnan"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "On the verification of synthesized designs using automatically generated transformational witnesses.", "venue": "DATE", "pages": "798", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TeicaRV01", "doi": "10.1109/DATE.2001.915123", "ee": "https://doi.org/10.1109/DATE.2001.915123", "url": "https://dblp.org/rec/conf/date/TeicaRV01"}, "url": "URL#5979791"}, {"@score": "1", "@id": "5979792", "info": {"authors": {"author": [{"@pid": "83/4022", "text": "Andrei Sergeevich Terechko"}, {"@pid": "67/544", "text": "Evert-Jan D. Pol"}, {"@pid": "e/JosTJvanEijndhoven", "text": "Jos T. J. van Eijndhoven"}]}, "title": "PRMDL: a machine description language for clustered VLIW architectures.", "venue": "DATE", "pages": "821", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TerechkoPE01", "doi": "10.1109/DATE.2001.915170", "ee": "https://doi.org/10.1109/DATE.2001.915170", "url": "https://dblp.org/rec/conf/date/TerechkoPE01"}, "url": "URL#5979792"}, {"@score": "1", "@id": "5979793", "info": {"authors": {"author": [{"@pid": "t/MitchellAThornton", "text": "Mitchell A. Thornton"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Spectral decision diagrams using graph transformations.", "venue": "DATE", "pages": "713-719", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ThorntonD01", "doi": "10.1109/DATE.2001.915106", "ee": "https://doi.org/10.1109/DATE.2001.915106", "url": "https://dblp.org/rec/conf/date/ThorntonD01"}, "url": "URL#5979793"}, {"@score": "1", "@id": "5979794", "info": {"authors": {"author": [{"@pid": "33/530", "text": "Raimund Ubar"}, {"@pid": "16/3341", "text": "Artur Jutman"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "Timing simulation of digital circuits with binary decision diagrams.", "venue": "DATE", "pages": "460-466", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/UbarJP01", "doi": "10.1109/DATE.2001.915063", "ee": "https://doi.org/10.1109/DATE.2001.915063", "url": "https://dblp.org/rec/conf/date/UbarJP01"}, "url": "URL#5979794"}, {"@score": "1", "@id": "5979795", "info": {"authors": {"author": [{"@pid": "29/4740", "text": "Piet Vanassche"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "88/1200", "text": "Willy M. C. Sansen"}]}, "title": "Efficient time-domain simulation of telecom frontends using a complex damped exponential signal model.", "venue": "DATE", "pages": "169-175", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VanasscheGS01", "doi": "10.1109/DATE.2001.915020", "ee": "https://doi.org/10.1109/DATE.2001.915020", "url": "https://dblp.org/rec/conf/date/VanasscheGS01"}, "url": "URL#5979795"}, {"@score": "1", "@id": "5979796", "info": {"authors": {"author": [{"@pid": "67/6142", "text": "Gerd Vandersteen"}, {"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "01/6061", "text": "Yves Rolain"}, {"@pid": "52/5567", "text": "Johan Schoukens"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "87/510", "text": "Marc Engels"}, {"@pid": "32/880", "text": "Ivo Bolsens"}]}, "title": "Efficient bit-error-rate estimation of multicarrier transceivers.", "venue": "DATE", "pages": "164-168", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VandersteenWRSDEB01", "doi": "10.1109/DATE.2001.915019", "ee": "https://doi.org/10.1109/DATE.2001.915019", "url": "https://dblp.org/rec/conf/date/VandersteenWRSDEB01"}, "url": "URL#5979796"}, {"@score": "1", "@id": "5979797", "info": {"authors": {"author": [{"@pid": "10/6080", "text": "Mauricio Varea"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}]}, "title": "Dual transitions petri net based modelling technique for embedded systems specification.", "venue": "DATE", "pages": "566-571", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VareaA01", "doi": "10.1109/DATE.2001.915080", "ee": "https://doi.org/10.1109/DATE.2001.915080", "url": "https://dblp.org/rec/conf/date/VareaA01"}, "url": "URL#5979797"}, {"@score": "1", "@id": "5979798", "info": {"authors": {"author": [{"@pid": "38/512", "text": "Michael G. Wahl"}, {"@pid": "14/2750", "text": "Anthony P. Ambler"}, {"@pid": "95/2556", "text": "Christoph Maa\u00df"}, {"@pid": "99/6384", "text": "Mohammed Rahman"}]}, "title": "From DFT to systems test - a model based cost optimization tool.", "venue": "DATE", "pages": "302-306", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WahlAMR01", "doi": "10.1109/DATE.2001.915041", "ee": "https://doi.org/10.1109/DATE.2001.915041", "url": "https://dblp.org/rec/conf/date/WahlAMR01"}, "url": "URL#5979798"}, {"@score": "1", "@id": "5979799", "info": {"authors": {"author": [{"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "67/6142", "text": "Gerd Vandersteen"}, {"@pid": "82/4361", "text": "Joel R. Phillips"}, {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}, {"@pid": "38/5972", "text": "Wolfgang Eberle"}, {"@pid": "41/4142", "text": "Baolin Yang"}, {"@pid": "25/1925", "text": "David E. Long"}, {"@pid": "32/1301", "text": "Alper Demir 0001"}]}, "title": "CAD for RF circuits.", "venue": "DATE", "pages": "520-529", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WambacqVPREYLD01", "doi": "10.1109/DATE.2001.915073", "ee": "https://doi.org/10.1109/DATE.2001.915073", "url": "https://dblp.org/rec/conf/date/WambacqVPREYLD01"}, "url": "URL#5979799"}, {"@score": "1", "@id": "5979800", "info": {"authors": {"author": [{"@pid": "33/3477", "text": "Chr. Werner"}, {"@pid": "283/4810", "text": "Ralf Goettsche"}, {"@pid": "02/996", "text": "A. W\u00f6rner"}, {"@pid": "22/5194", "text": "Ulrich Ramacher"}]}, "title": "Crosstalk noise in future digital CMOS circuits.", "venue": "DATE", "pages": "331-335", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WernerGWR01", "doi": "10.1109/DATE.2001.915045", "ee": "https://doi.org/10.1109/DATE.2001.915045", "url": "https://dblp.org/rec/conf/date/WernerGWR01"}, "url": "URL#5979800"}, {"@score": "1", "@id": "5979801", "info": {"authors": {"author": {"@pid": "60/6594", "text": "Ron Wilson"}}, "title": "Managing the SoC design challenge with &quot;Soft&quot; hardware.", "venue": "DATE", "pages": "610-611", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Wilson01", "doi": "10.1109/DATE.2001.915086", "ee": "https://doi.org/10.1109/DATE.2001.915086", "url": "https://dblp.org/rec/conf/date/Wilson01"}, "url": "URL#5979801"}, {"@score": "1", "@id": "5979802", "info": {"authors": {"author": [{"@pid": "85/3776", "text": "Chun Wong"}, {"@pid": "63/1767", "text": "Paul Marchal"}, {"@pid": "57/5443", "text": "Peng Yang"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "04/2377", "text": "Hugo De Man"}, {"@pid": "71/63", "text": "Aggeliki S. Prayati"}, {"@pid": "61/4944", "text": "Nathalie Cossement"}, {"@pid": "55/5766", "text": "Rudy Lauwereins"}, {"@pid": "93/763", "text": "Diederik Verkest"}]}, "title": "Task concurrency management methodology summary.", "venue": "DATE", "pages": "813", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WongMYCMPCLV01", "doi": "10.1109/DATE.2001.915151", "ee": "https://doi.org/10.1109/DATE.2001.915151", "url": "https://dblp.org/rec/conf/date/WongMYCMPCLV01"}, "url": "URL#5979802"}, {"@score": "1", "@id": "5979803", "info": {"authors": {"author": [{"@pid": "55/5144", "text": "Alexander Worm"}, {"@pid": "53/2178", "text": "Holger Lamm"}, {"@pid": "48/6980", "text": "Norbert Wehn"}]}, "title": "Design of low-power high-speed maximum a priori decoder architectures.", "venue": "DATE", "pages": "258-267", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WormLW01", "doi": "10.1109/DATE.2001.915035", "ee": "https://doi.org/10.1109/DATE.2001.915035", "url": "https://dblp.org/rec/conf/date/WormLW01"}, "url": "URL#5979803"}, {"@score": "1", "@id": "5979804", "info": {"authors": {"author": [{"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "Allocation and scheduling of conditional task graph in hardware/software co-synthesis.", "venue": "DATE", "pages": "620-625", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/XieW01", "doi": "10.1109/DATE.2001.915088", "ee": "https://doi.org/10.1109/DATE.2001.915088", "url": "https://dblp.org/rec/conf/date/XieW01"}, "url": "URL#5979804"}, {"@score": "1", "@id": "5979805", "info": {"authors": {"author": [{"@pid": "99/4526", "text": "Qinwei Xu"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "Efficient and passive modeling of transmission lines by using differential quadrature method.", "venue": "DATE", "pages": "437-444", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/XuM01", "doi": "10.1109/DATE.2001.915060", "ee": "https://doi.org/10.1109/DATE.2001.915060", "url": "https://dblp.org/rec/conf/date/XuM01"}, "url": "URL#5979805"}, {"@score": "1", "@id": "5979806", "info": {"authors": {"author": [{"@pid": "95/6739", "text": "C. Yeung"}, {"@pid": "58/3534", "text": "Anssi Haverinen"}, {"@pid": "01/3423", "text": "Graham Matthews"}, {"@pid": "30/2223", "text": "Jonathan Morris"}, {"@pid": "32/321", "text": "Jauher Zaidi"}]}, "title": "Standard bus vs. bus wrapper: what is the best solution for future SoC integration?", "venue": "DATE", "pages": "776-777", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YeungHMMZ01", "ee": "https://dl.acm.org/citation.cfm?id=367970", "url": "https://dblp.org/rec/conf/date/YeungHMMZ01"}, "url": "URL#5979806"}, {"@score": "1", "@id": "5979807", "info": {"authors": {"author": [{"@pid": "62/6942", "text": "Erhan Yildiz"}, {"@pid": "85/5715", "text": "Arie van Staveren"}, {"@pid": "51/2878", "text": "Chris J. M. Verhoeven"}]}, "title": "Minimizing the number of floating bias voltage sources with integer linear programming.", "venue": "DATE", "pages": "816", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YildizSV01", "doi": "10.1109/DATE.2001.915163", "ee": "https://doi.org/10.1109/DATE.2001.915163", "url": "https://dblp.org/rec/conf/date/YildizSV01"}, "url": "URL#5979807"}, {"@score": "1", "@id": "5979808", "info": {"authors": {"author": [{"@pid": "11/3918", "text": "Qingjian Yu"}, {"@pid": "51/5907", "text": "Ernest S. Kuh"}]}, "title": "Explicit formulas and efficient algorithm for moment computation of coupled RC trees with lumped and distributed elements.", "venue": "DATE", "pages": "445-450", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YuK01", "doi": "10.1109/DATE.2001.915061", "ee": "https://doi.org/10.1109/DATE.2001.915061", "url": "https://dblp.org/rec/conf/date/YuK01"}, "url": "URL#5979808"}, {"@score": "1", "@id": "5979809", "info": {"authors": {"author": [{"@pid": "44/3331", "text": "Jing Zeng"}, {"@pid": "85/1962", "text": "Magdy S. Abadir"}, {"@pid": "76/6363", "text": "Jayanta Bhadra"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "Full chip false timing path identification: applications to the PowerPCTM microprocessors.", "venue": "DATE", "pages": "514-519", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZengABA01", "doi": "10.1109/DATE.2001.915072", "ee": "https://doi.org/10.1109/DATE.2001.915072", "url": "https://dblp.org/rec/conf/date/ZengABA01"}, "url": "URL#5979809"}, {"@score": "1", "@id": "5979810", "info": {"authors": {"author": [{"@pid": "47/5451", "text": "Zhihong Zeng"}, {"@pid": "20/4759", "text": "Priyank Kalla"}, {"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}]}, "title": "LPSAT: a unified approach to RTL satisfiability.", "venue": "DATE", "pages": "398-402", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZengKC01", "doi": "10.1109/DATE.2001.915055", "ee": "https://doi.org/10.1109/DATE.2001.915055", "url": "https://dblp.org/rec/conf/date/ZengKC01"}, "url": "URL#5979810"}, {"@score": "1", "@id": "5979811", "info": {"authors": {"author": {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}}, "title": "MetaRTL: raising the abstraction level of RTL design.", "venue": "DATE", "pages": "71-76", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Zhu01", "doi": "10.1109/DATE.2001.915003", "ee": "https://doi.org/10.1109/DATE.2001.915003", "url": "https://dblp.org/rec/conf/date/Zhu01"}, "url": "URL#5979811"}, {"@score": "1", "@id": "5979812", "info": {"authors": {"author": {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}}, "title": "Static memory allocation by pointer analysis and coloring.", "venue": "DATE", "pages": "785-790", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Zhu01a", "doi": "10.1109/DATE.2001.915121", "ee": "https://doi.org/10.1109/DATE.2001.915121", "url": "https://dblp.org/rec/conf/date/Zhu01a"}, "url": "URL#5979812"}, {"@score": "1", "@id": "5979813", "info": {"authors": {"author": [{"@pid": "16/2736", "text": "Mina Zolfy"}, {"@pid": "02/4968", "text": "Shahrzad Mirkhani"}, {"@pid": "29/2510", "text": "Zainalabedin Navabi"}]}, "title": "Adaptation of an event-driven simulation environment to sequentially propagated concurrent fault simulation.", "venue": "DATE", "pages": "823", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZolfyMN01", "doi": "10.1109/DATE.2001.915173", "ee": "https://doi.org/10.1109/DATE.2001.915173", "url": "https://dblp.org/rec/conf/date/ZolfyMN01"}, "url": "URL#5979813"}, {"@score": "1", "@id": "5979814", "info": {"authors": {"author": [{"@pid": "08/3972", "text": "Yervant Zorian"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "17/6940", "text": "Jo\u00e3o Paulo Teixeira 0001"}, {"@pid": "83/2835", "text": "Isabel C. Teixeira"}, {"@pid": "00/2206", "text": "Carlos Eduardo Pereira"}, {"@pid": "41/5994", "text": "Oct\u00e1vio P\u00e1scoa Dias"}, {"@pid": "42/4819", "text": "Jorge Semi\u00e3o"}, {"@pid": "83/6269", "text": "Peter Muhmenthaler"}, {"@pid": "89/3988", "text": "W. Radermacher"}]}, "title": "Embedded tutorial: TRP: integrating embedded test and ATE.", "venue": "DATE", "pages": "34-37", "year": "2001", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZorianPTTPDSMR01", "ee": "https://dl.acm.org/citation.cfm?id=367081", "url": "https://dblp.org/rec/conf/date/ZorianPTTPDSMR01"}, "url": "URL#5979814"}, {"@score": "1", "@id": "6018451", "info": {"authors": {"author": [{"@pid": "n/WolfgangNebel", "text": "Wolfgang Nebel"}, {"@pid": "43/8188", "text": "Ahmed Jerraya"}]}, "title": "Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2001, Munich, Germany, March 12-16, 2001", "venue": "DATE", "publisher": "IEEE Computer Society", "year": "2001", "type": "Editorship", "key": "conf/date/2001", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7307/proceeding", "url": "https://dblp.org/rec/conf/date/2001"}, "url": "URL#6018451"}]}}}