{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 5.0000"
  ],
  "cts__clock__skew__hold": 0.3298,
  "cts__clock__skew__hold__post_repair": 0.3267,
  "cts__clock__skew__hold__pre_repair": 0.3267,
  "cts__clock__skew__setup": 0.3298,
  "cts__clock__skew__setup__post_repair": 0.3267,
  "cts__clock__skew__setup__pre_repair": 0.3267,
  "cts__design__instance__area": 415751.5312,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 415617.125,
  "cts__design__instance__area__pre_repair": 415617.125,
  "cts__design__instance__area__stdcell": 415751.5312,
  "cts__design__instance__area__stdcell__post_repair": 415617.125,
  "cts__design__instance__area__stdcell__pre_repair": 415617.125,
  "cts__design__instance__count": 64822,
  "cts__design__instance__count__hold_buffer": 20.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 64802,
  "cts__design__instance__count__pre_repair": 64802,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 64822,
  "cts__design__instance__count__stdcell__post_repair": 64802,
  "cts__design__instance__count__stdcell__pre_repair": 64802,
  "cts__design__instance__displacement__max": 11.4,
  "cts__design__instance__displacement__mean": 0.002,
  "cts__design__instance__displacement__total": 155.2765,
  "cts__design__instance__utilization": 0.4882,
  "cts__design__instance__utilization__post_repair": 0.4881,
  "cts__design__instance__utilization__pre_repair": 0.4881,
  "cts__design__instance__utilization__stdcell": 0.4882,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4881,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4881,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0211,
  "cts__power__internal__total__post_repair": 0.021,
  "cts__power__internal__total__pre_repair": 0.021,
  "cts__power__leakage__total": 0.0004,
  "cts__power__leakage__total__post_repair": 0.0004,
  "cts__power__leakage__total__pre_repair": 0.0004,
  "cts__power__switching__total": 0.0183,
  "cts__power__switching__total__post_repair": 0.0182,
  "cts__power__switching__total__pre_repair": 0.0182,
  "cts__power__total": 0.0397,
  "cts__power__total__post_repair": 0.0396,
  "cts__power__total__pre_repair": 0.0396,
  "cts__route__wirelength__estimated": 1107041.417,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.4198,
  "cts__timing__drv__max_cap_limit__post_repair": 0.4197,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.4197,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.5876,
  "cts__timing__drv__max_slew_limit__post_repair": 0.5902,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.5902,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.43,
  "cts__timing__setup__ws__post_repair": 0.45,
  "cts__timing__setup__ws__pre_repair": 0.45,
  "detailedplace__cpu__total": 41.21,
  "detailedplace__design__instance__area": 413879.5312,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 413879.5312,
  "detailedplace__design__instance__count": 64440,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 64440,
  "detailedplace__design__instance__displacement__max": 42.3875,
  "detailedplace__design__instance__displacement__mean": 1.8905,
  "detailedplace__design__instance__displacement__total": 121830.1825,
  "detailedplace__design__instance__utilization": 0.486,
  "detailedplace__design__instance__utilization__stdcell": 0.486,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 645684.0,
  "detailedplace__power__internal__total": 0.0199,
  "detailedplace__power__leakage__total": 0.0004,
  "detailedplace__power__switching__total": 0.0138,
  "detailedplace__power__total": 0.034,
  "detailedplace__route__wirelength__estimated": 1104766.4745,
  "detailedplace__runtime__total": "0:42.93",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.4197,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.5365,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -6.13,
  "detailedplace__timing__setup__ws": -0.23,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 16590,
  "detailedroute__route__drc_errors__iter:2": 3604,
  "detailedroute__route__drc_errors__iter:3": 3242,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 60600,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 356789,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 356789,
  "detailedroute__route__wirelength": 1231104,
  "detailedroute__route__wirelength__iter:1": 1241068,
  "detailedroute__route__wirelength__iter:2": 1233208,
  "detailedroute__route__wirelength__iter:3": 1231122,
  "detailedroute__route__wirelength__iter:4": 1231104,
  "finish__clock__skew__hold": 0.2577,
  "finish__clock__skew__setup": 0.2577,
  "finish__cpu__total": 51.27,
  "finish__design__instance__area": 415751.5312,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 415751.5312,
  "finish__design__instance__count": 64822,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 64822,
  "finish__design__instance__utilization": 0.4882,
  "finish__design__instance__utilization__stdcell": 0.4882,
  "finish__design__io": 47,
  "finish__mem__peak": 1379720.0,
  "finish__power__internal__total": 0.0211,
  "finish__power__leakage__total": 0.0004,
  "finish__power__switching__total": 0.0147,
  "finish__power__total": 0.0362,
  "finish__runtime__total": "0:57.73",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9561,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.7254,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 1.07,
  "finish__timing__wns_percent_delay": 23.053679,
  "floorplan__cpu__total": 3.56,
  "floorplan__design__instance__area": 332575.1875,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 332575.1875,
  "floorplan__design__instance__count": 59878,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 59878,
  "floorplan__design__instance__utilization": 0.3905,
  "floorplan__design__instance__utilization__stdcell": 0.3905,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 389132.0,
  "floorplan__power__internal__total": 0.0272,
  "floorplan__power__leakage__total": 0.0003,
  "floorplan__power__switching__total": 0.0122,
  "floorplan__power__total": 0.0397,
  "floorplan__runtime__total": "0:04.20",
  "floorplan__timing__setup__tns": -160159.375,
  "floorplan__timing__setup__ws": -71.15,
  "globalplace__design__instance__area": 336647.5312,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 336647.5312,
  "globalplace__design__instance__count": 64120,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 64120,
  "globalplace__design__instance__utilization": 0.3953,
  "globalplace__design__instance__utilization__stdcell": 0.3953,
  "globalplace__design__io": 47,
  "globalplace__power__internal__total": 0.0282,
  "globalplace__power__leakage__total": 0.0003,
  "globalplace__power__switching__total": 0.0114,
  "globalplace__power__total": 0.0398,
  "globalplace__timing__setup__tns": -185918.7188,
  "globalplace__timing__setup__ws": -98.77,
  "globalroute__clock__skew__hold": 0.3359,
  "globalroute__clock__skew__setup": 0.3359,
  "globalroute__design__instance__area": 415751.5312,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 415751.5312,
  "globalroute__design__instance__count": 64822,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 64822,
  "globalroute__design__instance__utilization": 0.4882,
  "globalroute__design__instance__utilization__stdcell": 0.4882,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.021,
  "globalroute__power__leakage__total": 0.0004,
  "globalroute__power__switching__total": 0.0195,
  "globalroute__power__total": 0.041,
  "globalroute__timing__clock__slack": 0.245,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.4081,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.5863,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.25,
  "placeopt__cpu__total": 42.71,
  "placeopt__design__instance__area": 413879.5312,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 336647.5312,
  "placeopt__design__instance__area__stdcell": 413879.5312,
  "placeopt__design__instance__area__stdcell__pre_opt": 336647.5312,
  "placeopt__design__instance__count": 64440,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 64120,
  "placeopt__design__instance__count__stdcell": 64440,
  "placeopt__design__instance__count__stdcell__pre_opt": 64120,
  "placeopt__design__instance__utilization": 0.486,
  "placeopt__design__instance__utilization__pre_opt": 0.3953,
  "placeopt__design__instance__utilization__stdcell": 0.486,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3953,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 659288.0,
  "placeopt__power__internal__total": 0.0198,
  "placeopt__power__internal__total__pre_opt": 0.0282,
  "placeopt__power__leakage__total": 0.0004,
  "placeopt__power__leakage__total__pre_opt": 0.0003,
  "placeopt__power__switching__total": 0.013,
  "placeopt__power__switching__total__pre_opt": 0.0114,
  "placeopt__power__total": 0.0333,
  "placeopt__power__total__pre_opt": 0.0398,
  "placeopt__runtime__total": "0:44.28",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.4257,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.5453,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -5.76,
  "placeopt__timing__setup__tns__pre_opt": -185918.7188,
  "placeopt__timing__setup__ws": -0.23,
  "placeopt__timing__setup__ws__pre_opt": -98.77,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-09-29 20:26",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "6e400acf-f13a-4794-baa8-7b6e7facb8a8",
  "run__flow__variant": "base",
  "synth__cpu__total": 148.64,
  "synth__design__instance__area__stdcell": 341603.04,
  "synth__design__instance__count__stdcell": 61842.0,
  "synth__mem__peak": 858704.0,
  "synth__runtime__total": "2:35.10",
  "total_time": "0:05:04.240000"
}