# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Fuzzy_1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Fuzzy_1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:48 on Nov 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Fuzzy_1.vo 
# -- Compiling module Fuzzy_1
# -- Compiling module hard_block
# 
# Top level modules:
# 	Fuzzy_1
# End time: 23:20:49 on Nov 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/Wanderson/Unifei/TFG/TFG\ Novo/Material\ proprio/Saida_defuzzy_corrigida/antes\ dos\ Filipes\ Flopes/_Proc_fuzzy {F:/Wanderson/Unifei/TFG/TFG Novo/Material proprio/Saida_defuzzy_corrigida/antes dos Filipes Flopes/_Proc_fuzzy/Fuzzy_1_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:49 on Nov 23,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Wanderson/Unifei/TFG/TFG Novo/Material proprio/Saida_defuzzy_corrigida/antes dos Filipes Flopes/_Proc_fuzzy" F:/Wanderson/Unifei/TFG/TFG Novo/Material proprio/Saida_defuzzy_corrigida/antes dos Filipes Flopes/_Proc_fuzzy/Fuzzy_1_tb.v 
# -- Compiling module Fuzzy_1_tb
# 
# Top level modules:
# 	Fuzzy_1_tb
# End time: 23:20:49 on Nov 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  Fuzzy_1_tb
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" Fuzzy_1_tb 
# Start time: 23:20:49 on Nov 23,2022
# Loading work.Fuzzy_1_tb
# Loading work.Fuzzy_1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 13147 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aline  Hostname: DESKTOP-T3S058L  ProcessID: 11020
#           Attempting to use alternate WLF file "./wlfte3zxqv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte3zxqv
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : F:/Wanderson/Unifei/TFG/TFG Novo/Material proprio/Saida_defuzzy_corrigida/antes dos Filipes Flopes/_Proc_fuzzy/Fuzzy_1_tb.v(59)
#    Time: 289 us  Iteration: 0  Instance: /Fuzzy_1_tb
# 1
# Break in Module Fuzzy_1_tb at F:/Wanderson/Unifei/TFG/TFG Novo/Material proprio/Saida_defuzzy_corrigida/antes dos Filipes Flopes/_Proc_fuzzy/Fuzzy_1_tb.v line 59
# End time: 23:25:02 on Nov 23,2022, Elapsed time: 0:04:13
# Errors: 0, Warnings: 3
