// Seed: 1575092314
module module_0;
  wire id_1, id_4;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  task id_4(output id_5);
    ;
    begin
      id_3 <= id_1(1, "" - 1'h0);
      id_3 <= 1;
    end
  endtask
  wire id_6;
  module_0();
endmodule
macromodule module_2;
  wire id_1 = id_1;
endmodule
module module_3 (
    input wor id_0,
    input wire id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    output tri id_6,
    output uwire id_7,
    input supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wand id_16,
    input supply1 void id_17,
    input supply0 id_18
);
  wire id_20, id_21, id_22;
  module_2();
endmodule
