Classic Timing Analyzer report for con_signal
Sun Dec 01 15:57:29 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.271 ns   ; sub  ; au_en ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 16.271 ns       ; sub   ; au_en     ;
; N/A   ; None              ; 15.846 ns       ; add   ; au_en     ;
; N/A   ; None              ; 15.211 ns       ; mova  ; au_en     ;
; N/A   ; None              ; 14.687 ns       ; sub   ; reg_we    ;
; N/A   ; None              ; 14.275 ns       ; add   ; reg_we    ;
; N/A   ; None              ; 14.003 ns       ; mova  ; reg_we    ;
; N/A   ; None              ; 13.851 ns       ; out1  ; au_en     ;
; N/A   ; None              ; 13.795 ns       ; movb  ; au_en     ;
; N/A   ; None              ; 13.320 ns       ; in1   ; reg_we    ;
; N/A   ; None              ; 13.034 ns       ; sub   ; mux_s     ;
; N/A   ; None              ; 12.815 ns       ; movi  ; reg_we    ;
; N/A   ; None              ; 12.654 ns       ; sm    ; ram_re    ;
; N/A   ; None              ; 12.625 ns       ; movc  ; reg_we    ;
; N/A   ; None              ; 12.609 ns       ; add   ; mux_s     ;
; N/A   ; None              ; 12.521 ns       ; g     ; pc_ld     ;
; N/A   ; None              ; 12.243 ns       ; sm    ; pc_in     ;
; N/A   ; None              ; 12.126 ns       ; in1   ; mux_s     ;
; N/A   ; None              ; 11.974 ns       ; mova  ; mux_s     ;
; N/A   ; None              ; 11.819 ns       ; movc  ; ram_re    ;
; N/A   ; None              ; 11.796 ns       ; jmp   ; pc_ld     ;
; N/A   ; None              ; 11.712 ns       ; movd  ; reg_we    ;
; N/A   ; None              ; 11.512 ns       ; movb  ; mux_s     ;
; N/A   ; None              ; 11.362 ns       ; jg    ; pc_ld     ;
; N/A   ; None              ; 11.283 ns       ; movi  ; mux_s     ;
; N/A   ; None              ; 11.037 ns       ; halt  ; sm_en     ;
; N/A   ; None              ; 10.967 ns       ; movi  ; ram_re    ;
; N/A   ; None              ; 10.915 ns       ; sub   ; gf_en     ;
; N/A   ; None              ; 10.910 ns       ; ir[2] ; reg_dr[0] ;
; N/A   ; None              ; 10.878 ns       ; sm    ; ir_ld     ;
; N/A   ; None              ; 10.864 ns       ; ir[3] ; reg_dr[1] ;
; N/A   ; None              ; 10.758 ns       ; ir[5] ; au_ac[1]  ;
; N/A   ; None              ; 10.757 ns       ; ir[1] ; reg_sr[1] ;
; N/A   ; None              ; 10.751 ns       ; ir[6] ; au_ac[2]  ;
; N/A   ; None              ; 10.746 ns       ; ir[4] ; au_ac[0]  ;
; N/A   ; None              ; 10.646 ns       ; ir[7] ; au_ac[3]  ;
; N/A   ; None              ; 10.549 ns       ; movi  ; pc_in     ;
; N/A   ; None              ; 10.546 ns       ; in1   ; in_en     ;
; N/A   ; None              ; 10.498 ns       ; movb  ; ram_wr    ;
; N/A   ; None              ; 10.292 ns       ; ir[0] ; reg_sr[0] ;
; N/A   ; None              ; 9.603 ns        ; out1  ; out_en    ;
+-------+-------------------+-----------------+-------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 01 15:57:29 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "s[0]$latch" is a latch
    Warning: Node "s[1]$latch" is a latch
Info: Longest tpd from source pin "sub" to destination pin "au_en" is 16.271 ns
    Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_129; Fanout = 3; PIN Node = 'sub'
    Info: 2: + IC(6.882 ns) + CELL(0.539 ns) = 8.355 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 2; COMB Node = 'reg_we~7'
    Info: 3: + IC(0.397 ns) + CELL(0.651 ns) = 9.403 ns; Loc. = LCCOMB_X27_Y5_N18; Fanout = 1; COMB Node = 'au_en~3'
    Info: 4: + IC(3.622 ns) + CELL(3.246 ns) = 16.271 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'au_en'
    Info: Total cell delay = 5.370 ns ( 33.00 % )
    Info: Total interconnect delay = 10.901 ns ( 67.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun Dec 01 15:57:29 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


