// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sat Jan 23 06:03:58 2021
// Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top base_threshold_accel_0_0 -prefix
//               base_threshold_accel_0_0_ design_1_threshold_accel_0_0_sim_netlist.v
// Design      : design_1_threshold_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_threshold_accel_0_0,threshold_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "threshold_accel,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module base_threshold_accel_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_BRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR" *) input [5:0]s_axi_control_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID" *) input s_axi_control_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY" *) output s_axi_control_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA" *) input [31:0]s_axi_control_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB" *) input [3:0]s_axi_control_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID" *) input s_axi_control_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY" *) output s_axi_control_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP" *) output [1:0]s_axi_control_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID" *) output s_axi_control_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY" *) input s_axi_control_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR" *) input [5:0]s_axi_control_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID" *) input s_axi_control_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY" *) output s_axi_control_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA" *) output [31:0]s_axi_control_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP" *) output [1:0]s_axi_control_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID" *) output s_axi_control_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 2e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [63:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [63:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 2e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem2_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_RRESP_UNCONNECTED;

  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  base_threshold_accel_0_0_threshold_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(1'b0),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .m_axi_gmem2_ARADDR(NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem2_ARBURST(NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARCACHE(NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem2_ARLOCK(NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARPROT(NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARQOS(NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARREADY(1'b0),
        .m_axi_gmem2_ARREGION(NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARSIZE(NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED),
        .m_axi_gmem2_AWADDR({\^m_axi_gmem2_AWADDR ,NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_AWBURST(NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWCACHE(NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN({NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem2_AWLEN }),
        .m_axi_gmem2_AWLOCK(NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWPROT(NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWQOS(NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWSIZE(NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP({1'b0,1'b0}),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(1'b0),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP({1'b0,1'b0}),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARREADY(s_axi_control_r_ARREADY),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWREADY(s_axi_control_r_AWREADY),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BRESP(NLW_inst_s_axi_control_r_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RRESP(NLW_inst_s_axi_control_r_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WREADY(s_axi_control_r_WREADY),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
endmodule

(* C_M_AXI_ADDR_WIDTH = "64" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module base_threshold_accel_0_0_threshold_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_r_AWVALID;
  output s_axi_control_r_AWREADY;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  output s_axi_control_r_WREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input s_axi_control_r_ARVALID;
  output s_axi_control_r_ARREADY;
  input [5:0]s_axi_control_r_ARADDR;
  output s_axi_control_r_RVALID;
  input s_axi_control_r_RREADY;
  output [31:0]s_axi_control_r_RDATA;
  output [1:0]s_axi_control_r_RRESP;
  output s_axi_control_r_BVALID;
  input s_axi_control_r_BREADY;
  output [1:0]s_axi_control_r_BRESP;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [63:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [63:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;

  wire \<const0> ;
  wire Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire [7:0]Array2xfMat_32_0_32_32_1_U0_in_mat_419_din;
  wire [61:0]Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARADDR;
  wire [8:0]Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARLEN;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire Array2xfMat_32_0_32_32_1_U0_n_10;
  wire Array2xfMat_32_0_32_32_1_U0_n_2;
  wire Array2xfMat_32_0_32_32_1_U0_n_3;
  wire Array2xfMat_32_0_32_32_1_U0_n_4;
  wire Array2xfMat_32_0_32_32_1_U0_n_5;
  wire Array2xfMat_32_0_32_32_1_U0_n_6;
  wire Array2xfMat_32_0_32_32_1_U0_n_7;
  wire Array2xfMat_32_0_32_32_1_U0_n_8;
  wire Array2xfMat_32_0_32_32_1_U0_n_86;
  wire Array2xfMat_32_0_32_32_1_U0_n_87;
  wire Array2xfMat_32_0_32_32_1_U0_n_9;
  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire Block_split1_proc21_U0_n_1;
  wire [7:0]\SRL_SIG_reg[0]_5 ;
  wire [7:0]\SRL_SIG_reg[1]_6 ;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire Threshold_0_0_32_32_1_U0_n_10;
  wire Threshold_0_0_32_32_1_U0_n_4;
  wire Threshold_0_0_32_32_1_U0_n_7;
  wire Threshold_0_0_32_32_1_U0_n_9;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_2;
  wire ap_CS_fsm_state1_8;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_9;
  wire ap_CS_fsm_state6;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0;
  wire [72:64]\bus_read/data_p2 ;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_write/buff_wdata/push ;
  wire [72:64]\bus_write/data_p2 ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire [31:0]cols;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_2;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem1_m_axi_U_n_13;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_m_axi_U_n_23;
  wire gmem2_m_axi_U_n_4;
  wire grp_Mat2Axi_fu_60_out_mat_420_read;
  wire i_V_reg_99;
  wire icmp_ln878_fu_139_p2;
  wire [63:2]img_inp;
  wire [63:2]img_inp_c_dout;
  wire img_inp_c_empty_n;
  wire img_inp_c_full_n;
  wire [63:2]img_out;
  wire img_out_c_U_n_10;
  wire img_out_c_U_n_11;
  wire img_out_c_U_n_12;
  wire img_out_c_U_n_13;
  wire img_out_c_U_n_3;
  wire img_out_c_U_n_6;
  wire img_out_c_U_n_7;
  wire img_out_c_U_n_8;
  wire img_out_c_U_n_9;
  wire [63:2]img_out_c_dout;
  wire img_out_c_empty_n;
  wire in_mat_cols_c10_U_n_1;
  wire [15:0]in_mat_cols_c10_dout;
  wire in_mat_cols_c10_empty_n;
  wire [31:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_0;
  wire in_mat_data_U_n_1;
  wire [7:1]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire [15:0]in_mat_rows_c9_dout;
  wire in_mat_rows_c9_full_n;
  wire in_mat_rows_c_U_n_0;
  wire [31:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_4;
  wire mOutPtr110_out_7;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [7:0]maxval;
  wire [7:0]maxval_c_dout;
  wire maxval_c_empty_n;
  wire maxval_c_full_n;
  wire [7:0]maxval_read_reg_172;
  wire [31:0]out_mat_cols_c_dout;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_data_U_n_0;
  wire [7:0]out_mat_data_dout;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire [31:0]out_mat_rows_c_dout;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire [7:0]thresh;
  wire [7:0]thresh_c_dout;
  wire thresh_c_empty_n;
  wire thresh_c_full_n;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  wire [61:0]xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR;
  wire [8:0]xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [31:0]xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_10;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_11;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_12;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_13;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_14;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_15;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_16;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_4;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_5;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_6;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_7;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_8;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_9;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_92;
  wire xfMat2Array_32_0_32_32_1_1_U0_n_94;

  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  base_threshold_accel_0_0_threshold_accel_Array2xfMat_32_0_32_32_1_s Array2xfMat_32_0_32_32_1_U0
       (.Array2xfMat_32_0_32_32_1_U0_ap_ready(Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .D({Array2xfMat_32_0_32_32_1_U0_n_2,Array2xfMat_32_0_32_32_1_U0_n_3,Array2xfMat_32_0_32_32_1_U0_n_4,Array2xfMat_32_0_32_32_1_U0_n_5,Array2xfMat_32_0_32_32_1_U0_n_6,Array2xfMat_32_0_32_32_1_U0_n_7,Array2xfMat_32_0_32_32_1_U0_n_8,Array2xfMat_32_0_32_32_1_U0_n_9,Array2xfMat_32_0_32_32_1_U0_n_10}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][8] ({Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARLEN,Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARADDR}),
        .\SRL_SIG_reg[1][0] (gmem1_RVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter10_reg(Array2xfMat_32_0_32_32_1_U0_n_86),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Array2xfMat_32_0_32_32_1_U0_n_87),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0(img_out_c_U_n_3),
        .\data_p1_reg[72] (gmem1_m_axi_U_n_13),
        .\data_p1_reg[72]_0 (\bus_read/data_p2 ),
        .\dstMat_cols_read_reg_106_reg[31]_0 (in_mat_cols_c_dout),
        .\dstMat_rows_read_reg_101_reg[31]_0 (in_mat_rows_c_dout),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_180_reg[31] (gmem1_RDATA),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_full_n_reg(shiftReg_ce),
        .\localbuffer2_V_reg_1026_reg[7] (Array2xfMat_32_0_32_32_1_U0_in_mat_419_din),
        .\srcPtr_read_reg_96_reg[63]_0 (img_inp_c_dout));
  base_threshold_accel_0_0_threshold_accel_Block_split1_proc21 Block_split1_proc21_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\mOutPtr_reg[1] (ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Block_split1_proc21_U0_n_1),
        .start_once_reg_reg_1(control_s_axi_U_n_2));
  GND GND
       (.G(\<const0> ));
  base_threshold_accel_0_0_threshold_accel_Threshold_0_0_32_32_1_s Threshold_0_0_32_32_1_U0
       (.CO(icmp_ln878_fu_139_p2),
        .D(in_mat_cols_c10_dout),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state2,ap_CS_fsm_state1_2}),
        .SR(i_V_reg_99),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\height_reg_182_reg[15]_0 (in_mat_rows_c9_dout),
        .\icmp_ln886_reg_205[0]_i_7_0 (\SRL_SIG_reg[1]_6 ),
        .\icmp_ln886_reg_205[0]_i_7_1 (\SRL_SIG_reg[0]_5 ),
        .\icmp_ln886_reg_205[0]_i_7_2 (in_mat_data_U_n_0),
        .\icmp_ln886_reg_205_reg[0]_0 (Threshold_0_0_32_32_1_U0_n_10),
        .in_mat_data_dout({in_mat_data_dout[7],in_mat_data_dout[5],in_mat_data_dout[3],in_mat_data_dout[1]}),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .internal_empty_n_reg(Threshold_0_0_32_32_1_U0_n_7),
        .internal_empty_n_reg_0(Threshold_0_0_32_32_1_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_1),
        .mOutPtr110_out_0(mOutPtr110_out),
        .\mOutPtr_reg[0] (Threshold_0_0_32_32_1_U0_n_4),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_1),
        .\mOutPtr_reg[0]_1 (Array2xfMat_32_0_32_32_1_U0_n_86),
        .\mOutPtr_reg[2] (control_s_axi_U_n_0),
        .\maxval_read_reg_172_reg[7]_0 (maxval_read_reg_172),
        .\maxval_read_reg_172_reg[7]_1 (maxval_c_dout),
        .out(thresh_c_dout),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_0),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Array2xfMat_32_0_32_32_1_U0_n_87),
        .Q(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_out_c_U_n_13),
        .Q(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_control_r_s_axi control_r_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_r_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_r_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_r_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_inp(img_inp),
        .img_out(img_out),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
  base_threshold_accel_0_0_threshold_accel_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg(control_s_axi_U_n_0),
        .ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0(control_s_axi_U_n_2),
        .cols(cols),
        .interrupt(interrupt),
        .maxval(maxval),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0),
        .start_once_reg_reg_0(img_out_c_U_n_3),
        .thresh(thresh),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_done(xfMat2Array_32_0_32_32_1_1_U0_ap_done));
  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi gmem1_m_axi_U
       (.Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .\FSM_sequential_state_reg[1] (gmem1_m_axi_U_n_13),
        .Q(gmem1_RVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem1_ARLEN ),
        .\data_p1_reg[31] (gmem1_RDATA),
        .\data_p1_reg[72] ({Array2xfMat_32_0_32_32_1_U0_n_2,Array2xfMat_32_0_32_32_1_U0_n_3,Array2xfMat_32_0_32_32_1_U0_n_4,Array2xfMat_32_0_32_32_1_U0_n_5,Array2xfMat_32_0_32_32_1_U0_n_6,Array2xfMat_32_0_32_32_1_U0_n_7,Array2xfMat_32_0_32_32_1_U0_n_8,Array2xfMat_32_0_32_32_1_U0_n_9,Array2xfMat_32_0_32_32_1_U0_n_10}),
        .\data_p2_reg[72] (\bus_read/data_p2 ),
        .\data_p2_reg[72]_0 ({Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARLEN,Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARADDR}),
        .full_n_reg(m_axi_gmem1_RREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi gmem2_m_axi_U
       (.D({xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR}),
        .E(\bus_write/rs_wreq/load_p2 ),
        .\FSM_sequential_state_reg[0] (gmem2_m_axi_U_n_23),
        .Q(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA),
        .WEBWE(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem2_AWLEN ),
        .\data_p1_reg[72] ({xfMat2Array_32_0_32_32_1_1_U0_n_7,xfMat2Array_32_0_32_32_1_1_U0_n_8,xfMat2Array_32_0_32_32_1_1_U0_n_9,xfMat2Array_32_0_32_32_1_1_U0_n_10,xfMat2Array_32_0_32_32_1_1_U0_n_11,xfMat2Array_32_0_32_32_1_1_U0_n_12,xfMat2Array_32_0_32_32_1_1_U0_n_13,xfMat2Array_32_0_32_32_1_1_U0_n_14,xfMat2Array_32_0_32_32_1_1_U0_n_15}),
        .\data_p2_reg[72] (\bus_write/data_p2 ),
        .data_vld_reg(gmem2_m_axi_U_n_4),
        .data_vld_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_5),
        .empty_n_reg(xfMat2Array_32_0_32_32_1_1_U0_n_16),
        .full_n_reg(m_axi_gmem2_BREADY),
        .full_n_reg_0(m_axi_gmem2_RREADY),
        .full_n_reg_1(xfMat2Array_32_0_32_32_1_1_U0_n_4),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .m_axi_gmem2_AWADDR(\^m_axi_gmem2_AWADDR ),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .\pout_reg[2] (xfMat2Array_32_0_32_32_1_1_U0_n_6),
        .push(\bus_write/buff_wdata/push ),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x img_inp_c_U
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .\SRL_SIG_reg[1][2] (img_out_c_U_n_3),
        .\SRL_SIG_reg[1][63] (img_inp_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(img_inp),
        .img_inp_c_empty_n(img_inp_c_empty_n),
        .img_inp_c_full_n(img_inp_c_full_n),
        .internal_empty_n_reg_0(img_out_c_U_n_8));
  base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0 img_out_c_U
       (.Array2xfMat_32_0_32_32_1_U0_ap_ready(Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .Q(ap_CS_fsm_state1_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg(img_out_c_U_n_13),
        .ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_n_0),
        .img_inp_c_full_n(img_inp_c_full_n),
        .img_out_c_empty_n(img_out_c_empty_n),
        .in(img_out),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_full_n_reg_0(img_out_c_U_n_3),
        .internal_full_n_reg_1(img_out_c_U_n_6),
        .internal_full_n_reg_2(img_out_c_U_n_7),
        .internal_full_n_reg_3(img_out_c_U_n_8),
        .internal_full_n_reg_4(img_out_c_U_n_9),
        .internal_full_n_reg_5(img_out_c_U_n_10),
        .internal_full_n_reg_6(img_out_c_U_n_11),
        .internal_full_n_reg_7(img_out_c_U_n_12),
        .mOutPtr110_out(mOutPtr110_out_4),
        .mOutPtr110_out_0(mOutPtr110_out_3),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_0),
        .maxval_c_full_n(maxval_c_full_n),
        .out(img_out_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .thresh_c_full_n(thresh_c_full_n),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1 in_mat_cols_c10_U
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .D(in_mat_cols_c10_dout),
        .\SRL_SIG_reg[1][0] (in_mat_rows_c_U_n_0),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_cols_c_dout[15:0]),
        .img_inp_c_empty_n(img_inp_c_empty_n),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .internal_full_n_reg_0(in_mat_cols_c10_U_n_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0 in_mat_cols_c_U
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .\SRL_SIG_reg[1][0] (img_out_c_U_n_3),
        .\SRL_SIG_reg[1][31] (in_mat_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .internal_empty_n_reg_0(img_out_c_U_n_7));
  base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S in_mat_data_U
       (.D(Array2xfMat_32_0_32_32_1_U0_in_mat_419_din),
        .E(shiftReg_ce),
        .Q(\SRL_SIG_reg[1]_6 ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0]_5 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_data_dout({in_mat_data_dout[7],in_mat_data_dout[5],in_mat_data_dout[3],in_mat_data_dout[1]}),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_1),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_1),
        .\mOutPtr_reg[0]_1 (Threshold_0_0_32_32_1_U0_n_4),
        .\mOutPtr_reg[1]_0 (in_mat_data_U_n_0),
        .\mOutPtr_reg[1]_1 (Threshold_0_0_32_32_1_U0_n_9),
        .shiftReg_addr(shiftReg_addr));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1 in_mat_rows_c9_U
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .D(in_mat_rows_c_dout[15:0]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state1_2}),
        .SR(i_V_reg_99),
        .\SRL_SIG_reg[1][15] (in_mat_rows_c9_dout),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_cols_c10_empty_n(in_mat_cols_c10_empty_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .internal_empty_n_reg_0(in_mat_cols_c10_U_n_1),
        .maxval_c_empty_n(maxval_c_empty_n),
        .thresh_c_empty_n(thresh_c_empty_n));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2 in_mat_rows_c_U
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][0] (img_out_c_U_n_3),
        .\SRL_SIG_reg[1][31] (in_mat_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .in(rows),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .internal_empty_n_reg_0(in_mat_rows_c_U_n_0),
        .internal_empty_n_reg_1(img_out_c_U_n_6));
  base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S maxval_c_U
       (.Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(maxval),
        .\mOutPtr_reg[0]_0 (img_out_c_U_n_3),
        .\mOutPtr_reg[2]_0 (img_out_c_U_n_12),
        .maxval_c_empty_n(maxval_c_empty_n),
        .maxval_c_full_n(maxval_c_full_n),
        .out(maxval_c_dout));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x out_mat_cols_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0]_0 (img_out_c_U_n_3),
        .\mOutPtr_reg[2]_0 (img_out_c_U_n_10),
        .out(out_mat_cols_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_cols_c_full_n(out_mat_cols_c_full_n),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3 out_mat_data_U
       (.D(out_mat_data_dout),
        .E(grp_Mat2Axi_fu_60_out_mat_420_read),
        .Q(ap_CS_fsm_state2_9),
        .\SRL_SIG_reg[0][0] (Threshold_0_0_32_32_1_U0_n_10),
        .\SRL_SIG_reg[0][7] (maxval_read_reg_172),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_94),
        .mOutPtr110_out(mOutPtr110_out_7),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_0),
        .\mOutPtr_reg[0]_1 (xfMat2Array_32_0_32_32_1_1_U0_n_92),
        .\mOutPtr_reg[1]_0 (Threshold_0_0_32_32_1_U0_n_7),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .shiftReg_ce(shiftReg_ce_0));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4 out_mat_rows_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0]_0 (img_out_c_U_n_3),
        .\mOutPtr_reg[2]_0 (img_out_c_U_n_11),
        .out(out_mat_rows_c_dout),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .out_mat_rows_c_full_n(out_mat_rows_c_full_n),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  base_threshold_accel_0_0_threshold_accel_start_for_Threshold_0_0_32_32_1_U0 start_for_Threshold_0_0_32_32_1_U0_U
       (.CO(icmp_ln878_fu_139_p2),
        .Q(ap_CS_fsm_state2),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1]_0 (Block_split1_proc21_U0_n_1),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_0),
        .start_for_Threshold_0_0_32_32_1_U0_full_n(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg));
  base_threshold_accel_0_0_threshold_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0 start_for_xfMat2Array_32_0_32_32_1_1_U0_U
       (.Q(ap_CS_fsm_state1_2),
        .Threshold_0_0_32_32_1_U0_ap_start(Threshold_0_0_32_32_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .int_ap_idle_reg(ap_CS_fsm_state1_8),
        .int_ap_idle_reg_0(ap_CS_fsm_state1),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_0),
        .start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_done(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start));
  base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5 thresh_c_U
       (.Threshold_0_0_32_32_1_U0_maxval_read(Threshold_0_0_32_32_1_U0_maxval_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(thresh),
        .\mOutPtr_reg[0]_0 (img_out_c_U_n_3),
        .\mOutPtr_reg[2]_0 (img_out_c_U_n_9),
        .out(thresh_c_dout),
        .thresh_c_empty_n(thresh_c_empty_n),
        .thresh_c_full_n(thresh_c_full_n));
  base_threshold_accel_0_0_threshold_accel_xfMat2Array_32_0_32_32_1_1_s xfMat2Array_32_0_32_32_1_1_U0
       (.D({xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWADDR}),
        .E(\bus_write/rs_wreq/load_p2 ),
        .Q({ap_CS_fsm_state2_9,ap_CS_fsm_state1_8}),
        .WEBWE(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(grp_Mat2Axi_fu_60_out_mat_420_read),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[72] (\bus_write/data_p2 ),
        .\data_p1_reg[72]_0 (gmem2_m_axi_U_n_23),
        .\data_p2_reg[72] ({xfMat2Array_32_0_32_32_1_1_U0_n_7,xfMat2Array_32_0_32_32_1_1_U0_n_8,xfMat2Array_32_0_32_32_1_1_U0_n_9,xfMat2Array_32_0_32_32_1_1_U0_n_10,xfMat2Array_32_0_32_32_1_1_U0_n_11,xfMat2Array_32_0_32_32_1_1_U0_n_12,xfMat2Array_32_0_32_32_1_1_U0_n_13,xfMat2Array_32_0_32_32_1_1_U0_n_14,xfMat2Array_32_0_32_32_1_1_U0_n_15}),
        .data_vld_reg(xfMat2Array_32_0_32_32_1_1_U0_n_4),
        .data_vld_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_5),
        .\dstPtr_read_reg_74_reg[63]_0 (img_out_c_dout),
        .empty_n_reg(gmem2_m_axi_U_n_4),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\icmp_ln878_reg_163_reg[0] (xfMat2Array_32_0_32_32_1_1_U0_n_6),
        .\icmp_ln878_reg_163_reg[0]_0 (xfMat2Array_32_0_32_32_1_1_U0_n_16),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(xfMat2Array_32_0_32_32_1_1_U0_n_92),
        .internal_empty_n_reg_0(xfMat2Array_32_0_32_32_1_1_U0_n_94),
        .mOutPtr110_out(mOutPtr110_out_7),
        .\mOutPtr_reg[0] (Threshold_0_0_32_32_1_U0_n_7),
        .\mOutPtr_reg[0]_0 (out_mat_data_U_n_0),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .push(\bus_write/buff_wdata/push ),
        .\srcMat_cols_read_reg_84_reg[31]_0 (out_mat_cols_c_dout),
        .\srcMat_rows_read_reg_79_reg[31]_0 (out_mat_rows_c_dout),
        .\tmp_V_reg_428_reg[7] (out_mat_data_dout),
        .\tmp_reg_182_reg[31] (xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_WDATA),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_done(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
endmodule

module base_threshold_accel_0_0_threshold_accel_Array2xfMat_32_0_32_32_1_s
   (E,
    Q,
    D,
    Array2xfMat_32_0_32_32_1_U0_ap_ready,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
    \SRL_SIG_reg[0][8] ,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter10_reg,
    ap_rst_n_0,
    \localbuffer2_V_reg_1026_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    gmem1_ARREADY,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    ap_rst_n,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_full_n,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0,
    ap_start,
    \dstMat_rows_read_reg_101_reg[31]_0 ,
    \dstMat_cols_read_reg_106_reg[31]_0 ,
    \srcPtr_read_reg_96_reg[63]_0 ,
    \gmem1_addr_read_reg_180_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [8:0]D;
  output Array2xfMat_32_0_32_32_1_U0_ap_ready;
  output Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  output [70:0]\SRL_SIG_reg[0][8] ;
  output Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter10_reg;
  output ap_rst_n_0;
  output [7:0]\localbuffer2_V_reg_1026_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem1_ARREADY;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input ap_rst_n;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input in_mat_data_full_n;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0;
  input ap_start;
  input [31:0]\dstMat_rows_read_reg_101_reg[31]_0 ;
  input [31:0]\dstMat_cols_read_reg_106_reg[31]_0 ;
  input [61:0]\srcPtr_read_reg_96_reg[63]_0 ;
  input [31:0]\gmem1_addr_read_reg_180_reg[31] ;

  wire Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [70:0]\SRL_SIG_reg[0][8] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter10_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire [31:0]dstMat_cols_read_reg_106;
  wire [31:0]\dstMat_cols_read_reg_106_reg[31]_0 ;
  wire [31:0]dstMat_rows_read_reg_101;
  wire [31:0]\dstMat_rows_read_reg_101_reg[31]_0 ;
  wire gmem1_ARREADY;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31] ;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_n_86;
  wire grp_Axi2Mat_fu_82_n_90;
  wire grp_Axi2Mat_fu_82_n_91;
  wire in_mat_data_full_n;
  wire [0:0]internal_full_n_reg;
  wire [7:0]\localbuffer2_V_reg_1026_reg[7] ;
  wire [63:2]srcPtr_read_reg_96;
  wire [61:0]\srcPtr_read_reg_96_reg[63]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_90),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_91),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [0]),
        .Q(dstMat_cols_read_reg_106[0]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [10]),
        .Q(dstMat_cols_read_reg_106[10]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [11]),
        .Q(dstMat_cols_read_reg_106[11]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [12]),
        .Q(dstMat_cols_read_reg_106[12]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [13]),
        .Q(dstMat_cols_read_reg_106[13]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [14]),
        .Q(dstMat_cols_read_reg_106[14]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [15]),
        .Q(dstMat_cols_read_reg_106[15]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [16]),
        .Q(dstMat_cols_read_reg_106[16]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [17]),
        .Q(dstMat_cols_read_reg_106[17]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [18]),
        .Q(dstMat_cols_read_reg_106[18]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [19]),
        .Q(dstMat_cols_read_reg_106[19]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [1]),
        .Q(dstMat_cols_read_reg_106[1]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [20]),
        .Q(dstMat_cols_read_reg_106[20]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [21]),
        .Q(dstMat_cols_read_reg_106[21]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [22]),
        .Q(dstMat_cols_read_reg_106[22]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [23]),
        .Q(dstMat_cols_read_reg_106[23]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [24]),
        .Q(dstMat_cols_read_reg_106[24]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [25]),
        .Q(dstMat_cols_read_reg_106[25]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [26]),
        .Q(dstMat_cols_read_reg_106[26]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [27]),
        .Q(dstMat_cols_read_reg_106[27]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [28]),
        .Q(dstMat_cols_read_reg_106[28]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [29]),
        .Q(dstMat_cols_read_reg_106[29]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [2]),
        .Q(dstMat_cols_read_reg_106[2]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [30]),
        .Q(dstMat_cols_read_reg_106[30]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [31]),
        .Q(dstMat_cols_read_reg_106[31]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [3]),
        .Q(dstMat_cols_read_reg_106[3]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [4]),
        .Q(dstMat_cols_read_reg_106[4]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [5]),
        .Q(dstMat_cols_read_reg_106[5]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [6]),
        .Q(dstMat_cols_read_reg_106[6]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [7]),
        .Q(dstMat_cols_read_reg_106[7]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [8]),
        .Q(dstMat_cols_read_reg_106[8]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [9]),
        .Q(dstMat_cols_read_reg_106[9]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [0]),
        .Q(dstMat_rows_read_reg_101[0]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [10]),
        .Q(dstMat_rows_read_reg_101[10]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [11]),
        .Q(dstMat_rows_read_reg_101[11]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [12]),
        .Q(dstMat_rows_read_reg_101[12]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [13]),
        .Q(dstMat_rows_read_reg_101[13]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [14]),
        .Q(dstMat_rows_read_reg_101[14]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [15]),
        .Q(dstMat_rows_read_reg_101[15]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [16]),
        .Q(dstMat_rows_read_reg_101[16]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [17]),
        .Q(dstMat_rows_read_reg_101[17]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [18]),
        .Q(dstMat_rows_read_reg_101[18]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [19]),
        .Q(dstMat_rows_read_reg_101[19]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [1]),
        .Q(dstMat_rows_read_reg_101[1]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [20]),
        .Q(dstMat_rows_read_reg_101[20]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [21]),
        .Q(dstMat_rows_read_reg_101[21]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [22]),
        .Q(dstMat_rows_read_reg_101[22]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [23]),
        .Q(dstMat_rows_read_reg_101[23]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [24]),
        .Q(dstMat_rows_read_reg_101[24]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [25]),
        .Q(dstMat_rows_read_reg_101[25]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [26]),
        .Q(dstMat_rows_read_reg_101[26]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [27]),
        .Q(dstMat_rows_read_reg_101[27]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [28]),
        .Q(dstMat_rows_read_reg_101[28]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [29]),
        .Q(dstMat_rows_read_reg_101[29]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [2]),
        .Q(dstMat_rows_read_reg_101[2]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [30]),
        .Q(dstMat_rows_read_reg_101[30]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [31]),
        .Q(dstMat_rows_read_reg_101[31]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [3]),
        .Q(dstMat_rows_read_reg_101[3]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [4]),
        .Q(dstMat_rows_read_reg_101[4]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [5]),
        .Q(dstMat_rows_read_reg_101[5]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [6]),
        .Q(dstMat_rows_read_reg_101[6]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [7]),
        .Q(dstMat_rows_read_reg_101[7]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [8]),
        .Q(dstMat_rows_read_reg_101[8]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [9]),
        .Q(dstMat_rows_read_reg_101[9]),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_Axi2Mat grp_Axi2Mat_fu_82
       (.Array2xfMat_32_0_32_32_1_U0_ap_ready(Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][31] (dstMat_rows_read_reg_101),
        .\SRL_SIG_reg[0][31]_0 (dstMat_cols_read_reg_106),
        .\SRL_SIG_reg[0][63] (srcPtr_read_reg_96),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm),
        .\ap_CS_fsm_reg[0]_0 (ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0),
        .\ap_CS_fsm_reg[1] (grp_Axi2Mat_fu_82_n_86),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(grp_Axi2Mat_fu_82_n_90),
        .ap_enable_reg_pp0_iter10_reg(ap_enable_reg_pp0_iter10_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(grp_Axi2Mat_fu_82_n_91),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_180_reg[31] (\gmem1_addr_read_reg_180_reg[31] ),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\localbuffer2_V_reg_1026_reg[7] (\localbuffer2_V_reg_1026_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Axi2Mat_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_86),
        .Q(grp_Axi2Mat_fu_82_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \srcPtr_read_reg_96_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [8]),
        .Q(srcPtr_read_reg_96[10]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [9]),
        .Q(srcPtr_read_reg_96[11]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [10]),
        .Q(srcPtr_read_reg_96[12]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [11]),
        .Q(srcPtr_read_reg_96[13]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [12]),
        .Q(srcPtr_read_reg_96[14]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [13]),
        .Q(srcPtr_read_reg_96[15]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [14]),
        .Q(srcPtr_read_reg_96[16]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [15]),
        .Q(srcPtr_read_reg_96[17]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [16]),
        .Q(srcPtr_read_reg_96[18]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [17]),
        .Q(srcPtr_read_reg_96[19]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [18]),
        .Q(srcPtr_read_reg_96[20]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [19]),
        .Q(srcPtr_read_reg_96[21]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [20]),
        .Q(srcPtr_read_reg_96[22]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [21]),
        .Q(srcPtr_read_reg_96[23]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [22]),
        .Q(srcPtr_read_reg_96[24]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [23]),
        .Q(srcPtr_read_reg_96[25]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [24]),
        .Q(srcPtr_read_reg_96[26]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [25]),
        .Q(srcPtr_read_reg_96[27]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [26]),
        .Q(srcPtr_read_reg_96[28]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [27]),
        .Q(srcPtr_read_reg_96[29]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [0]),
        .Q(srcPtr_read_reg_96[2]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [28]),
        .Q(srcPtr_read_reg_96[30]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [29]),
        .Q(srcPtr_read_reg_96[31]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [30]),
        .Q(srcPtr_read_reg_96[32]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [31]),
        .Q(srcPtr_read_reg_96[33]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [32]),
        .Q(srcPtr_read_reg_96[34]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [33]),
        .Q(srcPtr_read_reg_96[35]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [34]),
        .Q(srcPtr_read_reg_96[36]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[37] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [35]),
        .Q(srcPtr_read_reg_96[37]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[38] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [36]),
        .Q(srcPtr_read_reg_96[38]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[39] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [37]),
        .Q(srcPtr_read_reg_96[39]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [1]),
        .Q(srcPtr_read_reg_96[3]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[40] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [38]),
        .Q(srcPtr_read_reg_96[40]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[41] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [39]),
        .Q(srcPtr_read_reg_96[41]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[42] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [40]),
        .Q(srcPtr_read_reg_96[42]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[43] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [41]),
        .Q(srcPtr_read_reg_96[43]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[44] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [42]),
        .Q(srcPtr_read_reg_96[44]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[45] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [43]),
        .Q(srcPtr_read_reg_96[45]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[46] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [44]),
        .Q(srcPtr_read_reg_96[46]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[47] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [45]),
        .Q(srcPtr_read_reg_96[47]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[48] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [46]),
        .Q(srcPtr_read_reg_96[48]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[49] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [47]),
        .Q(srcPtr_read_reg_96[49]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [2]),
        .Q(srcPtr_read_reg_96[4]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[50] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [48]),
        .Q(srcPtr_read_reg_96[50]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[51] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [49]),
        .Q(srcPtr_read_reg_96[51]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[52] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [50]),
        .Q(srcPtr_read_reg_96[52]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[53] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [51]),
        .Q(srcPtr_read_reg_96[53]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[54] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [52]),
        .Q(srcPtr_read_reg_96[54]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[55] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [53]),
        .Q(srcPtr_read_reg_96[55]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[56] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [54]),
        .Q(srcPtr_read_reg_96[56]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[57] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [55]),
        .Q(srcPtr_read_reg_96[57]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[58] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [56]),
        .Q(srcPtr_read_reg_96[58]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[59] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [57]),
        .Q(srcPtr_read_reg_96[59]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [3]),
        .Q(srcPtr_read_reg_96[5]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[60] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [58]),
        .Q(srcPtr_read_reg_96[60]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[61] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [59]),
        .Q(srcPtr_read_reg_96[61]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[62] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [60]),
        .Q(srcPtr_read_reg_96[62]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[63] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [61]),
        .Q(srcPtr_read_reg_96[63]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [4]),
        .Q(srcPtr_read_reg_96[6]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [5]),
        .Q(srcPtr_read_reg_96[7]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [6]),
        .Q(srcPtr_read_reg_96[8]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [7]),
        .Q(srcPtr_read_reg_96[9]),
        .R(1'b0));
endmodule

module base_threshold_accel_0_0_threshold_accel_Axi2AxiStream
   (E,
    shiftReg_ce,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
    \i_V_reg_98_reg[2]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[9]_2 ,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
    \ap_CS_fsm_reg[9]_3 ,
    \gmem1_addr_reg_160_reg[61]_0 ,
    \gmem1_addr_read_reg_180_reg[31]_0 ,
    S,
    ap_clk,
    Q,
    gmem1_ARREADY,
    ap_rst_n,
    ldata_full_n,
    \SRL_SIG_reg[1][0] ,
    \ap_CS_fsm_reg[9]_4 ,
    icmp_ln1024_fu_145_p2_carry_0,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    grp_Axi2Mat_fu_82_ap_start_reg,
    din_c_empty_n,
    axibound_V_empty_n,
    grp_Axi2Mat_fu_82_ap_ready,
    ap_rst_n_inv,
    out,
    \gmem1_addr_read_reg_180_reg[31]_1 );
  output [0:0]E;
  output shiftReg_ce;
  output ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg;
  output Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  output [2:0]\i_V_reg_98_reg[2]_0 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output [0:0]\ap_CS_fsm_reg[9]_1 ;
  output \ap_CS_fsm_reg[9]_2 ;
  output Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  output \ap_CS_fsm_reg[9]_3 ;
  output [61:0]\gmem1_addr_reg_160_reg[61]_0 ;
  output [31:0]\gmem1_addr_read_reg_180_reg[31]_0 ;
  input [0:0]S;
  input ap_clk;
  input [1:0]Q;
  input gmem1_ARREADY;
  input ap_rst_n;
  input ldata_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \ap_CS_fsm_reg[9]_4 ;
  input [5:0]icmp_ln1024_fu_145_p2_carry_0;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input din_c_empty_n;
  input axibound_V_empty_n;
  input grp_Axi2Mat_fu_82_ap_ready;
  input ap_rst_n_inv;
  input [61:0]out;
  input [31:0]\gmem1_addr_read_reg_180_reg[31]_1 ;

  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm[9]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire [0:0]\ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire \ap_CS_fsm_reg[9]_3 ;
  wire \ap_CS_fsm_reg[9]_4 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire gmem1_ARREADY;
  wire \gmem1_addr_read_reg_180[31]_i_2_n_0 ;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31]_0 ;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31]_1 ;
  wire gmem1_addr_reg_1600;
  wire [61:0]\gmem1_addr_reg_160_reg[61]_0 ;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [8:0]i_V_3_fu_139_p2;
  wire i_V_reg_98;
  wire i_V_reg_980;
  wire \i_V_reg_98[2]_i_1_n_0 ;
  wire \i_V_reg_98[3]_i_1_n_0 ;
  wire \i_V_reg_98[5]_i_1_n_0 ;
  wire \i_V_reg_98[6]_i_1_n_0 ;
  wire \i_V_reg_98[8]_i_4_n_0 ;
  wire [8:3]i_V_reg_98_reg;
  wire [2:0]\i_V_reg_98_reg[2]_0 ;
  wire [5:0]icmp_ln1024_fu_145_p2_carry_0;
  wire icmp_ln1024_fu_145_p2_carry_i_1_n_0;
  wire icmp_ln1024_fu_145_p2_carry_i_2_n_0;
  wire icmp_ln1024_fu_145_p2_carry_n_2;
  wire icmp_ln1024_fu_145_p2_carry_n_3;
  wire \icmp_ln1024_reg_176[0]_i_1_n_0 ;
  wire icmp_ln1024_reg_176_pp0_iter1_reg;
  wire \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1024_reg_176_reg_n_0_[0] ;
  wire ldata_full_n;
  wire [61:0]out;
  wire p_9_in;
  wire shiftReg_ce;
  wire [3:3]NLW_icmp_ln1024_fu_145_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1024_fu_145_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000444000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(gmem1_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(icmp_ln1024_reg_176_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ldata_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEAFAFAFAFAFAFAFA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[9]_1 ),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_Axi2Mat_fu_82_ap_start_reg),
        .I4(din_c_empty_n),
        .I5(axibound_V_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[9]_4 ),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\ap_CS_fsm_reg_n_0_[3] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[6] ),
        .I1(\ap_CS_fsm_reg_n_0_[2] ),
        .I2(\ap_CS_fsm_reg[9]_1 ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(gmem1_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem1_ARREADY),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg),
        .I1(\ap_CS_fsm_reg[9]_4 ),
        .I2(\ap_CS_fsm[9]_i_4_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[9]_i_2__0 
       (.I0(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(din_c_empty_n),
        .I4(axibound_V_empty_n),
        .O(ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[9]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg[9]_1 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[9]_1 ),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[72]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state2),
        .I3(gmem1_ARREADY),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \gmem1_addr_read_reg_180[31]_i_1 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gmem1_addr_read_reg_180[31]_i_2 
       (.I0(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(ldata_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(icmp_ln1024_reg_176_pp0_iter1_reg),
        .O(\gmem1_addr_read_reg_180[31]_i_2_n_0 ));
  FDRE \gmem1_addr_read_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [0]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [10]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [11]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [12]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [13]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [14]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [15]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [16]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [17]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [18]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [19]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [1]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [20]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [21]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [22]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [23]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[24] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [24]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[25] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [25]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[26] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [26]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[27] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [27]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[28] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [28]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[29] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [29]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [2]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[30] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [30]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[31] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [31]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [3]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [4]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [5]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [6]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [7]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [8]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem1_addr_read_reg_180_reg[31]_1 [9]),
        .Q(\gmem1_addr_read_reg_180_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem1_addr_reg_160[61]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[9]_4 ),
        .O(gmem1_addr_reg_1600));
  FDRE \gmem1_addr_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[0]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[10]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[11]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[12]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[13]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[14]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[15]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[16]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[17]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[18]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[19]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[1]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[20]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[21]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[22]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[23]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[24]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[25]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[26]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[27]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[28]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[29]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[2]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[30]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[31]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[32] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[32]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[33] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[33]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[34] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[34]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[35] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[35]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[36] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[36]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[37] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[37]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[38] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[38]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[39] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[39]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[3]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[40] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[40]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[41] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[41]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[42] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[42]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[43] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[43]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[44] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[44]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[45] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[45]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[46] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[46]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[47] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[47]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[48] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[48]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[49] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[49]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[4]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[50] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[50]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[51] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[51]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[52] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[52]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[53] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[53]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[54] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[54]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[55] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[55]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[56] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[56]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[57] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[57]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[58] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[58]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[59] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[59]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[5]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[60] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[60]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[61] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[61]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[6]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[7]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[8]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_1600),
        .D(out[9]),
        .Q(\gmem1_addr_reg_160_reg[61]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_98[0]_i_1 
       (.I0(\i_V_reg_98_reg[2]_0 [0]),
        .O(i_V_3_fu_139_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_98[1]_i_1 
       (.I0(\i_V_reg_98_reg[2]_0 [0]),
        .I1(\i_V_reg_98_reg[2]_0 [1]),
        .O(i_V_3_fu_139_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_98[2]_i_1 
       (.I0(\i_V_reg_98_reg[2]_0 [2]),
        .I1(\i_V_reg_98_reg[2]_0 [1]),
        .I2(\i_V_reg_98_reg[2]_0 [0]),
        .O(\i_V_reg_98[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_98[3]_i_1 
       (.I0(i_V_reg_98_reg[3]),
        .I1(\i_V_reg_98_reg[2]_0 [2]),
        .I2(\i_V_reg_98_reg[2]_0 [0]),
        .I3(\i_V_reg_98_reg[2]_0 [1]),
        .O(\i_V_reg_98[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_98[4]_i_1 
       (.I0(i_V_reg_98_reg[4]),
        .I1(\i_V_reg_98_reg[2]_0 [2]),
        .I2(\i_V_reg_98_reg[2]_0 [0]),
        .I3(\i_V_reg_98_reg[2]_0 [1]),
        .I4(i_V_reg_98_reg[3]),
        .O(i_V_3_fu_139_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_98[5]_i_1 
       (.I0(i_V_reg_98_reg[5]),
        .I1(i_V_reg_98_reg[4]),
        .I2(\i_V_reg_98_reg[2]_0 [2]),
        .I3(\i_V_reg_98_reg[2]_0 [0]),
        .I4(\i_V_reg_98_reg[2]_0 [1]),
        .I5(i_V_reg_98_reg[3]),
        .O(\i_V_reg_98[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_98[6]_i_1 
       (.I0(i_V_reg_98_reg[6]),
        .I1(i_V_reg_98_reg[5]),
        .I2(\i_V_reg_98[8]_i_4_n_0 ),
        .O(\i_V_reg_98[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_V_reg_98[7]_i_1 
       (.I0(i_V_reg_98_reg[5]),
        .I1(\i_V_reg_98[8]_i_4_n_0 ),
        .I2(i_V_reg_98_reg[6]),
        .I3(i_V_reg_98_reg[7]),
        .O(i_V_3_fu_139_p2[7]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \i_V_reg_98[8]_i_1 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .I4(ap_CS_fsm_state8),
        .O(i_V_reg_98));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_98[8]_i_2 
       (.I0(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .O(i_V_reg_980));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_98[8]_i_3 
       (.I0(i_V_reg_98_reg[8]),
        .I1(i_V_reg_98_reg[5]),
        .I2(\i_V_reg_98[8]_i_4_n_0 ),
        .I3(i_V_reg_98_reg[6]),
        .I4(i_V_reg_98_reg[7]),
        .O(i_V_3_fu_139_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_98[8]_i_4 
       (.I0(i_V_reg_98_reg[3]),
        .I1(\i_V_reg_98_reg[2]_0 [1]),
        .I2(\i_V_reg_98_reg[2]_0 [0]),
        .I3(\i_V_reg_98_reg[2]_0 [2]),
        .I4(i_V_reg_98_reg[4]),
        .O(\i_V_reg_98[8]_i_4_n_0 ));
  FDRE \i_V_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(i_V_3_fu_139_p2[0]),
        .Q(\i_V_reg_98_reg[2]_0 [0]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(i_V_3_fu_139_p2[1]),
        .Q(\i_V_reg_98_reg[2]_0 [1]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98[2]_i_1_n_0 ),
        .Q(\i_V_reg_98_reg[2]_0 [2]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98[3]_i_1_n_0 ),
        .Q(i_V_reg_98_reg[3]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(i_V_3_fu_139_p2[4]),
        .Q(i_V_reg_98_reg[4]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98[5]_i_1_n_0 ),
        .Q(i_V_reg_98_reg[5]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(\i_V_reg_98[6]_i_1_n_0 ),
        .Q(i_V_reg_98_reg[6]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(i_V_3_fu_139_p2[7]),
        .Q(i_V_reg_98_reg[7]),
        .R(i_V_reg_98));
  FDRE \i_V_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_980),
        .D(i_V_3_fu_139_p2[8]),
        .Q(i_V_reg_98_reg[8]),
        .R(i_V_reg_98));
  CARRY4 icmp_ln1024_fu_145_p2_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln1024_fu_145_p2_carry_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state9,icmp_ln1024_fu_145_p2_carry_n_2,icmp_ln1024_fu_145_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1024_fu_145_p2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1024_fu_145_p2_carry_i_1_n_0,icmp_ln1024_fu_145_p2_carry_i_2_n_0,S}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_145_p2_carry_i_1
       (.I0(i_V_reg_98_reg[8]),
        .I1(icmp_ln1024_fu_145_p2_carry_0[5]),
        .I2(i_V_reg_98_reg[6]),
        .I3(icmp_ln1024_fu_145_p2_carry_0[3]),
        .I4(icmp_ln1024_fu_145_p2_carry_0[4]),
        .I5(i_V_reg_98_reg[7]),
        .O(icmp_ln1024_fu_145_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_145_p2_carry_i_2
       (.I0(i_V_reg_98_reg[5]),
        .I1(icmp_ln1024_fu_145_p2_carry_0[2]),
        .I2(i_V_reg_98_reg[3]),
        .I3(icmp_ln1024_fu_145_p2_carry_0[0]),
        .I4(icmp_ln1024_fu_145_p2_carry_0[1]),
        .I5(i_V_reg_98_reg[4]),
        .O(icmp_ln1024_fu_145_p2_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_176[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I3(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .O(\icmp_ln1024_reg_176[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem1_addr_read_reg_180[31]_i_2_n_0 ),
        .I3(icmp_ln1024_reg_176_pp0_iter1_reg),
        .O(\icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1024_reg_176_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_176_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln1024_reg_176_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1024_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_176[0]_i_1_n_0 ),
        .Q(\icmp_ln1024_reg_176_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_6
       (.I0(\ap_CS_fsm_reg[9]_1 ),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__2
       (.I0(\ap_CS_fsm_reg[9]_1 ),
        .I1(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[9]_2 ));
endmodule

module base_threshold_accel_0_0_threshold_accel_Axi2Mat
   (E,
    D,
    \ap_CS_fsm_reg[0] ,
    Array2xfMat_32_0_32_32_1_U0_ap_ready,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
    \SRL_SIG_reg[0][8] ,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter10_reg,
    ap_rst_n_0,
    ap_done_reg_reg,
    ap_rst_n_1,
    \localbuffer2_V_reg_1026_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    gmem1_ARREADY,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \SRL_SIG_reg[1][0] ,
    in_mat_data_full_n,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0,
    ap_start,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \SRL_SIG_reg[0][63] ,
    \gmem1_addr_read_reg_180_reg[31] );
  output [0:0]E;
  output [8:0]D;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output Array2xfMat_32_0_32_32_1_U0_ap_ready;
  output Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  output [70:0]\SRL_SIG_reg[0][8] ;
  output Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter10_reg;
  output ap_rst_n_0;
  output ap_done_reg_reg;
  output ap_rst_n_1;
  output [7:0]\localbuffer2_V_reg_1026_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input gmem1_ARREADY;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input in_mat_data_full_n;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0;
  input ap_start;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [61:0]\SRL_SIG_reg[0][63] ;
  input [31:0]\gmem1_addr_read_reg_180_reg[31] ;

  wire Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire Axi2AxiStream_U0_ap_ready;
  wire Axi2AxiStream_U0_n_11;
  wire Axi2AxiStream_U0_n_2;
  wire Axi2AxiStream_U0_n_7;
  wire Axi2AxiStream_U0_n_9;
  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire Axi2Mat_entry7_U0_ap_start;
  wire Axi2Mat_entry7_U0_n_0;
  wire Axi2Mat_entry7_U0_n_1;
  wire AxiStream2MatStream_U0_ap_ready;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire AxiStream2MatStream_U0_n_1;
  wire AxiStream2MatStream_U0_n_2;
  wire AxiStream2MatStream_U0_n_5;
  wire AxiStream2MatStream_U0_n_9;
  wire [8:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [61:0]\SRL_SIG_reg[0][63] ;
  wire [70:0]\SRL_SIG_reg[0][8] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire addrbound4_U0_ap_continue;
  wire addrbound4_U0_ap_ready;
  wire addrbound4_U0_ap_start;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_CS_fsm_state1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_3;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter10_reg;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_last_blk_pxl_width3_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0;
  wire axibound_V_U_n_10;
  wire axibound_V_U_n_20;
  wire axibound_V_U_n_21;
  wire axibound_V_empty_n;
  wire [31:0]cols_c16_dout;
  wire cols_c16_empty_n;
  wire cols_c16_full_n;
  wire cols_c3_U_n_1;
  wire cols_c3_U_n_10;
  wire cols_c3_U_n_11;
  wire cols_c3_U_n_12;
  wire cols_c3_U_n_13;
  wire cols_c3_U_n_14;
  wire cols_c3_U_n_15;
  wire cols_c3_U_n_16;
  wire cols_c3_U_n_17;
  wire cols_c3_U_n_18;
  wire cols_c3_U_n_19;
  wire cols_c3_U_n_2;
  wire cols_c3_U_n_20;
  wire cols_c3_U_n_21;
  wire cols_c3_U_n_22;
  wire cols_c3_U_n_23;
  wire cols_c3_U_n_24;
  wire cols_c3_U_n_25;
  wire cols_c3_U_n_26;
  wire cols_c3_U_n_27;
  wire cols_c3_U_n_28;
  wire cols_c3_U_n_29;
  wire cols_c3_U_n_3;
  wire cols_c3_U_n_30;
  wire cols_c3_U_n_31;
  wire cols_c3_U_n_32;
  wire cols_c3_U_n_33;
  wire cols_c3_U_n_34;
  wire cols_c3_U_n_35;
  wire cols_c3_U_n_4;
  wire cols_c3_U_n_5;
  wire cols_c3_U_n_6;
  wire cols_c3_U_n_7;
  wire cols_c3_U_n_8;
  wire cols_c3_U_n_9;
  wire cols_c3_full_n;
  wire cols_c_U_n_1;
  wire [31:0]cols_c_dout;
  wire cols_c_full_n;
  wire [8:0]data;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire [63:2]din_c1_dout;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [63:2]din_c_dout;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_addr_read_reg_180;
  wire [31:0]\gmem1_addr_read_reg_180_reg[31] ;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [2:0]i_V_reg_98_reg;
  wire in_mat_data_full_n;
  wire internal_empty_n4_out;
  wire [0:0]internal_full_n_reg;
  wire last_blk_pxl_width3_U0_n_0;
  wire last_blk_pxl_width3_U0_n_1;
  wire last_blk_width_c_U_n_6;
  wire [3:3]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire [31:0]ldata_dout;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire [7:0]\localbuffer2_V_reg_1026_reg[7] ;
  wire p_channel_U_n_10;
  wire p_channel_U_n_11;
  wire p_channel_U_n_12;
  wire p_channel_U_n_13;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_2;
  wire p_channel_U_n_20;
  wire p_channel_U_n_3;
  wire p_channel_U_n_4;
  wire p_channel_U_n_5;
  wire p_channel_U_n_6;
  wire p_channel_U_n_7;
  wire p_channel_U_n_8;
  wire p_channel_U_n_9;
  wire [31:0]rows_c15_dout;
  wire rows_c15_empty_n;
  wire rows_c15_full_n;
  wire rows_c2_U_n_10;
  wire rows_c2_U_n_11;
  wire rows_c2_U_n_12;
  wire rows_c2_U_n_13;
  wire rows_c2_U_n_14;
  wire rows_c2_U_n_15;
  wire rows_c2_U_n_16;
  wire rows_c2_U_n_17;
  wire rows_c2_U_n_18;
  wire rows_c2_U_n_19;
  wire rows_c2_U_n_2;
  wire rows_c2_U_n_20;
  wire rows_c2_U_n_21;
  wire rows_c2_U_n_22;
  wire rows_c2_U_n_23;
  wire rows_c2_U_n_24;
  wire rows_c2_U_n_25;
  wire rows_c2_U_n_26;
  wire rows_c2_U_n_27;
  wire rows_c2_U_n_28;
  wire rows_c2_U_n_29;
  wire rows_c2_U_n_3;
  wire rows_c2_U_n_30;
  wire rows_c2_U_n_31;
  wire rows_c2_U_n_32;
  wire rows_c2_U_n_33;
  wire rows_c2_U_n_4;
  wire rows_c2_U_n_5;
  wire rows_c2_U_n_6;
  wire rows_c2_U_n_7;
  wire rows_c2_U_n_8;
  wire rows_c2_U_n_9;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire [31:0]rows_c_dout;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_4;
  wire start_for_Axi2Mat_entry7_U0_U_n_1;
  wire start_for_Axi2Mat_entry7_U0_U_n_3;
  wire start_for_Axi2Mat_entry7_U0_U_n_4;
  wire start_for_Axi2Mat_entry7_U0_U_n_5;
  wire start_for_Axi2Mat_entry7_U0_U_n_6;
  wire start_for_AxiStream2MatStream_U0_U_n_4;
  wire start_for_AxiStream2MatStream_U0_U_n_6;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;

  base_threshold_accel_0_0_threshold_accel_Axi2AxiStream Axi2AxiStream_U0
       (.Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .E(E),
        .Q(Q),
        .S(axibound_V_U_n_20),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[9]_0 (Axi2AxiStream_U0_n_7),
        .\ap_CS_fsm_reg[9]_1 (Axi2AxiStream_U0_ap_ready),
        .\ap_CS_fsm_reg[9]_2 (Axi2AxiStream_U0_n_9),
        .\ap_CS_fsm_reg[9]_3 (Axi2AxiStream_U0_n_11),
        .\ap_CS_fsm_reg[9]_4 (axibound_V_U_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg(Axi2AxiStream_U0_n_2),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_180_reg[31]_0 (gmem1_addr_read_reg_180),
        .\gmem1_addr_read_reg_180_reg[31]_1 (\gmem1_addr_read_reg_180_reg[31] ),
        .\gmem1_addr_reg_160_reg[61]_0 (\SRL_SIG_reg[0][8] [61:0]),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .\i_V_reg_98_reg[2]_0 (i_V_reg_98_reg),
        .icmp_ln1024_fu_145_p2_carry_0(\SRL_SIG_reg[0][8] [70:65]),
        .ldata_full_n(ldata_full_n),
        .out(din_c_dout),
        .shiftReg_ce(shiftReg_ce));
  base_threshold_accel_0_0_threshold_accel_Axi2Mat_Block_split37_proc Axi2Mat_Block_split37_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(axibound_V_U_n_21),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_12),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_13),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_14),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_15),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_16),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_17),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_18),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_11),
        .\ap_return_preg_reg[8]_1 (p_channel_U_n_20),
        .ap_rst_n_inv(ap_rst_n_inv));
  base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry3 Axi2Mat_entry3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(cols_c3_U_n_34));
  base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry7 Axi2Mat_entry7_U0
       (.Axi2Mat_entry7_U0_ap_start(Axi2Mat_entry7_U0_ap_start),
        .E(Axi2Mat_entry7_U0_n_1),
        .\SRL_SIG_reg[1][0] (cols_c3_U_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_2),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg_reg_0(Axi2Mat_entry7_U0_n_0),
        .start_once_reg_reg_1(cols_c3_U_n_35));
  base_threshold_accel_0_0_threshold_accel_AxiStream2MatStream AxiStream2MatStream_U0
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(ldata_dout),
        .E(AxiStream2MatStream_U0_n_2),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] [1]),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[9]_0 (AxiStream2MatStream_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(AxiStream2MatStream_U0_n_9),
        .ap_done_reg_reg_1(ap_done_reg_reg),
        .ap_done_reg_reg_2(start_for_Axi2Mat_entry7_U0_U_n_1),
        .ap_enable_reg_pp0_iter10_reg_0(ap_enable_reg_pp0_iter10_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg(AxiStream2MatStream_U0_n_1),
        .\cols_bound_per_npc_read_reg_739_reg[31]_0 (cols_c16_dout),
        .cols_c16_empty_n(cols_c16_empty_n),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 (AxiStream2MatStream_U0_n_5),
        .in_mat_data_full_n(in_mat_data_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .ldata_empty_n(ldata_empty_n),
        .\localbuffer2_V_reg_1026_reg[7]_0 (\localbuffer2_V_reg_1026_reg[7] ),
        .out(rows_c15_dout),
        .rows_c15_empty_n(rows_c15_empty_n),
        .shiftReg_ce(shiftReg_ce_2));
  base_threshold_accel_0_0_threshold_accel_addrbound4 addrbound4_U0
       (.D(data),
        .Q({addrbound4_U0_ap_ready,ap_CS_fsm_state1}),
        .addrbound4_U0_ap_continue(addrbound4_U0_ap_continue),
        .addrbound4_U0_ap_start(addrbound4_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (cols_c_U_n_1),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(cols_c_dout[10:0]),
        .p_reg_reg(rows_c_dout[10:0]),
        .rows_c_empty_n(rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Axi2AxiStream_U0_n_11),
        .Q(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_Axi2Mat_entry7_U0_U_n_6),
        .Q(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(last_blk_width_c_U_n_6),
        .Q(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S axibound_V_U
       (.Axi2Mat_Block_split37_proc_U0_ap_start(Axi2Mat_Block_split37_proc_U0_ap_start),
        .D(D),
        .S(axibound_V_U_n_20),
        .\SRL_SIG_reg[0][1] (axibound_V_U_n_10),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] [70:62]),
        .\SRL_SIG_reg[0][8]_0 ({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axibound_V_empty_n(axibound_V_empty_n),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .icmp_ln1024_fu_145_p2_carry(i_V_reg_98_reg),
        .internal_full_n_reg_0(axibound_V_U_n_21),
        .internal_full_n_reg_1(Axi2AxiStream_U0_n_9),
        .\mOutPtr_reg[1]_0 (Axi2AxiStream_U0_ap_ready));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S cols_c16_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(AxiStream2MatStream_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c16_empty_n(cols_c16_empty_n),
        .cols_c16_full_n(cols_c16_full_n),
        .in(cols_c_dout),
        .out(cols_c16_dout),
        .shiftReg_ce(shiftReg_ce_2));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S cols_c3_U
       (.Axi2Mat_entry7_U0_ap_start(Axi2Mat_entry7_U0_ap_start),
        .D({cols_c3_U_n_2,cols_c3_U_n_3,cols_c3_U_n_4,cols_c3_U_n_5,cols_c3_U_n_6,cols_c3_U_n_7,cols_c3_U_n_8,cols_c3_U_n_9,cols_c3_U_n_10,cols_c3_U_n_11,cols_c3_U_n_12,cols_c3_U_n_13,cols_c3_U_n_14,cols_c3_U_n_15,cols_c3_U_n_16,cols_c3_U_n_17,cols_c3_U_n_18,cols_c3_U_n_19,cols_c3_U_n_20,cols_c3_U_n_21,cols_c3_U_n_22,cols_c3_U_n_23,cols_c3_U_n_24,cols_c3_U_n_25,cols_c3_U_n_26,cols_c3_U_n_27,cols_c3_U_n_28,cols_c3_U_n_29,cols_c3_U_n_30,cols_c3_U_n_31,cols_c3_U_n_32,cols_c3_U_n_33}),
        .E(start_for_Axi2Mat_entry7_U0_U_n_3),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c3_full_n(cols_c3_full_n),
        .cols_c_full_n(cols_c_full_n),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .din_c_full_n(din_c_full_n),
        .internal_empty_n_reg_0(cols_c3_U_n_1),
        .internal_empty_n_reg_1(cols_c3_U_n_35),
        .internal_full_n_reg_0(cols_c3_U_n_34),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_4),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_Axi2Mat_entry7_U0_U_n_4),
        .start_once_reg_reg_0(Axi2Mat_entry7_U0_n_0));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22 cols_c_U
       (.D({cols_c3_U_n_2,cols_c3_U_n_3,cols_c3_U_n_4,cols_c3_U_n_5,cols_c3_U_n_6,cols_c3_U_n_7,cols_c3_U_n_8,cols_c3_U_n_9,cols_c3_U_n_10,cols_c3_U_n_11,cols_c3_U_n_12,cols_c3_U_n_13,cols_c3_U_n_14,cols_c3_U_n_15,cols_c3_U_n_16,cols_c3_U_n_17,cols_c3_U_n_18,cols_c3_U_n_19,cols_c3_U_n_20,cols_c3_U_n_21,cols_c3_U_n_22,cols_c3_U_n_23,cols_c3_U_n_24,cols_c3_U_n_25,cols_c3_U_n_26,cols_c3_U_n_27,cols_c3_U_n_28,cols_c3_U_n_29,cols_c3_U_n_30,cols_c3_U_n_31,cols_c3_U_n_32,cols_c3_U_n_33}),
        .E(Axi2Mat_entry7_U0_n_1),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c16_full_n(cols_c16_full_n),
        .cols_c_full_n(cols_c_full_n),
        .in(cols_c_dout),
        .internal_empty_n_reg_0(cols_c_U_n_1),
        .rows_c15_full_n(rows_c15_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_0));
  base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S din_c1_U
       (.E(start_for_Axi2Mat_entry7_U0_U_n_3),
        .\SRL_SIG_reg[0][63] (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .in(din_c1_dout),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_4));
  base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S din_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c_empty_n(din_c_empty_n),
        .din_c_full_n(din_c_full_n),
        .in(din_c1_dout),
        .\mOutPtr_reg[2]_0 (Axi2AxiStream_U0_n_2),
        .out(din_c_dout),
        .shiftReg_ce(shiftReg_ce_0));
  base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width3 last_blk_pxl_width3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg(last_blk_pxl_width3_U0_n_1),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_full_n_reg(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg_0(last_blk_pxl_width3_U0_n_0),
        .start_once_reg_reg_1(start_for_AxiStream2MatStream_U0_U_n_6));
  base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S last_blk_width_c_U
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_4),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(\ap_CS_fsm_reg[0] [0]),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0(AxiStream2MatStream_U0_n_1),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1(Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0(last_blk_pxl_width3_U0_n_0),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(last_blk_width_c_U_n_6),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23 ldata_U
       (.D(ldata_dout),
        .\SRL_SIG_reg[0][31] (gmem1_addr_read_reg_180),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[1]_0 (AxiStream2MatStream_U0_n_5),
        .shiftReg_ce(shiftReg_ce));
  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24 p_channel_U
       (.Axi2Mat_Block_split37_proc_U0_ap_start(Axi2Mat_Block_split37_proc_U0_ap_start),
        .D(data),
        .Q(addrbound4_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_12),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_13),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_14),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_15),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_16),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_17),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_18),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][8] ({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10}),
        .\SRL_SIG_reg[0][8]_0 (p_channel_U_n_20),
        .addrbound4_U0_ap_continue(addrbound4_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_3),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_11),
        .shiftReg_ce(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25 rows_c15_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(AxiStream2MatStream_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .out(rows_c15_dout),
        .rows_c15_empty_n(rows_c15_empty_n),
        .rows_c15_full_n(rows_c15_full_n),
        .shiftReg_ce(shiftReg_ce_2));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26 rows_c2_U
       (.D({rows_c2_U_n_2,rows_c2_U_n_3,rows_c2_U_n_4,rows_c2_U_n_5,rows_c2_U_n_6,rows_c2_U_n_7,rows_c2_U_n_8,rows_c2_U_n_9,rows_c2_U_n_10,rows_c2_U_n_11,rows_c2_U_n_12,rows_c2_U_n_13,rows_c2_U_n_14,rows_c2_U_n_15,rows_c2_U_n_16,rows_c2_U_n_17,rows_c2_U_n_18,rows_c2_U_n_19,rows_c2_U_n_20,rows_c2_U_n_21,rows_c2_U_n_22,rows_c2_U_n_23,rows_c2_U_n_24,rows_c2_U_n_25,rows_c2_U_n_26,rows_c2_U_n_27,rows_c2_U_n_28,rows_c2_U_n_29,rows_c2_U_n_30,rows_c2_U_n_31,rows_c2_U_n_32,rows_c2_U_n_33}),
        .E(start_for_Axi2Mat_entry7_U0_U_n_3),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_4));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27 rows_c_U
       (.D({rows_c2_U_n_2,rows_c2_U_n_3,rows_c2_U_n_4,rows_c2_U_n_5,rows_c2_U_n_6,rows_c2_U_n_7,rows_c2_U_n_8,rows_c2_U_n_9,rows_c2_U_n_10,rows_c2_U_n_11,rows_c2_U_n_12,rows_c2_U_n_13,rows_c2_U_n_14,rows_c2_U_n_15,rows_c2_U_n_16,rows_c2_U_n_17,rows_c2_U_n_18,rows_c2_U_n_19,rows_c2_U_n_20,rows_c2_U_n_21,rows_c2_U_n_22,rows_c2_U_n_23,rows_c2_U_n_24,rows_c2_U_n_25,rows_c2_U_n_26,rows_c2_U_n_27,rows_c2_U_n_28,rows_c2_U_n_29,rows_c2_U_n_30,rows_c2_U_n_31,rows_c2_U_n_32,rows_c2_U_n_33}),
        .E(Axi2Mat_entry7_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_0));
  base_threshold_accel_0_0_threshold_accel_start_for_Axi2Mat_entry7_U0 start_for_Axi2Mat_entry7_U0_U
       (.Axi2Mat_entry7_U0_ap_start(Axi2Mat_entry7_U0_ap_start),
        .E(start_for_Axi2Mat_entry7_U0_U_n_3),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(\ap_CS_fsm_reg[0]_0 ),
        .ap_done_reg_reg_0(Axi2AxiStream_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_last_blk_pxl_width3_U0_ap_ready(ap_sync_last_blk_pxl_width3_U0_ap_ready),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg(start_for_Axi2Mat_entry7_U0_U_n_6),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(start_for_Axi2Mat_entry7_U0_U_n_1),
        .cols_c3_full_n(cols_c3_full_n),
        .din_c1_full_n(din_c1_full_n),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n_reg_0(start_for_Axi2Mat_entry7_U0_U_n_5),
        .internal_full_n_reg_0(start_for_Axi2Mat_entry7_U0_U_n_4),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry7_U0_n_0),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg(start_once_reg));
  base_threshold_accel_0_0_threshold_accel_start_for_AxiStream2MatStream_U0 start_for_AxiStream2MatStream_U0_U
       (.Array2xfMat_32_0_32_32_1_U0_ap_ready(Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_last_blk_pxl_width3_U0_ap_ready(ap_sync_last_blk_pxl_width3_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .int_ap_ready_reg(Axi2AxiStream_U0_n_7),
        .int_ap_ready_reg_0(\ap_CS_fsm_reg[0]_0 ),
        .int_ap_ready_reg_1(AxiStream2MatStream_U0_n_9),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(start_for_AxiStream2MatStream_U0_U_n_6),
        .internal_full_n_reg_1(last_blk_pxl_width3_U0_n_1),
        .internal_full_n_reg_2(AxiStream2MatStream_U0_ap_ready),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg(last_blk_pxl_width3_U0_n_0),
        .start_once_reg_reg_0(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0));
  base_threshold_accel_0_0_threshold_accel_start_for_addrbound4_U0 start_for_addrbound4_U0_U
       (.Axi2Mat_entry7_U0_ap_start(Axi2Mat_entry7_U0_ap_start),
        .Q(addrbound4_U0_ap_ready),
        .addrbound4_U0_ap_start(addrbound4_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry7_U0_n_0),
        .\mOutPtr_reg[1]_1 (start_for_Axi2Mat_entry7_U0_U_n_5),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n));
endmodule

module base_threshold_accel_0_0_threshold_accel_Axi2Mat_Block_split37_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[8]_1 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [8:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[8]_1 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [8:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[8]_1 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[8]_1 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry3
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_Axi2Mat_entry7
   (start_once_reg_reg_0,
    E,
    shiftReg_ce,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    shiftReg_ce_0,
    start_for_addrbound4_U0_full_n,
    Axi2Mat_entry7_U0_ap_start,
    \SRL_SIG_reg[1][0] );
  output start_once_reg_reg_0;
  output [0:0]E;
  output shiftReg_ce;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input shiftReg_ce_0;
  input start_for_addrbound4_U0_full_n;
  input Axi2Mat_entry7_U0_ap_start;
  input \SRL_SIG_reg[1][0] ;

  wire Axi2Mat_entry7_U0_ap_start;
  wire [0:0]E;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(Axi2Mat_entry7_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_AxiStream2Axi
   (ap_done_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln878_reg_163_reg[0]_0 ,
    E,
    push,
    data_vld_reg,
    Q,
    data_vld_reg_0,
    \icmp_ln878_reg_163_reg[0]_1 ,
    \icmp_ln878_reg_163_reg[0]_2 ,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    D,
    \ap_CS_fsm_reg[7]_0 ,
    internal_empty_n_reg,
    \i_V_reg_105_reg[2]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEBWE,
    ap_enable_reg_pp0_iter1_reg_1,
    p_11_in,
    internal_empty_n_reg_0,
    grp_Mat2Axi_fu_60_ap_done,
    \gmem2_addr_reg_167_reg[61]_0 ,
    \tmp_reg_182_reg[31]_0 ,
    S,
    ap_clk,
    empty_n_reg,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg_0,
    gmem2_BVALID,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    out_mat_cols_c_empty_n,
    shiftReg_ce,
    ap_done_reg_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    icmp_ln878_fu_116_p2,
    icmp_ln1402_fu_152_p2_carry_0,
    ldata_empty_n,
    AxiStream2Axi_U0_ap_start,
    dout_c_empty_n,
    ap_rst_n_inv,
    out,
    \tmp_reg_182_reg[31]_1 );
  output ap_done_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \icmp_ln878_reg_163_reg[0]_0 ;
  output [0:0]E;
  output push;
  output data_vld_reg;
  output [1:0]Q;
  output data_vld_reg_0;
  output \icmp_ln878_reg_163_reg[0]_1 ;
  output \icmp_ln878_reg_163_reg[0]_2 ;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[7]_0 ;
  output internal_empty_n_reg;
  output [2:0]\i_V_reg_105_reg[2]_0 ;
  output xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter1_reg_1;
  output p_11_in;
  output internal_empty_n_reg_0;
  output grp_Mat2Axi_fu_60_ap_done;
  output [61:0]\gmem2_addr_reg_167_reg[61]_0 ;
  output [31:0]\tmp_reg_182_reg[31]_0 ;
  input [0:0]S;
  input ap_clk;
  input [1:0]empty_n_reg;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg_0;
  input gmem2_BVALID;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input out_mat_cols_c_empty_n;
  input shiftReg_ce;
  input ap_done_reg_reg_0;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input icmp_ln878_fu_116_p2;
  input [5:0]icmp_ln1402_fu_152_p2_carry_0;
  input ldata_empty_n;
  input AxiStream2Axi_U0_ap_start;
  input dout_c_empty_n;
  input ap_rst_n_inv;
  input [61:0]out;
  input [31:0]\tmp_reg_182_reg[31]_1 ;

  wire AxiStream2Axi_U0_ap_start;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state2;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_i_1__1_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire dout_c_empty_n;
  wire [1:0]empty_n_reg;
  wire empty_n_reg_0;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_addr_reg_1670;
  wire [61:0]\gmem2_addr_reg_167_reg[61]_0 ;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire [8:0]i_V_2_fu_146_p2;
  wire i_V_reg_105;
  wire i_V_reg_1050;
  wire \i_V_reg_105[2]_i_1_n_0 ;
  wire \i_V_reg_105[3]_i_1_n_0 ;
  wire \i_V_reg_105[5]_i_1_n_0 ;
  wire \i_V_reg_105[6]_i_1_n_0 ;
  wire \i_V_reg_105[8]_i_4_n_0 ;
  wire [8:3]i_V_reg_105_reg;
  wire [2:0]\i_V_reg_105_reg[2]_0 ;
  wire [5:0]icmp_ln1402_fu_152_p2_carry_0;
  wire icmp_ln1402_fu_152_p2_carry_i_1_n_0;
  wire icmp_ln1402_fu_152_p2_carry_i_2_n_0;
  wire icmp_ln1402_fu_152_p2_carry_n_2;
  wire icmp_ln1402_fu_152_p2_carry_n_3;
  wire \icmp_ln1402_reg_178[0]_i_1_n_0 ;
  wire icmp_ln1402_reg_178_pp0_iter1_reg;
  wire \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1402_reg_178_reg_n_0_[0] ;
  wire icmp_ln878_fu_116_p2;
  wire \icmp_ln878_reg_163[0]_i_1_n_0 ;
  wire \icmp_ln878_reg_163_reg[0]_0 ;
  wire \icmp_ln878_reg_163_reg[0]_1 ;
  wire \icmp_ln878_reg_163_reg[0]_2 ;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire ldata_empty_n;
  wire mem_reg_i_12_n_0;
  wire [61:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_rows_c_empty_n;
  wire p_11_in;
  wire push;
  wire shiftReg_ce;
  wire [31:0]\tmp_reg_182_reg[31]_0 ;
  wire [31:0]\tmp_reg_182_reg[31]_1 ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [3:3]NLW_icmp_ln1402_fu_152_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1402_fu_152_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem2_AWREADY),
        .I2(empty_n_reg[1]),
        .I3(empty_n_reg[0]),
        .O(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  LUT6 #(
    .INIT(64'h7FFF7FFFFFFF0000)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(out_mat_cols_c_empty_n),
        .I1(out_mat_rows_c_empty_n),
        .I2(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I3(img_out_c_empty_n),
        .I4(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .I5(empty_n_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\icmp_ln878_reg_163_reg[0]_0 ),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(internal_empty_n_reg),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hB111111111111111)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(empty_n_reg[0]),
        .I1(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I4(out_mat_rows_c_empty_n),
        .I5(out_mat_cols_c_empty_n),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(icmp_ln878_fu_116_p2),
        .I1(internal_empty_n_reg),
        .I2(gmem2_AWREADY),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem2_AWREADY),
        .I2(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(mem_reg_i_12_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(mem_reg_i_12_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888888F8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln878_fu_116_p2),
        .I2(Q[1]),
        .I3(gmem2_BVALID),
        .I4(\icmp_ln878_reg_163_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[6] ),
        .O(ap_NS_fsm[7]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(dout_c_empty_n),
        .I1(AxiStream2Axi_U0_ap_start),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000FFA80000)) 
    ap_done_reg_i_1__1
       (.I0(Q[1]),
        .I1(gmem2_BVALID),
        .I2(\icmp_ln878_reg_163_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .I5(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .O(ap_done_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .I2(ap_CS_fsm_state2),
        .I3(gmem2_AWREADY),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(mem_reg_i_12_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(mem_reg_i_12_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(gmem2_AWREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(mem_reg_i_12_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(\icmp_ln878_reg_163_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q[1]),
        .O(grp_Mat2Axi_fu_60_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[72]_i_1__0 
       (.I0(empty_n_reg[0]),
        .I1(empty_n_reg[1]),
        .I2(ap_CS_fsm_state2),
        .I3(gmem2_AWREADY),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFABFF0000)) 
    empty_n_i_1__2
       (.I0(\icmp_ln878_reg_163_reg[0]_0 ),
        .I1(empty_n_reg[1]),
        .I2(empty_n_reg[0]),
        .I3(Q[1]),
        .I4(gmem2_BVALID),
        .I5(empty_n_reg_0),
        .O(\icmp_ln878_reg_163_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h22222222A2A2A222)) 
    full_n_i_2__3
       (.I0(empty_n_reg_0),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(empty_n_reg[0]),
        .I4(empty_n_reg[1]),
        .I5(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(data_vld_reg_0));
  LUT6 #(
    .INIT(64'h8888888808080888)) 
    full_n_i_5
       (.I0(empty_n_reg_0),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(empty_n_reg[0]),
        .I4(empty_n_reg[1]),
        .I5(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(data_vld_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem2_addr_reg_167[61]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln878_fu_116_p2),
        .O(gmem2_addr_reg_1670));
  FDRE \gmem2_addr_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[0]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[10]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[11]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[12]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[13]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[14]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[15]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[16] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[16]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[17] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[17]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[18] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[18]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[19] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[19]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[1]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[20] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[20]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[21] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[21]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[22] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[22]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[23] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[23]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[24] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[24]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[25] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[25]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[26] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[26]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[27] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[27]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[28] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[28]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[29] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[29]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[2]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[30] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[30]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[31] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[31]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[32] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[32]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[33] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[33]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[34] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[34]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[35] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[35]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[36] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[36]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[37] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[37]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[38] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[38]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[39] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[39]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[3]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[40] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[40]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[41] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[41]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[42] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[42]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[43] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[43]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[44] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[44]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[45] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[45]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[46] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[46]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[47] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[47]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[48] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[48]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[49] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[49]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[4]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[50] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[50]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[51] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[51]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[52] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[52]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[53] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[53]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[54] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[54]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[55] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[55]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[56] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[56]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[57] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[57]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[58] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[58]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[59] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[59]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[5]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[60] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[60]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[61] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[61]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[6]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[7]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[8]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1670),
        .D(out[9]),
        .Q(\gmem2_addr_reg_167_reg[61]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_105[0]_i_1 
       (.I0(\i_V_reg_105_reg[2]_0 [0]),
        .O(i_V_2_fu_146_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_105[1]_i_1 
       (.I0(\i_V_reg_105_reg[2]_0 [0]),
        .I1(\i_V_reg_105_reg[2]_0 [1]),
        .O(i_V_2_fu_146_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_105[2]_i_1 
       (.I0(\i_V_reg_105_reg[2]_0 [2]),
        .I1(\i_V_reg_105_reg[2]_0 [1]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .O(\i_V_reg_105[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_105[3]_i_1 
       (.I0(i_V_reg_105_reg[3]),
        .I1(\i_V_reg_105_reg[2]_0 [2]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .I3(\i_V_reg_105_reg[2]_0 [1]),
        .O(\i_V_reg_105[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_105[4]_i_1 
       (.I0(i_V_reg_105_reg[4]),
        .I1(\i_V_reg_105_reg[2]_0 [2]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .I3(\i_V_reg_105_reg[2]_0 [1]),
        .I4(i_V_reg_105_reg[3]),
        .O(i_V_2_fu_146_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_105[5]_i_1 
       (.I0(i_V_reg_105_reg[5]),
        .I1(i_V_reg_105_reg[4]),
        .I2(\i_V_reg_105_reg[2]_0 [2]),
        .I3(\i_V_reg_105_reg[2]_0 [0]),
        .I4(\i_V_reg_105_reg[2]_0 [1]),
        .I5(i_V_reg_105_reg[3]),
        .O(\i_V_reg_105[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_105[6]_i_1 
       (.I0(i_V_reg_105_reg[6]),
        .I1(i_V_reg_105_reg[5]),
        .I2(\i_V_reg_105[8]_i_4_n_0 ),
        .O(\i_V_reg_105[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_V_reg_105[7]_i_1 
       (.I0(i_V_reg_105_reg[5]),
        .I1(\i_V_reg_105[8]_i_4_n_0 ),
        .I2(i_V_reg_105_reg[6]),
        .I3(i_V_reg_105_reg[7]),
        .O(i_V_2_fu_146_p2[7]));
  LUT6 #(
    .INIT(64'hFFBF000000000000)) 
    \i_V_reg_105[8]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(mem_reg_i_12_n_0),
        .I4(ap_CS_fsm_state2),
        .I5(gmem2_AWREADY),
        .O(i_V_reg_105));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_105[8]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(mem_reg_i_12_n_0),
        .O(i_V_reg_1050));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_V_reg_105[8]_i_3 
       (.I0(i_V_reg_105_reg[8]),
        .I1(i_V_reg_105_reg[5]),
        .I2(\i_V_reg_105[8]_i_4_n_0 ),
        .I3(i_V_reg_105_reg[6]),
        .I4(i_V_reg_105_reg[7]),
        .O(i_V_2_fu_146_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_105[8]_i_4 
       (.I0(i_V_reg_105_reg[3]),
        .I1(\i_V_reg_105_reg[2]_0 [1]),
        .I2(\i_V_reg_105_reg[2]_0 [0]),
        .I3(\i_V_reg_105_reg[2]_0 [2]),
        .I4(i_V_reg_105_reg[4]),
        .O(\i_V_reg_105[8]_i_4_n_0 ));
  FDRE \i_V_reg_105_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_2_fu_146_p2[0]),
        .Q(\i_V_reg_105_reg[2]_0 [0]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_2_fu_146_p2[1]),
        .Q(\i_V_reg_105_reg[2]_0 [1]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[2]_i_1_n_0 ),
        .Q(\i_V_reg_105_reg[2]_0 [2]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[3]_i_1_n_0 ),
        .Q(i_V_reg_105_reg[3]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_2_fu_146_p2[4]),
        .Q(i_V_reg_105_reg[4]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[5]_i_1_n_0 ),
        .Q(i_V_reg_105_reg[5]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(\i_V_reg_105[6]_i_1_n_0 ),
        .Q(i_V_reg_105_reg[6]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_2_fu_146_p2[7]),
        .Q(i_V_reg_105_reg[7]),
        .R(i_V_reg_105));
  FDRE \i_V_reg_105_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_1050),
        .D(i_V_2_fu_146_p2[8]),
        .Q(i_V_reg_105_reg[8]),
        .R(i_V_reg_105));
  CARRY4 icmp_ln1402_fu_152_p2_carry
       (.CI(1'b0),
        .CO({NLW_icmp_ln1402_fu_152_p2_carry_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,icmp_ln1402_fu_152_p2_carry_n_2,icmp_ln1402_fu_152_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1402_fu_152_p2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1402_fu_152_p2_carry_i_1_n_0,icmp_ln1402_fu_152_p2_carry_i_2_n_0,S}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_152_p2_carry_i_1
       (.I0(i_V_reg_105_reg[8]),
        .I1(icmp_ln1402_fu_152_p2_carry_0[5]),
        .I2(i_V_reg_105_reg[6]),
        .I3(icmp_ln1402_fu_152_p2_carry_0[3]),
        .I4(icmp_ln1402_fu_152_p2_carry_0[4]),
        .I5(i_V_reg_105_reg[7]),
        .O(icmp_ln1402_fu_152_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_152_p2_carry_i_2
       (.I0(i_V_reg_105_reg[5]),
        .I1(icmp_ln1402_fu_152_p2_carry_0[2]),
        .I2(i_V_reg_105_reg[3]),
        .I3(icmp_ln1402_fu_152_p2_carry_0[0]),
        .I4(icmp_ln1402_fu_152_p2_carry_0[1]),
        .I5(i_V_reg_105_reg[4]),
        .O(icmp_ln1402_fu_152_p2_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1402_reg_178[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_12_n_0),
        .I3(\icmp_ln1402_reg_178_reg_n_0_[0] ),
        .O(\icmp_ln1402_reg_178[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1402_reg_178_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_12_n_0),
        .I3(icmp_ln1402_reg_178_pp0_iter1_reg),
        .O(\icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1402_reg_178_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1402_reg_178_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln1402_reg_178_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1402_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1402_reg_178[0]_i_1_n_0 ),
        .Q(\icmp_ln1402_reg_178_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln878_reg_163[0]_i_1 
       (.I0(icmp_ln878_fu_116_p2),
        .I1(Q[0]),
        .I2(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(\icmp_ln878_reg_163[0]_i_1_n_0 ));
  FDRE \icmp_ln878_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_163[0]_i_1_n_0 ),
        .Q(\icmp_ln878_reg_163_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    \int_isr[0]_i_3 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(ap_done_reg),
        .I5(empty_n_reg[1]),
        .O(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__5
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_11_in),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    internal_full_n_i_2__6
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(\icmp_ln878_reg_163_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q[1]),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Q[1]),
        .I1(gmem2_BVALID),
        .I2(\icmp_ln878_reg_163_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    mem_reg_i_12
       (.I0(icmp_ln1402_reg_178_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(gmem2_WREADY),
        .I3(ldata_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\icmp_ln1402_reg_178_reg_n_0_[0] ),
        .O(mem_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'h00000E00)) 
    mem_reg_i_9__0
       (.I0(empty_n_reg[0]),
        .I1(empty_n_reg[1]),
        .I2(icmp_ln1402_reg_178_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(mem_reg_i_12_n_0),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'hABFF0000)) 
    \pout[2]_i_3 
       (.I0(\icmp_ln878_reg_163_reg[0]_0 ),
        .I1(empty_n_reg[1]),
        .I2(empty_n_reg[0]),
        .I3(Q[1]),
        .I4(gmem2_BVALID),
        .O(\icmp_ln878_reg_163_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_reg_182[31]_i_1 
       (.I0(\icmp_ln1402_reg_178_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_12_n_0),
        .O(p_11_in));
  FDRE \tmp_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [0]),
        .Q(\tmp_reg_182_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [10]),
        .Q(\tmp_reg_182_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [11]),
        .Q(\tmp_reg_182_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [12]),
        .Q(\tmp_reg_182_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [13]),
        .Q(\tmp_reg_182_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [14]),
        .Q(\tmp_reg_182_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [15]),
        .Q(\tmp_reg_182_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[16] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [16]),
        .Q(\tmp_reg_182_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[17] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [17]),
        .Q(\tmp_reg_182_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[18] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [18]),
        .Q(\tmp_reg_182_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[19] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [19]),
        .Q(\tmp_reg_182_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [1]),
        .Q(\tmp_reg_182_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[20] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [20]),
        .Q(\tmp_reg_182_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[21] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [21]),
        .Q(\tmp_reg_182_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[22] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [22]),
        .Q(\tmp_reg_182_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[23] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [23]),
        .Q(\tmp_reg_182_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[24] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [24]),
        .Q(\tmp_reg_182_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[25] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [25]),
        .Q(\tmp_reg_182_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[26] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [26]),
        .Q(\tmp_reg_182_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[27] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [27]),
        .Q(\tmp_reg_182_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[28] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [28]),
        .Q(\tmp_reg_182_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[29] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [29]),
        .Q(\tmp_reg_182_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [2]),
        .Q(\tmp_reg_182_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[30] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [30]),
        .Q(\tmp_reg_182_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[31] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [31]),
        .Q(\tmp_reg_182_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [3]),
        .Q(\tmp_reg_182_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [4]),
        .Q(\tmp_reg_182_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [5]),
        .Q(\tmp_reg_182_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [6]),
        .Q(\tmp_reg_182_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [7]),
        .Q(\tmp_reg_182_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [8]),
        .Q(\tmp_reg_182_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tmp_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_182_reg[31]_1 [9]),
        .Q(\tmp_reg_182_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \waddr[7]_i_1__0 
       (.I0(gmem2_WREADY),
        .I1(mem_reg_i_12_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(icmp_ln1402_reg_178_pp0_iter1_reg),
        .I4(empty_n_reg[1]),
        .I5(empty_n_reg[0]),
        .O(push));
endmodule

module base_threshold_accel_0_0_threshold_accel_AxiStream2MatStream
   (\ap_CS_fsm_reg[0]_0 ,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg,
    E,
    AxiStream2MatStream_U0_last_blk_width_read,
    \ap_CS_fsm_reg[9]_0 ,
    \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter10_reg_0,
    ap_rst_n_0,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    \localbuffer2_V_reg_1026_reg[7]_0 ,
    ap_clk,
    out,
    \cols_bound_per_npc_read_reg_739_reg[31]_0 ,
    last_blk_width_c_dout,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    grp_Axi2Mat_fu_82_ap_ready,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    shiftReg_ce,
    cols_c16_empty_n,
    AxiStream2MatStream_U0_ap_start,
    rows_c15_empty_n,
    last_blk_width_c_empty_n,
    in_mat_data_full_n,
    ldata_empty_n,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_done_reg_reg_2,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0,
    ap_start,
    D);
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  output [0:0]E;
  output AxiStream2MatStream_U0_last_blk_width_read;
  output [0:0]\ap_CS_fsm_reg[9]_0 ;
  output \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter10_reg_0;
  output ap_rst_n_0;
  output ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  output [7:0]\localbuffer2_V_reg_1026_reg[7]_0 ;
  input ap_clk;
  input [31:0]out;
  input [31:0]\cols_bound_per_npc_read_reg_739_reg[31]_0 ;
  input [0:0]last_blk_width_c_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [1:0]Q;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_Axi2Mat_fu_82_ap_ready;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input shiftReg_ce;
  input cols_c16_empty_n;
  input AxiStream2MatStream_U0_ap_start;
  input rows_c15_empty_n;
  input last_blk_width_c_empty_n;
  input in_mat_data_full_n;
  input ldata_empty_n;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input ap_done_reg_reg_2;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0;
  input ap_start;
  input [31:0]D;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [4:4]add_ln1090_reg_859;
  wire add_ln1090_reg_8590;
  wire \add_ln1090_reg_859[4]_i_1_n_0 ;
  wire [5:4]add_ln674_1_fu_404_p2;
  wire [5:3]add_ln674_1_reg_919;
  wire \add_ln674_1_reg_919[3]_i_1_n_0 ;
  wire \add_ln674_1_reg_919[5]_i_2_n_0 ;
  wire \add_ln674_1_reg_919[5]_i_3_n_0 ;
  wire \add_ln674_1_reg_919[5]_i_4_n_0 ;
  wire \add_ln674_1_reg_919[5]_i_5_n_0 ;
  wire \add_ln674_1_reg_919_reg[5]_i_1_n_2 ;
  wire \add_ln674_1_reg_919_reg[5]_i_1_n_3 ;
  wire [7:0]and_ln414_1_fu_661_p2;
  wire [7:0]and_ln414_1_reg_1011;
  wire and_ln414_1_reg_10110;
  wire \and_ln414_1_reg_1011[1]_i_2_n_0 ;
  wire \and_ln414_1_reg_1011[2]_i_2_n_0 ;
  wire \and_ln414_1_reg_1011[3]_i_2_n_0 ;
  wire \and_ln414_1_reg_1011[5]_i_2_n_0 ;
  wire \and_ln414_1_reg_1011[6]_i_2_n_0 ;
  wire \and_ln414_1_reg_1011[6]_i_3_n_0 ;
  wire \and_ln414_1_reg_1011[7]_i_3_n_0 ;
  wire \and_ln414_1_reg_1011[7]_i_4_n_0 ;
  wire [7:0]and_ln414_fu_592_p2;
  wire [7:0]and_ln414_reg_1000;
  wire and_ln414_reg_10000;
  wire \and_ln414_reg_1000[3]_i_2_n_0 ;
  wire \and_ln414_reg_1000[6]_i_2_n_0 ;
  wire \and_ln414_reg_1000[7]_i_3_n_0 ;
  wire [7:0]and_ln414_reg_1000_pp0_iter7_reg;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[9]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__5_n_0;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter10_i_1_n_0;
  wire ap_enable_reg_pp0_iter10_reg_0;
  wire ap_enable_reg_pp0_iter10_reg_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [7:0]ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155;
  wire ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_rem_load;
  wire ap_start;
  wire ap_sync_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  wire bLast_fu_218_p2_carry__0_i_1_n_0;
  wire bLast_fu_218_p2_carry__0_i_2_n_0;
  wire bLast_fu_218_p2_carry__0_i_3_n_0;
  wire bLast_fu_218_p2_carry__0_i_4_n_0;
  wire bLast_fu_218_p2_carry__0_n_0;
  wire bLast_fu_218_p2_carry__0_n_1;
  wire bLast_fu_218_p2_carry__0_n_2;
  wire bLast_fu_218_p2_carry__0_n_3;
  wire bLast_fu_218_p2_carry__1_i_1_n_0;
  wire bLast_fu_218_p2_carry__1_i_2_n_0;
  wire bLast_fu_218_p2_carry__1_i_3_n_0;
  wire bLast_fu_218_p2_carry__1_n_1;
  wire bLast_fu_218_p2_carry__1_n_2;
  wire bLast_fu_218_p2_carry__1_n_3;
  wire bLast_fu_218_p2_carry_i_1_n_0;
  wire bLast_fu_218_p2_carry_i_2_n_0;
  wire bLast_fu_218_p2_carry_i_3_n_0;
  wire bLast_fu_218_p2_carry_i_4_n_0;
  wire bLast_fu_218_p2_carry_n_0;
  wire bLast_fu_218_p2_carry_n_1;
  wire bLast_fu_218_p2_carry_n_2;
  wire bLast_fu_218_p2_carry_n_3;
  wire bLast_reg_782;
  wire \bLast_reg_782[0]_i_1_n_0 ;
  wire bLast_reg_782_pp0_iter1_reg;
  wire \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5_n_0 ;
  wire bLast_reg_782_pp0_iter7_reg;
  wire bLast_reg_782_pp0_iter8_reg;
  wire [31:0]bound_reg_753;
  wire [31:0]cols_bound_per_npc_read_reg_739;
  wire [31:0]\cols_bound_per_npc_read_reg_739_reg[31]_0 ;
  wire cols_c16_empty_n;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire [7:0]grp_fu_506_p2;
  wire [7:0]grp_fu_547_p2;
  wire i_reg_144;
  wire i_reg_1440;
  wire \i_reg_144[0]_i_4_n_0 ;
  wire [30:0]i_reg_144_reg;
  wire \i_reg_144_reg[0]_i_3_n_0 ;
  wire \i_reg_144_reg[0]_i_3_n_1 ;
  wire \i_reg_144_reg[0]_i_3_n_2 ;
  wire \i_reg_144_reg[0]_i_3_n_3 ;
  wire \i_reg_144_reg[0]_i_3_n_4 ;
  wire \i_reg_144_reg[0]_i_3_n_5 ;
  wire \i_reg_144_reg[0]_i_3_n_6 ;
  wire \i_reg_144_reg[0]_i_3_n_7 ;
  wire \i_reg_144_reg[12]_i_1_n_0 ;
  wire \i_reg_144_reg[12]_i_1_n_1 ;
  wire \i_reg_144_reg[12]_i_1_n_2 ;
  wire \i_reg_144_reg[12]_i_1_n_3 ;
  wire \i_reg_144_reg[12]_i_1_n_4 ;
  wire \i_reg_144_reg[12]_i_1_n_5 ;
  wire \i_reg_144_reg[12]_i_1_n_6 ;
  wire \i_reg_144_reg[12]_i_1_n_7 ;
  wire \i_reg_144_reg[16]_i_1_n_0 ;
  wire \i_reg_144_reg[16]_i_1_n_1 ;
  wire \i_reg_144_reg[16]_i_1_n_2 ;
  wire \i_reg_144_reg[16]_i_1_n_3 ;
  wire \i_reg_144_reg[16]_i_1_n_4 ;
  wire \i_reg_144_reg[16]_i_1_n_5 ;
  wire \i_reg_144_reg[16]_i_1_n_6 ;
  wire \i_reg_144_reg[16]_i_1_n_7 ;
  wire \i_reg_144_reg[20]_i_1_n_0 ;
  wire \i_reg_144_reg[20]_i_1_n_1 ;
  wire \i_reg_144_reg[20]_i_1_n_2 ;
  wire \i_reg_144_reg[20]_i_1_n_3 ;
  wire \i_reg_144_reg[20]_i_1_n_4 ;
  wire \i_reg_144_reg[20]_i_1_n_5 ;
  wire \i_reg_144_reg[20]_i_1_n_6 ;
  wire \i_reg_144_reg[20]_i_1_n_7 ;
  wire \i_reg_144_reg[24]_i_1_n_0 ;
  wire \i_reg_144_reg[24]_i_1_n_1 ;
  wire \i_reg_144_reg[24]_i_1_n_2 ;
  wire \i_reg_144_reg[24]_i_1_n_3 ;
  wire \i_reg_144_reg[24]_i_1_n_4 ;
  wire \i_reg_144_reg[24]_i_1_n_5 ;
  wire \i_reg_144_reg[24]_i_1_n_6 ;
  wire \i_reg_144_reg[24]_i_1_n_7 ;
  wire \i_reg_144_reg[28]_i_1_n_2 ;
  wire \i_reg_144_reg[28]_i_1_n_3 ;
  wire \i_reg_144_reg[28]_i_1_n_5 ;
  wire \i_reg_144_reg[28]_i_1_n_6 ;
  wire \i_reg_144_reg[28]_i_1_n_7 ;
  wire \i_reg_144_reg[4]_i_1_n_0 ;
  wire \i_reg_144_reg[4]_i_1_n_1 ;
  wire \i_reg_144_reg[4]_i_1_n_2 ;
  wire \i_reg_144_reg[4]_i_1_n_3 ;
  wire \i_reg_144_reg[4]_i_1_n_4 ;
  wire \i_reg_144_reg[4]_i_1_n_5 ;
  wire \i_reg_144_reg[4]_i_1_n_6 ;
  wire \i_reg_144_reg[4]_i_1_n_7 ;
  wire \i_reg_144_reg[8]_i_1_n_0 ;
  wire \i_reg_144_reg[8]_i_1_n_1 ;
  wire \i_reg_144_reg[8]_i_1_n_2 ;
  wire \i_reg_144_reg[8]_i_1_n_3 ;
  wire \i_reg_144_reg[8]_i_1_n_4 ;
  wire \i_reg_144_reg[8]_i_1_n_5 ;
  wire \i_reg_144_reg[8]_i_1_n_6 ;
  wire \i_reg_144_reg[8]_i_1_n_7 ;
  wire icmp_ln1073_fu_213_p2;
  wire icmp_ln1073_fu_213_p2_carry__0_i_1_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_2_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_3_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_4_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_5_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_6_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_7_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_i_8_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_n_0;
  wire icmp_ln1073_fu_213_p2_carry__0_n_1;
  wire icmp_ln1073_fu_213_p2_carry__0_n_2;
  wire icmp_ln1073_fu_213_p2_carry__0_n_3;
  wire icmp_ln1073_fu_213_p2_carry__1_i_1_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_2_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_3_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_4_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_5_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_6_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_7_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_i_8_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_n_0;
  wire icmp_ln1073_fu_213_p2_carry__1_n_1;
  wire icmp_ln1073_fu_213_p2_carry__1_n_2;
  wire icmp_ln1073_fu_213_p2_carry__1_n_3;
  wire icmp_ln1073_fu_213_p2_carry__2_i_1_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_2_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_3_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_4_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_5_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_6_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_7_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_i_8_n_0;
  wire icmp_ln1073_fu_213_p2_carry__2_n_1;
  wire icmp_ln1073_fu_213_p2_carry__2_n_2;
  wire icmp_ln1073_fu_213_p2_carry__2_n_3;
  wire icmp_ln1073_fu_213_p2_carry_i_1_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_2_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_3_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_4_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_5_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_6_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_7_n_0;
  wire icmp_ln1073_fu_213_p2_carry_i_8_n_0;
  wire icmp_ln1073_fu_213_p2_carry_n_0;
  wire icmp_ln1073_fu_213_p2_carry_n_1;
  wire icmp_ln1073_fu_213_p2_carry_n_2;
  wire icmp_ln1073_fu_213_p2_carry_n_3;
  wire icmp_ln1073_reg_778;
  wire icmp_ln1073_reg_778_pp0_iter1_reg;
  wire icmp_ln1073_reg_778_pp0_iter2_reg;
  wire icmp_ln1073_reg_778_pp0_iter3_reg;
  wire icmp_ln1073_reg_778_pp0_iter4_reg;
  wire icmp_ln1073_reg_778_pp0_iter5_reg;
  wire icmp_ln1073_reg_778_pp0_iter6_reg;
  wire icmp_ln1073_reg_778_pp0_iter7_reg;
  wire icmp_ln1084_fu_269_p2;
  wire icmp_ln1084_fu_269_p2_carry__0_i_1_n_0;
  wire icmp_ln1084_fu_269_p2_carry__0_i_2_n_0;
  wire icmp_ln1084_fu_269_p2_carry__0_i_3_n_0;
  wire icmp_ln1084_fu_269_p2_carry__0_i_4_n_0;
  wire icmp_ln1084_fu_269_p2_carry__0_n_0;
  wire icmp_ln1084_fu_269_p2_carry__0_n_1;
  wire icmp_ln1084_fu_269_p2_carry__0_n_2;
  wire icmp_ln1084_fu_269_p2_carry__0_n_3;
  wire icmp_ln1084_fu_269_p2_carry__1_i_1_n_0;
  wire icmp_ln1084_fu_269_p2_carry__1_i_2_n_0;
  wire icmp_ln1084_fu_269_p2_carry__1_i_3_n_0;
  wire icmp_ln1084_fu_269_p2_carry__1_i_4_n_0;
  wire icmp_ln1084_fu_269_p2_carry__1_n_0;
  wire icmp_ln1084_fu_269_p2_carry__1_n_1;
  wire icmp_ln1084_fu_269_p2_carry__1_n_2;
  wire icmp_ln1084_fu_269_p2_carry__1_n_3;
  wire icmp_ln1084_fu_269_p2_carry__2_i_1_n_0;
  wire icmp_ln1084_fu_269_p2_carry__2_i_2_n_0;
  wire icmp_ln1084_fu_269_p2_carry__2_i_3_n_0;
  wire icmp_ln1084_fu_269_p2_carry__2_n_2;
  wire icmp_ln1084_fu_269_p2_carry__2_n_3;
  wire icmp_ln1084_fu_269_p2_carry_i_1_n_0;
  wire icmp_ln1084_fu_269_p2_carry_i_2_n_0;
  wire icmp_ln1084_fu_269_p2_carry_i_3_n_0;
  wire icmp_ln1084_fu_269_p2_carry_i_4_n_0;
  wire icmp_ln1084_fu_269_p2_carry_i_5_n_0;
  wire icmp_ln1084_fu_269_p2_carry_n_0;
  wire icmp_ln1084_fu_269_p2_carry_n_1;
  wire icmp_ln1084_fu_269_p2_carry_n_2;
  wire icmp_ln1084_fu_269_p2_carry_n_3;
  wire icmp_ln1084_reg_813;
  wire icmp_ln1084_reg_8130;
  wire icmp_ln1084_reg_813_pp0_iter3_reg;
  wire icmp_ln1084_reg_813_pp0_iter4_reg;
  wire icmp_ln1084_reg_813_pp0_iter5_reg;
  wire icmp_ln1084_reg_813_pp0_iter6_reg;
  wire icmp_ln1084_reg_813_pp0_iter7_reg;
  wire \icmp_ln1085_reg_889[0]_i_1_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_2_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_3_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_4_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_5_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_6_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_7_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_8_n_0 ;
  wire \icmp_ln1085_reg_889[0]_i_9_n_0 ;
  wire icmp_ln1085_reg_889_pp0_iter4_reg;
  wire icmp_ln1085_reg_889_pp0_iter5_reg;
  wire icmp_ln1085_reg_889_pp0_iter6_reg;
  wire \icmp_ln1085_reg_889_reg_n_0_[0] ;
  wire icmp_ln1104_fu_223_p2;
  wire icmp_ln1104_fu_223_p2_carry__0_i_1_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_2_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_3_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_4_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_5_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_6_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_7_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_i_8_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_n_0;
  wire icmp_ln1104_fu_223_p2_carry__0_n_1;
  wire icmp_ln1104_fu_223_p2_carry__0_n_2;
  wire icmp_ln1104_fu_223_p2_carry__0_n_3;
  wire icmp_ln1104_fu_223_p2_carry__1_i_1_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_2_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_3_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_4_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_5_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_6_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_7_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_i_8_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_n_0;
  wire icmp_ln1104_fu_223_p2_carry__1_n_1;
  wire icmp_ln1104_fu_223_p2_carry__1_n_2;
  wire icmp_ln1104_fu_223_p2_carry__1_n_3;
  wire icmp_ln1104_fu_223_p2_carry__2_i_1_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_2_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_3_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_4_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_5_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_6_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_7_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_i_8_n_0;
  wire icmp_ln1104_fu_223_p2_carry__2_n_1;
  wire icmp_ln1104_fu_223_p2_carry__2_n_2;
  wire icmp_ln1104_fu_223_p2_carry__2_n_3;
  wire icmp_ln1104_fu_223_p2_carry_i_1_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_2_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_3_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_4_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_5_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_6_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_7_n_0;
  wire icmp_ln1104_fu_223_p2_carry_i_8_n_0;
  wire icmp_ln1104_fu_223_p2_carry_n_0;
  wire icmp_ln1104_fu_223_p2_carry_n_1;
  wire icmp_ln1104_fu_223_p2_carry_n_2;
  wire icmp_ln1104_fu_223_p2_carry_n_3;
  wire icmp_ln1104_reg_790;
  wire \icmp_ln1104_reg_790[0]_i_1_n_0 ;
  wire icmp_ln1104_reg_790_pp0_iter1_reg;
  wire \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7_n_0 ;
  wire icmp_ln1104_reg_790_pp0_iter9_reg;
  wire \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ;
  wire icmp_ln414_fu_410_p2;
  wire icmp_ln414_fu_410_p2_carry__0_i_1_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_2_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_3_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_4_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_5_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_6_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_7_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_i_8_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_n_0;
  wire icmp_ln414_fu_410_p2_carry__0_n_1;
  wire icmp_ln414_fu_410_p2_carry__0_n_2;
  wire icmp_ln414_fu_410_p2_carry__0_n_3;
  wire icmp_ln414_fu_410_p2_carry__1_i_1_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_2_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_3_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_4_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_5_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_6_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_7_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_i_8_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_n_0;
  wire icmp_ln414_fu_410_p2_carry__1_n_1;
  wire icmp_ln414_fu_410_p2_carry__1_n_2;
  wire icmp_ln414_fu_410_p2_carry__1_n_3;
  wire icmp_ln414_fu_410_p2_carry__2_i_1_n_0;
  wire icmp_ln414_fu_410_p2_carry__2_i_2_n_0;
  wire icmp_ln414_fu_410_p2_carry__2_i_3_n_0;
  wire icmp_ln414_fu_410_p2_carry__2_i_4_n_0;
  wire icmp_ln414_fu_410_p2_carry__2_i_5_n_0;
  wire icmp_ln414_fu_410_p2_carry__2_i_6_n_0;
  wire icmp_ln414_fu_410_p2_carry__2_n_2;
  wire icmp_ln414_fu_410_p2_carry__2_n_3;
  wire icmp_ln414_fu_410_p2_carry_i_1_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_2_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_3_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_4_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_5_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_6_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_7_n_0;
  wire icmp_ln414_fu_410_p2_carry_i_8_n_0;
  wire icmp_ln414_fu_410_p2_carry_n_0;
  wire icmp_ln414_fu_410_p2_carry_n_1;
  wire icmp_ln414_fu_410_p2_carry_n_2;
  wire icmp_ln414_fu_410_p2_carry_n_3;
  wire icmp_ln414_reg_924;
  wire \icmp_ln414_reg_924[0]_i_1_n_0 ;
  wire icmp_ln414_reg_924_pp0_iter4_reg;
  wire icmp_ln414_reg_924_pp0_iter5_reg;
  wire icmp_ln414_reg_924_pp0_iter6_reg;
  wire icmp_ln414_reg_924_pp0_iter7_reg;
  wire icmp_ln674_1_fu_338_p2;
  wire icmp_ln674_1_reg_882;
  wire \icmp_ln674_1_reg_882[0]_i_10_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_11_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_13_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_14_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_15_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_16_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_17_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_18_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_19_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_1_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_20_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_22_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_23_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_24_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_25_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_26_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_27_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_28_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_29_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_30_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_31_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_32_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_33_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_34_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_35_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_36_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_37_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_4_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_5_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_6_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_7_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_8_n_0 ;
  wire \icmp_ln674_1_reg_882[0]_i_9_n_0 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_12_n_0 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_12_n_1 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_12_n_2 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_12_n_3 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_21_n_0 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_21_n_1 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_21_n_2 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_21_n_3 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_2_n_1 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_2_n_2 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_2_n_3 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_3_n_0 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_3_n_1 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_3_n_2 ;
  wire \icmp_ln674_1_reg_882_reg[0]_i_3_n_3 ;
  wire icmp_ln674_reg_899;
  wire \icmp_ln674_reg_899[0]_i_1_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_2_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_3_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_4_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_5_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_6_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_7_n_0 ;
  wire \icmp_ln674_reg_899[0]_i_8_n_0 ;
  wire in_mat_data_full_n;
  wire [0:0]internal_full_n_reg;
  wire \j_reg_133[0]_i_1_n_0 ;
  wire \j_reg_133[0]_i_3_n_0 ;
  wire [31:0]j_reg_133_reg;
  wire \j_reg_133_reg[0]_i_2_n_0 ;
  wire \j_reg_133_reg[0]_i_2_n_1 ;
  wire \j_reg_133_reg[0]_i_2_n_2 ;
  wire \j_reg_133_reg[0]_i_2_n_3 ;
  wire \j_reg_133_reg[0]_i_2_n_4 ;
  wire \j_reg_133_reg[0]_i_2_n_5 ;
  wire \j_reg_133_reg[0]_i_2_n_6 ;
  wire \j_reg_133_reg[0]_i_2_n_7 ;
  wire \j_reg_133_reg[12]_i_1_n_0 ;
  wire \j_reg_133_reg[12]_i_1_n_1 ;
  wire \j_reg_133_reg[12]_i_1_n_2 ;
  wire \j_reg_133_reg[12]_i_1_n_3 ;
  wire \j_reg_133_reg[12]_i_1_n_4 ;
  wire \j_reg_133_reg[12]_i_1_n_5 ;
  wire \j_reg_133_reg[12]_i_1_n_6 ;
  wire \j_reg_133_reg[12]_i_1_n_7 ;
  wire \j_reg_133_reg[16]_i_1_n_0 ;
  wire \j_reg_133_reg[16]_i_1_n_1 ;
  wire \j_reg_133_reg[16]_i_1_n_2 ;
  wire \j_reg_133_reg[16]_i_1_n_3 ;
  wire \j_reg_133_reg[16]_i_1_n_4 ;
  wire \j_reg_133_reg[16]_i_1_n_5 ;
  wire \j_reg_133_reg[16]_i_1_n_6 ;
  wire \j_reg_133_reg[16]_i_1_n_7 ;
  wire \j_reg_133_reg[20]_i_1_n_0 ;
  wire \j_reg_133_reg[20]_i_1_n_1 ;
  wire \j_reg_133_reg[20]_i_1_n_2 ;
  wire \j_reg_133_reg[20]_i_1_n_3 ;
  wire \j_reg_133_reg[20]_i_1_n_4 ;
  wire \j_reg_133_reg[20]_i_1_n_5 ;
  wire \j_reg_133_reg[20]_i_1_n_6 ;
  wire \j_reg_133_reg[20]_i_1_n_7 ;
  wire \j_reg_133_reg[24]_i_1_n_0 ;
  wire \j_reg_133_reg[24]_i_1_n_1 ;
  wire \j_reg_133_reg[24]_i_1_n_2 ;
  wire \j_reg_133_reg[24]_i_1_n_3 ;
  wire \j_reg_133_reg[24]_i_1_n_4 ;
  wire \j_reg_133_reg[24]_i_1_n_5 ;
  wire \j_reg_133_reg[24]_i_1_n_6 ;
  wire \j_reg_133_reg[24]_i_1_n_7 ;
  wire \j_reg_133_reg[28]_i_1_n_1 ;
  wire \j_reg_133_reg[28]_i_1_n_2 ;
  wire \j_reg_133_reg[28]_i_1_n_3 ;
  wire \j_reg_133_reg[28]_i_1_n_4 ;
  wire \j_reg_133_reg[28]_i_1_n_5 ;
  wire \j_reg_133_reg[28]_i_1_n_6 ;
  wire \j_reg_133_reg[28]_i_1_n_7 ;
  wire \j_reg_133_reg[4]_i_1_n_0 ;
  wire \j_reg_133_reg[4]_i_1_n_1 ;
  wire \j_reg_133_reg[4]_i_1_n_2 ;
  wire \j_reg_133_reg[4]_i_1_n_3 ;
  wire \j_reg_133_reg[4]_i_1_n_4 ;
  wire \j_reg_133_reg[4]_i_1_n_5 ;
  wire \j_reg_133_reg[4]_i_1_n_6 ;
  wire \j_reg_133_reg[4]_i_1_n_7 ;
  wire \j_reg_133_reg[8]_i_1_n_0 ;
  wire \j_reg_133_reg[8]_i_1_n_1 ;
  wire \j_reg_133_reg[8]_i_1_n_2 ;
  wire \j_reg_133_reg[8]_i_1_n_3 ;
  wire \j_reg_133_reg[8]_i_1_n_4 ;
  wire \j_reg_133_reg[8]_i_1_n_5 ;
  wire \j_reg_133_reg[8]_i_1_n_6 ;
  wire \j_reg_133_reg[8]_i_1_n_7 ;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire [3:3]last_blk_width_read_reg_746;
  wire ldata_empty_n;
  wire \localbuffer2_V_reg_1026[7]_i_1_n_0 ;
  wire [7:0]\localbuffer2_V_reg_1026_reg[7]_0 ;
  wire [7:1]localbuffer_V_6_fu_612_p1;
  wire [7:0]localbuffer_V_6_reg_1006;
  wire localbuffer_V_6_reg_10060;
  wire \localbuffer_V_6_reg_1006[0]_i_1_n_0 ;
  wire \localbuffer_V_6_reg_1006[3]_i_2_n_0 ;
  wire \localbuffer_V_6_reg_1006[7]_i_3_n_0 ;
  wire lshr_32ns_6ns_32_2_1_U42_n_1;
  wire lshr_32ns_6ns_32_2_1_U42_n_2;
  wire [7:0]lshr_ln674_3_reg_990;
  wire lshr_ln674_3_reg_9900;
  wire [7:0]lshr_ln674_reg_980;
  wire lshr_ln674_reg_9800;
  wire [7:0]lshr_ln674_reg_980_pp0_iter6_reg;
  wire [31:0]out;
  wire [26:0]p_0_in;
  wire p_8_in;
  wire [7:0]p_Result_3_fu_687_p2__15;
  wire [31:0]p_Val2_load_reg_876;
  wire p_Val2_load_reg_8760;
  wire [31:0]p_Val2_s_fu_98;
  wire p_Val2_s_fu_980;
  wire \ptr_width_minus_reg_799[4]_i_1_n_0 ;
  wire \ptr_width_minus_reg_799[5]_i_1_n_0 ;
  wire \ptr_width_minus_reg_799_reg_n_0_[4] ;
  wire \ptr_width_minus_reg_799_reg_n_0_[5] ;
  wire [31:3]rem_1_fu_329_p2;
  wire [31:0]rem_1_reg_871;
  wire \rem_1_reg_871[10]_i_2_n_0 ;
  wire \rem_1_reg_871[10]_i_3_n_0 ;
  wire \rem_1_reg_871[10]_i_4_n_0 ;
  wire \rem_1_reg_871[10]_i_5_n_0 ;
  wire \rem_1_reg_871[14]_i_2_n_0 ;
  wire \rem_1_reg_871[14]_i_3_n_0 ;
  wire \rem_1_reg_871[14]_i_4_n_0 ;
  wire \rem_1_reg_871[14]_i_5_n_0 ;
  wire \rem_1_reg_871[18]_i_2_n_0 ;
  wire \rem_1_reg_871[18]_i_3_n_0 ;
  wire \rem_1_reg_871[18]_i_4_n_0 ;
  wire \rem_1_reg_871[18]_i_5_n_0 ;
  wire \rem_1_reg_871[22]_i_2_n_0 ;
  wire \rem_1_reg_871[22]_i_3_n_0 ;
  wire \rem_1_reg_871[22]_i_4_n_0 ;
  wire \rem_1_reg_871[22]_i_5_n_0 ;
  wire \rem_1_reg_871[26]_i_2_n_0 ;
  wire \rem_1_reg_871[26]_i_3_n_0 ;
  wire \rem_1_reg_871[26]_i_4_n_0 ;
  wire \rem_1_reg_871[26]_i_5_n_0 ;
  wire \rem_1_reg_871[30]_i_2_n_0 ;
  wire \rem_1_reg_871[30]_i_3_n_0 ;
  wire \rem_1_reg_871[30]_i_4_n_0 ;
  wire \rem_1_reg_871[30]_i_5_n_0 ;
  wire \rem_1_reg_871[31]_i_3_n_0 ;
  wire \rem_1_reg_871[6]_i_2_n_0 ;
  wire \rem_1_reg_871[6]_i_3_n_0 ;
  wire \rem_1_reg_871[6]_i_4_n_0 ;
  wire \rem_1_reg_871[6]_i_5_n_0 ;
  wire \rem_1_reg_871_reg[10]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[10]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[10]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[10]_i_1_n_3 ;
  wire \rem_1_reg_871_reg[14]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[14]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[14]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[14]_i_1_n_3 ;
  wire \rem_1_reg_871_reg[18]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[18]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[18]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[18]_i_1_n_3 ;
  wire \rem_1_reg_871_reg[22]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[22]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[22]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[22]_i_1_n_3 ;
  wire \rem_1_reg_871_reg[26]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[26]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[26]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[26]_i_1_n_3 ;
  wire \rem_1_reg_871_reg[30]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[30]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[30]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[30]_i_1_n_3 ;
  wire \rem_1_reg_871_reg[6]_i_1_n_0 ;
  wire \rem_1_reg_871_reg[6]_i_1_n_1 ;
  wire \rem_1_reg_871_reg[6]_i_1_n_2 ;
  wire \rem_1_reg_871_reg[6]_i_1_n_3 ;
  wire [31:0]rem_2_fu_299_p2;
  wire [31:0]rem_2_reg_841;
  wire rem_2_reg_8410;
  wire \rem_2_reg_841[11]_i_2_n_0 ;
  wire \rem_2_reg_841[11]_i_3_n_0 ;
  wire \rem_2_reg_841[11]_i_4_n_0 ;
  wire \rem_2_reg_841[11]_i_5_n_0 ;
  wire \rem_2_reg_841[15]_i_2_n_0 ;
  wire \rem_2_reg_841[15]_i_3_n_0 ;
  wire \rem_2_reg_841[15]_i_4_n_0 ;
  wire \rem_2_reg_841[15]_i_5_n_0 ;
  wire \rem_2_reg_841[19]_i_2_n_0 ;
  wire \rem_2_reg_841[19]_i_3_n_0 ;
  wire \rem_2_reg_841[19]_i_4_n_0 ;
  wire \rem_2_reg_841[19]_i_5_n_0 ;
  wire \rem_2_reg_841[23]_i_2_n_0 ;
  wire \rem_2_reg_841[23]_i_3_n_0 ;
  wire \rem_2_reg_841[23]_i_4_n_0 ;
  wire \rem_2_reg_841[23]_i_5_n_0 ;
  wire \rem_2_reg_841[27]_i_2_n_0 ;
  wire \rem_2_reg_841[27]_i_3_n_0 ;
  wire \rem_2_reg_841[27]_i_4_n_0 ;
  wire \rem_2_reg_841[27]_i_5_n_0 ;
  wire \rem_2_reg_841[31]_i_3_n_0 ;
  wire \rem_2_reg_841[31]_i_4_n_0 ;
  wire \rem_2_reg_841[31]_i_5_n_0 ;
  wire \rem_2_reg_841[31]_i_6_n_0 ;
  wire \rem_2_reg_841[3]_i_2_n_0 ;
  wire \rem_2_reg_841[3]_i_3_n_0 ;
  wire \rem_2_reg_841[3]_i_4_n_0 ;
  wire \rem_2_reg_841[3]_i_5_n_0 ;
  wire \rem_2_reg_841[7]_i_2_n_0 ;
  wire \rem_2_reg_841[7]_i_3_n_0 ;
  wire \rem_2_reg_841[7]_i_4_n_0 ;
  wire \rem_2_reg_841[7]_i_5_n_0 ;
  wire \rem_2_reg_841_reg[11]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[11]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[11]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[11]_i_1_n_3 ;
  wire \rem_2_reg_841_reg[15]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[15]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[15]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[15]_i_1_n_3 ;
  wire \rem_2_reg_841_reg[19]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[19]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[19]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[19]_i_1_n_3 ;
  wire \rem_2_reg_841_reg[23]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[23]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[23]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[23]_i_1_n_3 ;
  wire \rem_2_reg_841_reg[27]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[27]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[27]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[27]_i_1_n_3 ;
  wire \rem_2_reg_841_reg[31]_i_2_n_1 ;
  wire \rem_2_reg_841_reg[31]_i_2_n_2 ;
  wire \rem_2_reg_841_reg[31]_i_2_n_3 ;
  wire \rem_2_reg_841_reg[3]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[3]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[3]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[3]_i_1_n_3 ;
  wire \rem_2_reg_841_reg[7]_i_1_n_0 ;
  wire \rem_2_reg_841_reg[7]_i_1_n_1 ;
  wire \rem_2_reg_841_reg[7]_i_1_n_2 ;
  wire \rem_2_reg_841_reg[7]_i_1_n_3 ;
  wire [31:0]rem_fu_94;
  wire \rem_fu_94[0]_i_1_n_0 ;
  wire \rem_fu_94[10]_i_1_n_0 ;
  wire \rem_fu_94[11]_i_1_n_0 ;
  wire \rem_fu_94[12]_i_1_n_0 ;
  wire \rem_fu_94[13]_i_1_n_0 ;
  wire \rem_fu_94[14]_i_1_n_0 ;
  wire \rem_fu_94[15]_i_1_n_0 ;
  wire \rem_fu_94[16]_i_1_n_0 ;
  wire \rem_fu_94[17]_i_1_n_0 ;
  wire \rem_fu_94[18]_i_1_n_0 ;
  wire \rem_fu_94[19]_i_1_n_0 ;
  wire \rem_fu_94[1]_i_1_n_0 ;
  wire \rem_fu_94[20]_i_1_n_0 ;
  wire \rem_fu_94[21]_i_1_n_0 ;
  wire \rem_fu_94[22]_i_1_n_0 ;
  wire \rem_fu_94[23]_i_1_n_0 ;
  wire \rem_fu_94[24]_i_1_n_0 ;
  wire \rem_fu_94[25]_i_1_n_0 ;
  wire \rem_fu_94[26]_i_1_n_0 ;
  wire \rem_fu_94[27]_i_1_n_0 ;
  wire \rem_fu_94[28]_i_1_n_0 ;
  wire \rem_fu_94[29]_i_1_n_0 ;
  wire \rem_fu_94[2]_i_1_n_0 ;
  wire \rem_fu_94[30]_i_1_n_0 ;
  wire \rem_fu_94[31]_i_2_n_0 ;
  wire \rem_fu_94[31]_i_3_n_0 ;
  wire \rem_fu_94[3]_i_1_n_0 ;
  wire \rem_fu_94[4]_i_1_n_0 ;
  wire \rem_fu_94[5]_i_1_n_0 ;
  wire \rem_fu_94[6]_i_1_n_0 ;
  wire \rem_fu_94[7]_i_1_n_0 ;
  wire \rem_fu_94[8]_i_1_n_0 ;
  wire \rem_fu_94[9]_i_1_n_0 ;
  wire \rem_load_reg_804_reg_n_0_[0] ;
  wire \rem_load_reg_804_reg_n_0_[10] ;
  wire \rem_load_reg_804_reg_n_0_[11] ;
  wire \rem_load_reg_804_reg_n_0_[12] ;
  wire \rem_load_reg_804_reg_n_0_[13] ;
  wire \rem_load_reg_804_reg_n_0_[14] ;
  wire \rem_load_reg_804_reg_n_0_[15] ;
  wire \rem_load_reg_804_reg_n_0_[16] ;
  wire \rem_load_reg_804_reg_n_0_[17] ;
  wire \rem_load_reg_804_reg_n_0_[18] ;
  wire \rem_load_reg_804_reg_n_0_[19] ;
  wire \rem_load_reg_804_reg_n_0_[1] ;
  wire \rem_load_reg_804_reg_n_0_[20] ;
  wire \rem_load_reg_804_reg_n_0_[21] ;
  wire \rem_load_reg_804_reg_n_0_[22] ;
  wire \rem_load_reg_804_reg_n_0_[23] ;
  wire \rem_load_reg_804_reg_n_0_[24] ;
  wire \rem_load_reg_804_reg_n_0_[25] ;
  wire \rem_load_reg_804_reg_n_0_[26] ;
  wire \rem_load_reg_804_reg_n_0_[27] ;
  wire \rem_load_reg_804_reg_n_0_[28] ;
  wire \rem_load_reg_804_reg_n_0_[29] ;
  wire \rem_load_reg_804_reg_n_0_[2] ;
  wire \rem_load_reg_804_reg_n_0_[30] ;
  wire \rem_load_reg_804_reg_n_0_[31] ;
  wire \rem_load_reg_804_reg_n_0_[3] ;
  wire \rem_load_reg_804_reg_n_0_[4] ;
  wire \rem_load_reg_804_reg_n_0_[5] ;
  wire \rem_load_reg_804_reg_n_0_[6] ;
  wire \rem_load_reg_804_reg_n_0_[7] ;
  wire \rem_load_reg_804_reg_n_0_[8] ;
  wire \rem_load_reg_804_reg_n_0_[9] ;
  wire rows_c15_empty_n;
  wire [31:0]rows_read_reg_734;
  wire [3:3]select_ln414_fu_552_p3;
  wire [31:0]select_ln674_1_fu_374_p3;
  wire [31:0]select_ln674_1_reg_904;
  wire [5:0]select_ln674_2_reg_909;
  wire \select_ln674_2_reg_909[0]_i_1_n_0 ;
  wire \select_ln674_2_reg_909[1]_i_1_n_0 ;
  wire \select_ln674_2_reg_909[2]_i_1_n_0 ;
  wire \select_ln674_2_reg_909[3]_i_1_n_0 ;
  wire \select_ln674_2_reg_909[4]_i_1_n_0 ;
  wire [31:0]select_ln674_4_fu_462_p3;
  wire [31:0]select_ln674_4_reg_944;
  wire select_ln674_4_reg_9440;
  wire [5:0]select_ln674_5_reg_949;
  wire \select_ln674_5_reg_949[0]_i_1_n_0 ;
  wire \select_ln674_5_reg_949[1]_i_1_n_0 ;
  wire \select_ln674_5_reg_949[2]_i_1_n_0 ;
  wire \select_ln674_5_reg_949[3]_i_1_n_0 ;
  wire \select_ln674_5_reg_949[4]_i_1_n_0 ;
  wire [5:5]select_ln674_fu_490_p3;
  wire shiftReg_ce;
  wire [7:0]shl_ln414_reg_969;
  wire shl_ln414_reg_9690;
  wire \shl_ln414_reg_969[0]_i_1_n_0 ;
  wire \shl_ln414_reg_969[1]_i_1_n_0 ;
  wire \shl_ln414_reg_969[2]_i_1_n_0 ;
  wire \shl_ln414_reg_969[2]_i_2_n_0 ;
  wire \shl_ln414_reg_969[2]_i_3_n_0 ;
  wire \shl_ln414_reg_969[3]_i_1_n_0 ;
  wire \shl_ln414_reg_969[3]_i_2_n_0 ;
  wire \shl_ln414_reg_969[4]_i_1_n_0 ;
  wire \shl_ln414_reg_969[4]_i_2_n_0 ;
  wire \shl_ln414_reg_969[5]_i_1_n_0 ;
  wire \shl_ln414_reg_969[5]_i_2_n_0 ;
  wire \shl_ln414_reg_969[5]_i_3_n_0 ;
  wire \shl_ln414_reg_969[6]_i_1_n_0 ;
  wire \shl_ln414_reg_969[6]_i_2_n_0 ;
  wire \shl_ln414_reg_969[6]_i_3_n_0 ;
  wire \shl_ln414_reg_969[7]_i_12_n_0 ;
  wire \shl_ln414_reg_969[7]_i_14_n_0 ;
  wire \shl_ln414_reg_969[7]_i_1_n_0 ;
  wire \shl_ln414_reg_969[7]_i_3_n_0 ;
  wire \shl_ln414_reg_969[7]_i_4_n_0 ;
  wire \shl_ln414_reg_969[7]_i_6_n_0 ;
  wire \shl_ln414_reg_969[7]_i_8_n_0 ;
  wire \shl_ln414_reg_969[7]_i_9_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2_n_0 ;
  wire \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2_n_0 ;
  wire [7:0]shl_ln414_reg_969_pp0_iter7_reg;
  wire [5:4]sub4_i_reg_763;
  wire \sub4_i_reg_763[5]_i_1_n_0 ;
  wire [31:0]sub_i_fu_186_p2;
  wire sub_i_fu_186_p2_carry__0_i_1_n_0;
  wire sub_i_fu_186_p2_carry__0_i_2_n_0;
  wire sub_i_fu_186_p2_carry__0_i_3_n_0;
  wire sub_i_fu_186_p2_carry__0_i_4_n_0;
  wire sub_i_fu_186_p2_carry__0_n_0;
  wire sub_i_fu_186_p2_carry__0_n_1;
  wire sub_i_fu_186_p2_carry__0_n_2;
  wire sub_i_fu_186_p2_carry__0_n_3;
  wire sub_i_fu_186_p2_carry__1_i_1_n_0;
  wire sub_i_fu_186_p2_carry__1_i_2_n_0;
  wire sub_i_fu_186_p2_carry__1_i_3_n_0;
  wire sub_i_fu_186_p2_carry__1_i_4_n_0;
  wire sub_i_fu_186_p2_carry__1_n_0;
  wire sub_i_fu_186_p2_carry__1_n_1;
  wire sub_i_fu_186_p2_carry__1_n_2;
  wire sub_i_fu_186_p2_carry__1_n_3;
  wire sub_i_fu_186_p2_carry__2_i_1_n_0;
  wire sub_i_fu_186_p2_carry__2_i_2_n_0;
  wire sub_i_fu_186_p2_carry__2_i_3_n_0;
  wire sub_i_fu_186_p2_carry__2_i_4_n_0;
  wire sub_i_fu_186_p2_carry__2_n_0;
  wire sub_i_fu_186_p2_carry__2_n_1;
  wire sub_i_fu_186_p2_carry__2_n_2;
  wire sub_i_fu_186_p2_carry__2_n_3;
  wire sub_i_fu_186_p2_carry__3_i_1_n_0;
  wire sub_i_fu_186_p2_carry__3_i_2_n_0;
  wire sub_i_fu_186_p2_carry__3_i_3_n_0;
  wire sub_i_fu_186_p2_carry__3_i_4_n_0;
  wire sub_i_fu_186_p2_carry__3_n_0;
  wire sub_i_fu_186_p2_carry__3_n_1;
  wire sub_i_fu_186_p2_carry__3_n_2;
  wire sub_i_fu_186_p2_carry__3_n_3;
  wire sub_i_fu_186_p2_carry__4_i_1_n_0;
  wire sub_i_fu_186_p2_carry__4_i_2_n_0;
  wire sub_i_fu_186_p2_carry__4_i_3_n_0;
  wire sub_i_fu_186_p2_carry__4_i_4_n_0;
  wire sub_i_fu_186_p2_carry__4_n_0;
  wire sub_i_fu_186_p2_carry__4_n_1;
  wire sub_i_fu_186_p2_carry__4_n_2;
  wire sub_i_fu_186_p2_carry__4_n_3;
  wire sub_i_fu_186_p2_carry__5_i_1_n_0;
  wire sub_i_fu_186_p2_carry__5_i_2_n_0;
  wire sub_i_fu_186_p2_carry__5_i_3_n_0;
  wire sub_i_fu_186_p2_carry__5_i_4_n_0;
  wire sub_i_fu_186_p2_carry__5_n_0;
  wire sub_i_fu_186_p2_carry__5_n_1;
  wire sub_i_fu_186_p2_carry__5_n_2;
  wire sub_i_fu_186_p2_carry__5_n_3;
  wire sub_i_fu_186_p2_carry__6_i_1_n_0;
  wire sub_i_fu_186_p2_carry__6_i_2_n_0;
  wire sub_i_fu_186_p2_carry__6_i_3_n_0;
  wire sub_i_fu_186_p2_carry__6_n_2;
  wire sub_i_fu_186_p2_carry__6_n_3;
  wire sub_i_fu_186_p2_carry_i_1_n_0;
  wire sub_i_fu_186_p2_carry_i_2_n_0;
  wire sub_i_fu_186_p2_carry_i_3_n_0;
  wire sub_i_fu_186_p2_carry_i_4_n_0;
  wire sub_i_fu_186_p2_carry_n_0;
  wire sub_i_fu_186_p2_carry_n_1;
  wire sub_i_fu_186_p2_carry_n_2;
  wire sub_i_fu_186_p2_carry_n_3;
  wire [31:0]sub_i_reg_758;
  wire [31:0]sub_ln1093_1_reg_822;
  wire sub_ln1093_1_reg_8220;
  wire [31:0]sub_ln1093_reg_817;
  wire \sub_ln1093_reg_817[0]_i_1_n_0 ;
  wire \sub_ln1093_reg_817[13]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[13]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[13]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[13]_i_5_n_0 ;
  wire \sub_ln1093_reg_817[17]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[17]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[17]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[17]_i_5_n_0 ;
  wire \sub_ln1093_reg_817[1]_i_1_n_0 ;
  wire \sub_ln1093_reg_817[21]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[21]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[21]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[21]_i_5_n_0 ;
  wire \sub_ln1093_reg_817[25]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[25]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[25]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[25]_i_5_n_0 ;
  wire \sub_ln1093_reg_817[29]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[29]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[29]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[29]_i_5_n_0 ;
  wire \sub_ln1093_reg_817[31]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[31]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[5]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[5]_i_5_n_0 ;
  wire \sub_ln1093_reg_817[5]_i_6_n_0 ;
  wire \sub_ln1093_reg_817[5]_i_7_n_0 ;
  wire \sub_ln1093_reg_817[5]_i_8_n_0 ;
  wire \sub_ln1093_reg_817[9]_i_2_n_0 ;
  wire \sub_ln1093_reg_817[9]_i_3_n_0 ;
  wire \sub_ln1093_reg_817[9]_i_4_n_0 ;
  wire \sub_ln1093_reg_817[9]_i_5_n_0 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[13]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[17]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[21]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[25]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[29]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[31]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[31]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[31]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[5]_i_1_n_7 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_0 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_1 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_2 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_3 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_4 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_5 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_6 ;
  wire \sub_ln1093_reg_817_reg[9]_i_1_n_7 ;
  wire [2:0]sub_ln414_1_reg_939;
  wire \sub_ln414_1_reg_939[0]_i_1_n_0 ;
  wire \sub_ln414_1_reg_939[1]_i_1_n_0 ;
  wire \sub_ln414_1_reg_939[2]_i_1_n_0 ;
  wire [3:0]sub_ln414_2_reg_985;
  wire sub_ln414_2_reg_9850;
  wire \sub_ln414_2_reg_985[0]_i_1_n_0 ;
  wire \sub_ln414_2_reg_985[1]_i_1_n_0 ;
  wire \sub_ln414_2_reg_985[2]_i_1_n_0 ;
  wire [3:2]sub_ln414_fu_563_p2;
  wire [3:0]sub_ln414_reg_995;
  wire sub_ln414_reg_9950;
  wire \sub_ln414_reg_995[1]_i_1_n_0 ;
  wire [5:0]sub_ln674_2_reg_959;
  wire sub_ln674_2_reg_9590;
  wire \sub_ln674_2_reg_959[1]_i_1_n_0 ;
  wire \sub_ln674_2_reg_959[2]_i_1_n_0 ;
  wire \sub_ln674_2_reg_959[3]_i_1_n_0 ;
  wire \sub_ln674_2_reg_959[4]_i_1_n_0 ;
  wire \sub_ln674_2_reg_959[5]_i_3_n_0 ;
  wire [5:0]sub_ln674_2_reg_959_pp0_iter5_reg;
  wire [5:0]sub_ln674_2_reg_959_pp0_iter6_reg;
  wire [5:0]sub_ln674_7_fu_474_p2;
  wire sub_ln674_7_fu_474_p2_carry__0_i_1_n_0;
  wire sub_ln674_7_fu_474_p2_carry__0_i_2_n_0;
  wire sub_ln674_7_fu_474_p2_carry__0_i_3_n_0;
  wire sub_ln674_7_fu_474_p2_carry__0_n_3;
  wire sub_ln674_7_fu_474_p2_carry_i_1_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_2_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_3_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_4_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_5_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_6_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_7_n_0;
  wire sub_ln674_7_fu_474_p2_carry_i_8_n_0;
  wire sub_ln674_7_fu_474_p2_carry_n_0;
  wire sub_ln674_7_fu_474_p2_carry_n_1;
  wire sub_ln674_7_fu_474_p2_carry_n_2;
  wire sub_ln674_7_fu_474_p2_carry_n_3;
  wire [5:0]sub_ln674_7_reg_954;
  wire [5:0]sub_ln674_7_reg_954_pp0_iter5_reg;
  wire [5:0]sub_ln674_7_reg_954_pp0_iter6_reg;
  wire [3:3]sub_ln674_8_reg_1021;
  wire \sub_ln674_8_reg_1021[3]_i_1_n_0 ;
  wire [31:0]\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ;
  wire [7:0]tmp_8_reg_914;
  wire [6:1]tmp_9_fu_525_p1;
  wire [26:0]tmp_reg_846;
  wire \tmp_reg_846[11]_i_2_n_0 ;
  wire \tmp_reg_846[11]_i_3_n_0 ;
  wire \tmp_reg_846[11]_i_4_n_0 ;
  wire \tmp_reg_846[11]_i_5_n_0 ;
  wire \tmp_reg_846[15]_i_2_n_0 ;
  wire \tmp_reg_846[15]_i_3_n_0 ;
  wire \tmp_reg_846[15]_i_4_n_0 ;
  wire \tmp_reg_846[15]_i_5_n_0 ;
  wire \tmp_reg_846[19]_i_2_n_0 ;
  wire \tmp_reg_846[19]_i_3_n_0 ;
  wire \tmp_reg_846[19]_i_4_n_0 ;
  wire \tmp_reg_846[19]_i_5_n_0 ;
  wire \tmp_reg_846[23]_i_2_n_0 ;
  wire \tmp_reg_846[23]_i_3_n_0 ;
  wire \tmp_reg_846[23]_i_4_n_0 ;
  wire \tmp_reg_846[23]_i_5_n_0 ;
  wire \tmp_reg_846[26]_i_2_n_0 ;
  wire \tmp_reg_846[26]_i_3_n_0 ;
  wire \tmp_reg_846[26]_i_4_n_0 ;
  wire \tmp_reg_846[3]_i_2_n_0 ;
  wire \tmp_reg_846[3]_i_3_n_0 ;
  wire \tmp_reg_846[3]_i_4_n_0 ;
  wire \tmp_reg_846[3]_i_5_n_0 ;
  wire \tmp_reg_846[3]_i_6_n_0 ;
  wire \tmp_reg_846[7]_i_2_n_0 ;
  wire \tmp_reg_846[7]_i_3_n_0 ;
  wire \tmp_reg_846[7]_i_4_n_0 ;
  wire \tmp_reg_846[7]_i_5_n_0 ;
  wire \tmp_reg_846_reg[11]_i_1_n_0 ;
  wire \tmp_reg_846_reg[11]_i_1_n_1 ;
  wire \tmp_reg_846_reg[11]_i_1_n_2 ;
  wire \tmp_reg_846_reg[11]_i_1_n_3 ;
  wire \tmp_reg_846_reg[15]_i_1_n_0 ;
  wire \tmp_reg_846_reg[15]_i_1_n_1 ;
  wire \tmp_reg_846_reg[15]_i_1_n_2 ;
  wire \tmp_reg_846_reg[15]_i_1_n_3 ;
  wire \tmp_reg_846_reg[19]_i_1_n_0 ;
  wire \tmp_reg_846_reg[19]_i_1_n_1 ;
  wire \tmp_reg_846_reg[19]_i_1_n_2 ;
  wire \tmp_reg_846_reg[19]_i_1_n_3 ;
  wire \tmp_reg_846_reg[23]_i_1_n_0 ;
  wire \tmp_reg_846_reg[23]_i_1_n_1 ;
  wire \tmp_reg_846_reg[23]_i_1_n_2 ;
  wire \tmp_reg_846_reg[23]_i_1_n_3 ;
  wire \tmp_reg_846_reg[26]_i_1_n_2 ;
  wire \tmp_reg_846_reg[26]_i_1_n_3 ;
  wire \tmp_reg_846_reg[3]_i_1_n_0 ;
  wire \tmp_reg_846_reg[3]_i_1_n_1 ;
  wire \tmp_reg_846_reg[3]_i_1_n_2 ;
  wire \tmp_reg_846_reg[3]_i_1_n_3 ;
  wire \tmp_reg_846_reg[7]_i_1_n_0 ;
  wire \tmp_reg_846_reg[7]_i_1_n_1 ;
  wire \tmp_reg_846_reg[7]_i_1_n_2 ;
  wire \tmp_reg_846_reg[7]_i_1_n_3 ;
  wire [3:3]trunc_ln414_1_reg_865_pp0_iter3_reg;
  wire [3:3]trunc_ln414_1_reg_865_pp0_iter4_reg;
  wire [3:3]trunc_ln414_1_reg_865_pp0_iter5_reg;
  wire [3:0]trunc_ln414_reg_932;
  wire [3:0]trunc_ln414_reg_932_pp0_iter4_reg;
  wire [3:0]trunc_ln414_reg_932_pp0_iter5_reg;
  wire [5:0]trunc_ln674_1_reg_827;
  wire [5:0]trunc_ln674_1_reg_827_pp0_iter3_reg;
  wire [5:0]trunc_ln674_2_reg_835_pp0_iter3_reg;
  wire [4:1]trunc_ln674_reg_851;
  wire \trunc_ln674_reg_851[4]_i_2_n_0 ;
  wire \trunc_ln674_reg_851[4]_i_3_n_0 ;
  wire \trunc_ln674_reg_851[4]_i_4_n_0 ;
  wire \trunc_ln674_reg_851[4]_i_5_n_0 ;
  wire [5:0]trunc_ln674_reg_851_pp0_iter3_reg;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_0 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_1 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_2 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_3 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_4 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_5 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_6 ;
  wire \trunc_ln674_reg_851_reg[4]_i_1_n_7 ;
  wire [5:4]zext_ln1093_fu_281_p1;
  wire [2:0]zext_ln414_1_fu_534_p1;
  wire [3:2]\NLW_add_ln674_1_reg_919_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln674_1_reg_919_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_bLast_fu_218_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_218_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_218_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_218_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_144_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_144_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1073_fu_213_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_213_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_213_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_213_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_269_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_269_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_269_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1084_fu_269_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_269_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_223_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_223_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_223_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_223_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_410_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_410_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_410_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_410_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_410_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln674_1_reg_882_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln674_1_reg_882_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln674_1_reg_882_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln674_1_reg_882_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_j_reg_133_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rem_1_reg_871_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_rem_1_reg_871_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_rem_1_reg_871_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rem_2_reg_841_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_186_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_186_p2_carry__6_O_UNCONNECTED;
  wire [3:1]\NLW_sub_ln1093_reg_817_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln1093_reg_817_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_sub_ln674_7_fu_474_p2_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln674_7_fu_474_p2_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_tmp_reg_846_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_846_reg[26]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(in_mat_data_full_n),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(Q[1]),
        .I3(icmp_ln1104_reg_790_pp0_iter9_reg),
        .I4(ap_enable_reg_pp0_iter10_reg_n_0),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln1090_reg_859[4]_i_1 
       (.I0(bLast_reg_782_pp0_iter1_reg),
        .I1(last_blk_width_read_reg_746),
        .O(\add_ln1090_reg_859[4]_i_1_n_0 ));
  FDRE \add_ln1090_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(\add_ln1090_reg_859[4]_i_1_n_0 ),
        .Q(add_ln1090_reg_859),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln674_1_reg_919[3]_i_1 
       (.I0(\rem_load_reg_804_reg_n_0_[3] ),
        .I1(add_ln1090_reg_859),
        .O(\add_ln674_1_reg_919[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln674_1_reg_919[5]_i_2 
       (.I0(add_ln1090_reg_859),
        .O(\add_ln674_1_reg_919[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln674_1_reg_919[5]_i_3 
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[5] ),
        .O(\add_ln674_1_reg_919[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln674_1_reg_919[5]_i_4 
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[4] ),
        .O(\add_ln674_1_reg_919[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln674_1_reg_919[5]_i_5 
       (.I0(\rem_load_reg_804_reg_n_0_[3] ),
        .I1(add_ln1090_reg_859),
        .O(\add_ln674_1_reg_919[5]_i_5_n_0 ));
  FDRE \add_ln674_1_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\add_ln674_1_reg_919[3]_i_1_n_0 ),
        .Q(add_ln674_1_reg_919[3]),
        .R(1'b0));
  FDRE \add_ln674_1_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(add_ln674_1_fu_404_p2[4]),
        .Q(add_ln674_1_reg_919[4]),
        .R(1'b0));
  FDRE \add_ln674_1_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(add_ln674_1_fu_404_p2[5]),
        .Q(add_ln674_1_reg_919[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln674_1_reg_919_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_add_ln674_1_reg_919_reg[5]_i_1_CO_UNCONNECTED [3:2],\add_ln674_1_reg_919_reg[5]_i_1_n_2 ,\add_ln674_1_reg_919_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln674_1_reg_919[5]_i_2_n_0 ,\rem_load_reg_804_reg_n_0_[3] }),
        .O({\NLW_add_ln674_1_reg_919_reg[5]_i_1_O_UNCONNECTED [3],add_ln674_1_fu_404_p2,\NLW_add_ln674_1_reg_919_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,\add_ln674_1_reg_919[5]_i_3_n_0 ,\add_ln674_1_reg_919[5]_i_4_n_0 ,\add_ln674_1_reg_919[5]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \and_ln414_1_reg_1011[0]_i_1 
       (.I0(and_ln414_reg_1000[0]),
        .I1(lshr_ln674_reg_980_pp0_iter6_reg[0]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[5]),
        .I3(icmp_ln1085_reg_889_pp0_iter6_reg),
        .I4(sub_ln414_reg_995[3]),
        .O(and_ln414_1_fu_661_p2[0]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \and_ln414_1_reg_1011[1]_i_1 
       (.I0(\and_ln414_1_reg_1011[1]_i_2_n_0 ),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[0]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I3(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .I4(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I5(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .O(and_ln414_1_fu_661_p2[1]));
  LUT6 #(
    .INIT(64'h0008080808080808)) 
    \and_ln414_1_reg_1011[1]_i_2 
       (.I0(\and_ln414_1_reg_1011[6]_i_3_n_0 ),
        .I1(lshr_ln674_reg_980_pp0_iter6_reg[1]),
        .I2(and_ln414_reg_1000[1]),
        .I3(sub_ln414_reg_995[2]),
        .I4(sub_ln414_reg_995[0]),
        .I5(sub_ln414_reg_995[1]),
        .O(\and_ln414_1_reg_1011[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020202000000000)) 
    \and_ln414_1_reg_1011[2]_i_1 
       (.I0(\and_ln414_1_reg_1011[6]_i_3_n_0 ),
        .I1(and_ln414_reg_1000[2]),
        .I2(lshr_ln674_reg_980_pp0_iter6_reg[2]),
        .I3(sub_ln414_reg_995[2]),
        .I4(sub_ln414_reg_995[1]),
        .I5(\and_ln414_1_reg_1011[2]_i_2_n_0 ),
        .O(and_ln414_1_fu_661_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \and_ln414_1_reg_1011[2]_i_2 
       (.I0(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I3(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .O(\and_ln414_1_reg_1011[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA2AAA2AAAAAAA)) 
    \and_ln414_1_reg_1011[3]_i_1 
       (.I0(\and_ln414_1_reg_1011[3]_i_2_n_0 ),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .I3(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I4(sub_ln674_2_reg_959_pp0_iter6_reg[0]),
        .I5(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .O(and_ln414_1_fu_661_p2[3]));
  LUT6 #(
    .INIT(64'h0008000800080808)) 
    \and_ln414_1_reg_1011[3]_i_2 
       (.I0(\and_ln414_1_reg_1011[6]_i_3_n_0 ),
        .I1(lshr_ln674_reg_980_pp0_iter6_reg[3]),
        .I2(and_ln414_reg_1000[3]),
        .I3(sub_ln414_reg_995[2]),
        .I4(sub_ln414_reg_995[0]),
        .I5(sub_ln414_reg_995[1]),
        .O(\and_ln414_1_reg_1011[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    \and_ln414_1_reg_1011[4]_i_1 
       (.I0(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I3(lshr_ln674_reg_980_pp0_iter6_reg[4]),
        .I4(and_ln414_reg_1000[4]),
        .I5(\and_ln414_1_reg_1011[7]_i_4_n_0 ),
        .O(and_ln414_1_fu_661_p2[4]));
  LUT6 #(
    .INIT(64'h02AAAAAA22AAAAAA)) 
    \and_ln414_1_reg_1011[5]_i_1 
       (.I0(\and_ln414_1_reg_1011[5]_i_2_n_0 ),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .I3(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I4(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .I5(sub_ln674_2_reg_959_pp0_iter6_reg[0]),
        .O(and_ln414_1_fu_661_p2[5]));
  LUT6 #(
    .INIT(64'h0000007000000000)) 
    \and_ln414_1_reg_1011[5]_i_2 
       (.I0(sub_ln414_reg_995[0]),
        .I1(sub_ln414_reg_995[1]),
        .I2(lshr_ln674_reg_980_pp0_iter6_reg[5]),
        .I3(and_ln414_reg_1000[5]),
        .I4(sub_ln414_reg_995[2]),
        .I5(\and_ln414_1_reg_1011[6]_i_3_n_0 ),
        .O(\and_ln414_1_reg_1011[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \and_ln414_1_reg_1011[6]_i_1 
       (.I0(\and_ln414_1_reg_1011[6]_i_2_n_0 ),
        .I1(and_ln414_reg_1000[6]),
        .I2(lshr_ln674_reg_980_pp0_iter6_reg[6]),
        .I3(sub_ln414_reg_995[1]),
        .I4(sub_ln414_reg_995[2]),
        .I5(\and_ln414_1_reg_1011[6]_i_3_n_0 ),
        .O(and_ln414_1_fu_661_p2[6]));
  LUT4 #(
    .INIT(16'h1FFF)) 
    \and_ln414_1_reg_1011[6]_i_2 
       (.I0(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I3(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .O(\and_ln414_1_reg_1011[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_1_reg_1011[6]_i_3 
       (.I0(sub_ln414_reg_995[3]),
        .I1(icmp_ln1085_reg_889_pp0_iter6_reg),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[5]),
        .O(\and_ln414_1_reg_1011[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln414_1_reg_1011[7]_i_1 
       (.I0(icmp_ln1084_reg_813_pp0_iter6_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter6_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(and_ln414_1_reg_10110));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \and_ln414_1_reg_1011[7]_i_2 
       (.I0(\and_ln414_1_reg_1011[7]_i_3_n_0 ),
        .I1(sub_ln414_reg_995[1]),
        .I2(sub_ln414_reg_995[0]),
        .I3(and_ln414_reg_1000[7]),
        .I4(lshr_ln674_reg_980_pp0_iter6_reg[7]),
        .I5(\and_ln414_1_reg_1011[7]_i_4_n_0 ),
        .O(and_ln414_1_fu_661_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h01FFFFFF)) 
    \and_ln414_1_reg_1011[7]_i_3 
       (.I0(sub_ln674_2_reg_959_pp0_iter6_reg[0]),
        .I1(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .I2(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .I3(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .I4(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .O(\and_ln414_1_reg_1011[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_1_reg_1011[7]_i_4 
       (.I0(sub_ln674_2_reg_959_pp0_iter6_reg[5]),
        .I1(icmp_ln1085_reg_889_pp0_iter6_reg),
        .I2(sub_ln414_reg_995[3]),
        .I3(sub_ln414_reg_995[2]),
        .O(\and_ln414_1_reg_1011[7]_i_4_n_0 ));
  FDRE \and_ln414_1_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[0]),
        .Q(and_ln414_1_reg_1011[0]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[1]),
        .Q(and_ln414_1_reg_1011[1]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[2]),
        .Q(and_ln414_1_reg_1011[2]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[3]),
        .Q(and_ln414_1_reg_1011[3]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[4]),
        .Q(and_ln414_1_reg_1011[4]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[5]),
        .Q(and_ln414_1_reg_1011[5]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[6]),
        .Q(and_ln414_1_reg_1011[6]),
        .R(1'b0));
  FDRE \and_ln414_1_reg_1011_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_1_reg_10110),
        .D(and_ln414_1_fu_661_p2[7]),
        .Q(and_ln414_1_reg_1011[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln414_reg_1000[0]_i_1 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[3]),
        .I2(icmp_ln414_reg_924_pp0_iter5_reg),
        .I3(sub_ln414_2_reg_985[3]),
        .I4(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I5(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .O(and_ln414_fu_592_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h15550000)) 
    \and_ln414_reg_1000[1]_i_1 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I1(sub_ln414_2_reg_985[2]),
        .I2(sub_ln414_2_reg_985[1]),
        .I3(sub_ln414_2_reg_985[0]),
        .I4(\and_ln414_reg_1000[3]_i_2_n_0 ),
        .O(and_ln414_fu_592_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h07770000)) 
    \and_ln414_reg_1000[2]_i_1 
       (.I0(sub_ln414_2_reg_985[1]),
        .I1(sub_ln414_2_reg_985[2]),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .I3(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I4(\and_ln414_reg_1000[3]_i_2_n_0 ),
        .O(and_ln414_fu_592_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h1F00)) 
    \and_ln414_reg_1000[3]_i_1 
       (.I0(sub_ln414_2_reg_985[0]),
        .I1(sub_ln414_2_reg_985[1]),
        .I2(sub_ln414_2_reg_985[2]),
        .I3(\and_ln414_reg_1000[3]_i_2_n_0 ),
        .O(and_ln414_fu_592_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_reg_1000[3]_i_2 
       (.I0(sub_ln414_2_reg_985[3]),
        .I1(icmp_ln414_reg_924_pp0_iter5_reg),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[3]),
        .I3(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .O(\and_ln414_reg_1000[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h01000F00)) 
    \and_ln414_reg_1000[4]_i_1 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .I2(sub_ln414_2_reg_985[2]),
        .I3(\and_ln414_reg_1000[6]_i_2_n_0 ),
        .I4(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .O(and_ln414_fu_592_p2[4]));
  LUT6 #(
    .INIT(64'h0000000015003F00)) 
    \and_ln414_reg_1000[5]_i_1 
       (.I0(sub_ln414_2_reg_985[0]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .I3(\and_ln414_reg_1000[6]_i_2_n_0 ),
        .I4(sub_ln414_2_reg_985[1]),
        .I5(sub_ln414_2_reg_985[2]),
        .O(and_ln414_fu_592_p2[5]));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    \and_ln414_reg_1000[6]_i_1 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .I3(\and_ln414_reg_1000[6]_i_2_n_0 ),
        .I4(sub_ln414_2_reg_985[1]),
        .I5(sub_ln414_2_reg_985[2]),
        .O(and_ln414_fu_592_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \and_ln414_reg_1000[6]_i_2 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[3]),
        .I1(icmp_ln414_reg_924_pp0_iter5_reg),
        .I2(sub_ln414_2_reg_985[3]),
        .O(\and_ln414_reg_1000[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln414_reg_1000[7]_i_1 
       (.I0(icmp_ln1084_reg_813_pp0_iter5_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter5_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(and_ln414_reg_10000));
  LUT6 #(
    .INIT(64'h0000000400004404)) 
    \and_ln414_reg_1000[7]_i_2 
       (.I0(sub_ln414_2_reg_985[0]),
        .I1(\and_ln414_reg_1000[7]_i_3_n_0 ),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[3]),
        .I3(icmp_ln414_reg_924_pp0_iter5_reg),
        .I4(sub_ln414_2_reg_985[3]),
        .I5(trunc_ln414_1_reg_865_pp0_iter5_reg),
        .O(and_ln414_fu_592_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln414_reg_1000[7]_i_3 
       (.I0(sub_ln414_2_reg_985[1]),
        .I1(sub_ln414_2_reg_985[2]),
        .O(\and_ln414_reg_1000[7]_i_3_n_0 ));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[0]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[1]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[2]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[3]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[4]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[5]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[6]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln414_reg_1000[7]),
        .Q(and_ln414_reg_1000_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[0]),
        .Q(and_ln414_reg_1000[0]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[1] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[1]),
        .Q(and_ln414_reg_1000[1]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[2] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[2]),
        .Q(and_ln414_reg_1000[2]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[3] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[3]),
        .Q(and_ln414_reg_1000[3]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[4] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[4]),
        .Q(and_ln414_reg_1000[4]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[5] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[5]),
        .Q(and_ln414_reg_1000[5]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[6] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[6]),
        .Q(and_ln414_reg_1000[6]),
        .R(1'b0));
  FDRE \and_ln414_reg_1000_reg[7] 
       (.C(ap_clk),
        .CE(and_ln414_reg_10000),
        .D(and_ln414_fu_592_p2[7]),
        .Q(and_ln414_reg_1000[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[9]_0 ),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454555)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(grp_Axi2Mat_fu_82_ap_ready),
        .I5(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(AxiStream2MatStream_U0_last_blk_width_read),
        .I1(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[3] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(ap_done_reg),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_0_[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[9]_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[2] ),
        .I5(\ap_CS_fsm_reg_n_0_[6] ),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[9]_i_2_n_0 ),
        .O(ap_NS_fsm[9]));
  LUT6 #(
    .INIT(64'h0000000044444F44)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln1073_fu_213_p2),
        .I5(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(\ap_CS_fsm[9]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg[9]_0 ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0EEE0000)) 
    ap_done_reg_i_1__5
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(Q[1]),
        .I3(ap_done_reg_reg_2),
        .I4(ap_rst_n),
        .O(ap_done_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__5_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1073_fu_213_p2),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter10_reg_n_0),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter10_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter10_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I4(icmp_ln1073_fu_213_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1 
       (.I0(localbuffer_V_6_reg_1006[0]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[0]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[0]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[7]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[0]),
        .I4(and_ln414_1_reg_1011[0]),
        .O(p_Result_3_fu_687_p2__15[0]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1 
       (.I0(localbuffer_V_6_reg_1006[1]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[1]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[1]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[6]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[1]),
        .I4(and_ln414_1_reg_1011[1]),
        .O(p_Result_3_fu_687_p2__15[1]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1 
       (.I0(localbuffer_V_6_reg_1006[2]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[2]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[2]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[5]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[2]),
        .I4(and_ln414_1_reg_1011[2]),
        .O(p_Result_3_fu_687_p2__15[2]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1 
       (.I0(localbuffer_V_6_reg_1006[3]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[3]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[3]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[4]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[3]),
        .I4(and_ln414_1_reg_1011[3]),
        .O(p_Result_3_fu_687_p2__15[3]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1 
       (.I0(localbuffer_V_6_reg_1006[4]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[4]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[4]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[3]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[4]),
        .I4(and_ln414_1_reg_1011[4]),
        .O(p_Result_3_fu_687_p2__15[4]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1 
       (.I0(localbuffer_V_6_reg_1006[5]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[5]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[5]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[2]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[5]),
        .I4(and_ln414_1_reg_1011[5]),
        .O(p_Result_3_fu_687_p2__15[5]));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1 
       (.I0(localbuffer_V_6_reg_1006[6]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[6]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_2 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[6]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[1]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[6]),
        .I4(and_ln414_1_reg_1011[6]),
        .O(p_Result_3_fu_687_p2__15[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550));
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2 
       (.I0(localbuffer_V_6_reg_1006[7]),
        .I1(icmp_ln1073_reg_778_pp0_iter7_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter7_reg),
        .I3(p_Result_3_fu_687_p2__15[7]),
        .O(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_3 
       (.I0(and_ln414_reg_1000_pp0_iter7_reg[7]),
        .I1(shl_ln414_reg_969_pp0_iter7_reg[0]),
        .I2(icmp_ln414_reg_924_pp0_iter7_reg),
        .I3(shl_ln414_reg_969_pp0_iter7_reg[7]),
        .I4(and_ln414_1_reg_1011[7]),
        .O(p_Result_3_fu_687_p2__15[7]));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_1550),
        .D(\ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]_i_2_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08008888)) 
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .I2(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg),
        .I3(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_reg_0),
        .I4(ap_start),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFEAAAAAAAAAAAA)) 
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready_i_2
       (.I0(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[9]_0 ),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I4(Q[1]),
        .I5(ap_done_reg_reg_2),
        .O(ap_sync_Array2xfMat_32_0_32_32_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'h00FEFEFE00000000)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_i_1
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I3(Q[1]),
        .I4(ap_done_reg_reg_2),
        .I5(ap_rst_n),
        .O(ap_done_reg_reg_1));
  CARRY4 bLast_fu_218_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_218_p2_carry_n_0,bLast_fu_218_p2_carry_n_1,bLast_fu_218_p2_carry_n_2,bLast_fu_218_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_218_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_218_p2_carry_i_1_n_0,bLast_fu_218_p2_carry_i_2_n_0,bLast_fu_218_p2_carry_i_3_n_0,bLast_fu_218_p2_carry_i_4_n_0}));
  CARRY4 bLast_fu_218_p2_carry__0
       (.CI(bLast_fu_218_p2_carry_n_0),
        .CO({bLast_fu_218_p2_carry__0_n_0,bLast_fu_218_p2_carry__0_n_1,bLast_fu_218_p2_carry__0_n_2,bLast_fu_218_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_218_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_218_p2_carry__0_i_1_n_0,bLast_fu_218_p2_carry__0_i_2_n_0,bLast_fu_218_p2_carry__0_i_3_n_0,bLast_fu_218_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry__0_i_1
       (.I0(j_reg_133_reg[22]),
        .I1(sub_i_reg_758[22]),
        .I2(j_reg_133_reg[21]),
        .I3(sub_i_reg_758[21]),
        .I4(sub_i_reg_758[23]),
        .I5(j_reg_133_reg[23]),
        .O(bLast_fu_218_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry__0_i_2
       (.I0(j_reg_133_reg[18]),
        .I1(sub_i_reg_758[18]),
        .I2(j_reg_133_reg[19]),
        .I3(sub_i_reg_758[19]),
        .I4(sub_i_reg_758[20]),
        .I5(j_reg_133_reg[20]),
        .O(bLast_fu_218_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry__0_i_3
       (.I0(j_reg_133_reg[15]),
        .I1(sub_i_reg_758[15]),
        .I2(j_reg_133_reg[16]),
        .I3(sub_i_reg_758[16]),
        .I4(sub_i_reg_758[17]),
        .I5(j_reg_133_reg[17]),
        .O(bLast_fu_218_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry__0_i_4
       (.I0(j_reg_133_reg[12]),
        .I1(sub_i_reg_758[12]),
        .I2(j_reg_133_reg[13]),
        .I3(sub_i_reg_758[13]),
        .I4(sub_i_reg_758[14]),
        .I5(j_reg_133_reg[14]),
        .O(bLast_fu_218_p2_carry__0_i_4_n_0));
  CARRY4 bLast_fu_218_p2_carry__1
       (.CI(bLast_fu_218_p2_carry__0_n_0),
        .CO({NLW_bLast_fu_218_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_218_p2_carry__1_n_1,bLast_fu_218_p2_carry__1_n_2,bLast_fu_218_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_218_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_218_p2_carry__1_i_1_n_0,bLast_fu_218_p2_carry__1_i_2_n_0,bLast_fu_218_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    bLast_fu_218_p2_carry__1_i_1
       (.I0(sub_i_reg_758[31]),
        .I1(j_reg_133_reg[31]),
        .I2(sub_i_reg_758[30]),
        .I3(j_reg_133_reg[30]),
        .O(bLast_fu_218_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry__1_i_2
       (.I0(j_reg_133_reg[27]),
        .I1(sub_i_reg_758[27]),
        .I2(j_reg_133_reg[28]),
        .I3(sub_i_reg_758[28]),
        .I4(sub_i_reg_758[29]),
        .I5(j_reg_133_reg[29]),
        .O(bLast_fu_218_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry__1_i_3
       (.I0(j_reg_133_reg[25]),
        .I1(sub_i_reg_758[25]),
        .I2(j_reg_133_reg[24]),
        .I3(sub_i_reg_758[24]),
        .I4(sub_i_reg_758[26]),
        .I5(j_reg_133_reg[26]),
        .O(bLast_fu_218_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry_i_1
       (.I0(j_reg_133_reg[9]),
        .I1(sub_i_reg_758[9]),
        .I2(j_reg_133_reg[10]),
        .I3(sub_i_reg_758[10]),
        .I4(sub_i_reg_758[11]),
        .I5(j_reg_133_reg[11]),
        .O(bLast_fu_218_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry_i_2
       (.I0(j_reg_133_reg[7]),
        .I1(sub_i_reg_758[7]),
        .I2(j_reg_133_reg[6]),
        .I3(sub_i_reg_758[6]),
        .I4(sub_i_reg_758[8]),
        .I5(j_reg_133_reg[8]),
        .O(bLast_fu_218_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry_i_3
       (.I0(j_reg_133_reg[3]),
        .I1(sub_i_reg_758[3]),
        .I2(j_reg_133_reg[4]),
        .I3(sub_i_reg_758[4]),
        .I4(sub_i_reg_758[5]),
        .I5(j_reg_133_reg[5]),
        .O(bLast_fu_218_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_218_p2_carry_i_4
       (.I0(j_reg_133_reg[0]),
        .I1(sub_i_reg_758[0]),
        .I2(j_reg_133_reg[1]),
        .I3(sub_i_reg_758[1]),
        .I4(sub_i_reg_758[2]),
        .I5(j_reg_133_reg[2]),
        .O(bLast_fu_218_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \bLast_reg_782[0]_i_1 
       (.I0(bLast_fu_218_p2_carry__1_n_1),
        .I1(icmp_ln1073_fu_213_p2),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_reg_782),
        .O(\bLast_reg_782[0]_i_1_n_0 ));
  FDRE \bLast_reg_782_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(bLast_reg_782),
        .Q(bLast_reg_782_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/bLast_reg_782_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/bLast_reg_782_pp0_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \bLast_reg_782_pp0_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(bLast_reg_782_pp0_iter1_reg),
        .Q(\bLast_reg_782_pp0_iter6_reg_reg[0]_srl5_n_0 ));
  FDRE \bLast_reg_782_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\bLast_reg_782_pp0_iter6_reg_reg[0]_srl5_n_0 ),
        .Q(bLast_reg_782_pp0_iter7_reg),
        .R(1'b0));
  FDRE \bLast_reg_782_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_782_pp0_iter7_reg),
        .Q(bLast_reg_782_pp0_iter8_reg),
        .R(1'b0));
  FDRE \bLast_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bLast_reg_782[0]_i_1_n_0 ),
        .Q(bLast_reg_782),
        .R(1'b0));
  FDRE \bound_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [0]),
        .Q(bound_reg_753[0]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [10]),
        .Q(bound_reg_753[10]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [11]),
        .Q(bound_reg_753[11]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [12]),
        .Q(bound_reg_753[12]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [13]),
        .Q(bound_reg_753[13]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [14]),
        .Q(bound_reg_753[14]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [15]),
        .Q(bound_reg_753[15]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [16]),
        .Q(bound_reg_753[16]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [17]),
        .Q(bound_reg_753[17]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [18]),
        .Q(bound_reg_753[18]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [19]),
        .Q(bound_reg_753[19]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [1]),
        .Q(bound_reg_753[1]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [20]),
        .Q(bound_reg_753[20]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [21]),
        .Q(bound_reg_753[21]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [22]),
        .Q(bound_reg_753[22]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [23]),
        .Q(bound_reg_753[23]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [24]),
        .Q(bound_reg_753[24]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [25]),
        .Q(bound_reg_753[25]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [26]),
        .Q(bound_reg_753[26]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [27]),
        .Q(bound_reg_753[27]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [28]),
        .Q(bound_reg_753[28]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [29]),
        .Q(bound_reg_753[29]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [2]),
        .Q(bound_reg_753[2]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [30]),
        .Q(bound_reg_753[30]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [31]),
        .Q(bound_reg_753[31]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [3]),
        .Q(bound_reg_753[3]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [4]),
        .Q(bound_reg_753[4]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [5]),
        .Q(bound_reg_753[5]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [6]),
        .Q(bound_reg_753[6]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [7]),
        .Q(bound_reg_753[7]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [8]),
        .Q(bound_reg_753[8]),
        .R(1'b0));
  FDRE \bound_reg_753_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg [9]),
        .Q(bound_reg_753[9]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [0]),
        .Q(cols_bound_per_npc_read_reg_739[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [10]),
        .Q(cols_bound_per_npc_read_reg_739[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [11]),
        .Q(cols_bound_per_npc_read_reg_739[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [12]),
        .Q(cols_bound_per_npc_read_reg_739[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [13]),
        .Q(cols_bound_per_npc_read_reg_739[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [14]),
        .Q(cols_bound_per_npc_read_reg_739[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [15]),
        .Q(cols_bound_per_npc_read_reg_739[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [16]),
        .Q(cols_bound_per_npc_read_reg_739[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [17]),
        .Q(cols_bound_per_npc_read_reg_739[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [18]),
        .Q(cols_bound_per_npc_read_reg_739[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [19]),
        .Q(cols_bound_per_npc_read_reg_739[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [1]),
        .Q(cols_bound_per_npc_read_reg_739[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [20]),
        .Q(cols_bound_per_npc_read_reg_739[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [21]),
        .Q(cols_bound_per_npc_read_reg_739[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [22]),
        .Q(cols_bound_per_npc_read_reg_739[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [23]),
        .Q(cols_bound_per_npc_read_reg_739[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [24]),
        .Q(cols_bound_per_npc_read_reg_739[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [25]),
        .Q(cols_bound_per_npc_read_reg_739[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [26]),
        .Q(cols_bound_per_npc_read_reg_739[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [27]),
        .Q(cols_bound_per_npc_read_reg_739[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [28]),
        .Q(cols_bound_per_npc_read_reg_739[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [29]),
        .Q(cols_bound_per_npc_read_reg_739[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [2]),
        .Q(cols_bound_per_npc_read_reg_739[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [30]),
        .Q(cols_bound_per_npc_read_reg_739[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [31]),
        .Q(cols_bound_per_npc_read_reg_739[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [3]),
        .Q(cols_bound_per_npc_read_reg_739[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [4]),
        .Q(cols_bound_per_npc_read_reg_739[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [5]),
        .Q(cols_bound_per_npc_read_reg_739[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [6]),
        .Q(cols_bound_per_npc_read_reg_739[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [7]),
        .Q(cols_bound_per_npc_read_reg_739[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [8]),
        .Q(cols_bound_per_npc_read_reg_739[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\cols_bound_per_npc_read_reg_739_reg[31]_0 [9]),
        .Q(cols_bound_per_npc_read_reg_739[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \i_reg_144[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_213_p2),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state8),
        .O(i_reg_144));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_reg_144[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_213_p2),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(i_reg_1440));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_144[0]_i_4 
       (.I0(i_reg_144_reg[0]),
        .O(\i_reg_144[0]_i_4_n_0 ));
  FDRE \i_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_7 ),
        .Q(i_reg_144_reg[0]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_144_reg[0]_i_3_n_0 ,\i_reg_144_reg[0]_i_3_n_1 ,\i_reg_144_reg[0]_i_3_n_2 ,\i_reg_144_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_144_reg[0]_i_3_n_4 ,\i_reg_144_reg[0]_i_3_n_5 ,\i_reg_144_reg[0]_i_3_n_6 ,\i_reg_144_reg[0]_i_3_n_7 }),
        .S({i_reg_144_reg[3:1],\i_reg_144[0]_i_4_n_0 }));
  FDRE \i_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_5 ),
        .Q(i_reg_144_reg[10]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_4 ),
        .Q(i_reg_144_reg[11]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_7 ),
        .Q(i_reg_144_reg[12]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[12]_i_1 
       (.CI(\i_reg_144_reg[8]_i_1_n_0 ),
        .CO({\i_reg_144_reg[12]_i_1_n_0 ,\i_reg_144_reg[12]_i_1_n_1 ,\i_reg_144_reg[12]_i_1_n_2 ,\i_reg_144_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[12]_i_1_n_4 ,\i_reg_144_reg[12]_i_1_n_5 ,\i_reg_144_reg[12]_i_1_n_6 ,\i_reg_144_reg[12]_i_1_n_7 }),
        .S(i_reg_144_reg[15:12]));
  FDRE \i_reg_144_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_6 ),
        .Q(i_reg_144_reg[13]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_5 ),
        .Q(i_reg_144_reg[14]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[12]_i_1_n_4 ),
        .Q(i_reg_144_reg[15]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_7 ),
        .Q(i_reg_144_reg[16]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[16]_i_1 
       (.CI(\i_reg_144_reg[12]_i_1_n_0 ),
        .CO({\i_reg_144_reg[16]_i_1_n_0 ,\i_reg_144_reg[16]_i_1_n_1 ,\i_reg_144_reg[16]_i_1_n_2 ,\i_reg_144_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[16]_i_1_n_4 ,\i_reg_144_reg[16]_i_1_n_5 ,\i_reg_144_reg[16]_i_1_n_6 ,\i_reg_144_reg[16]_i_1_n_7 }),
        .S(i_reg_144_reg[19:16]));
  FDRE \i_reg_144_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_6 ),
        .Q(i_reg_144_reg[17]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_5 ),
        .Q(i_reg_144_reg[18]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[16]_i_1_n_4 ),
        .Q(i_reg_144_reg[19]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_6 ),
        .Q(i_reg_144_reg[1]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_7 ),
        .Q(i_reg_144_reg[20]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[20]_i_1 
       (.CI(\i_reg_144_reg[16]_i_1_n_0 ),
        .CO({\i_reg_144_reg[20]_i_1_n_0 ,\i_reg_144_reg[20]_i_1_n_1 ,\i_reg_144_reg[20]_i_1_n_2 ,\i_reg_144_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[20]_i_1_n_4 ,\i_reg_144_reg[20]_i_1_n_5 ,\i_reg_144_reg[20]_i_1_n_6 ,\i_reg_144_reg[20]_i_1_n_7 }),
        .S(i_reg_144_reg[23:20]));
  FDRE \i_reg_144_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_6 ),
        .Q(i_reg_144_reg[21]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_5 ),
        .Q(i_reg_144_reg[22]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[20]_i_1_n_4 ),
        .Q(i_reg_144_reg[23]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_7 ),
        .Q(i_reg_144_reg[24]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[24]_i_1 
       (.CI(\i_reg_144_reg[20]_i_1_n_0 ),
        .CO({\i_reg_144_reg[24]_i_1_n_0 ,\i_reg_144_reg[24]_i_1_n_1 ,\i_reg_144_reg[24]_i_1_n_2 ,\i_reg_144_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[24]_i_1_n_4 ,\i_reg_144_reg[24]_i_1_n_5 ,\i_reg_144_reg[24]_i_1_n_6 ,\i_reg_144_reg[24]_i_1_n_7 }),
        .S(i_reg_144_reg[27:24]));
  FDRE \i_reg_144_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_6 ),
        .Q(i_reg_144_reg[25]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_5 ),
        .Q(i_reg_144_reg[26]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[24]_i_1_n_4 ),
        .Q(i_reg_144_reg[27]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[28]_i_1_n_7 ),
        .Q(i_reg_144_reg[28]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[28]_i_1 
       (.CI(\i_reg_144_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_reg_144_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_144_reg[28]_i_1_n_2 ,\i_reg_144_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_144_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_144_reg[28]_i_1_n_5 ,\i_reg_144_reg[28]_i_1_n_6 ,\i_reg_144_reg[28]_i_1_n_7 }),
        .S({1'b0,i_reg_144_reg[30:28]}));
  FDRE \i_reg_144_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[28]_i_1_n_6 ),
        .Q(i_reg_144_reg[29]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_5 ),
        .Q(i_reg_144_reg[2]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[28]_i_1_n_5 ),
        .Q(i_reg_144_reg[30]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[0]_i_3_n_4 ),
        .Q(i_reg_144_reg[3]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_7 ),
        .Q(i_reg_144_reg[4]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[4]_i_1 
       (.CI(\i_reg_144_reg[0]_i_3_n_0 ),
        .CO({\i_reg_144_reg[4]_i_1_n_0 ,\i_reg_144_reg[4]_i_1_n_1 ,\i_reg_144_reg[4]_i_1_n_2 ,\i_reg_144_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[4]_i_1_n_4 ,\i_reg_144_reg[4]_i_1_n_5 ,\i_reg_144_reg[4]_i_1_n_6 ,\i_reg_144_reg[4]_i_1_n_7 }),
        .S(i_reg_144_reg[7:4]));
  FDRE \i_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_6 ),
        .Q(i_reg_144_reg[5]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_5 ),
        .Q(i_reg_144_reg[6]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[4]_i_1_n_4 ),
        .Q(i_reg_144_reg[7]),
        .R(i_reg_144));
  FDRE \i_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_7 ),
        .Q(i_reg_144_reg[8]),
        .R(i_reg_144));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_144_reg[8]_i_1 
       (.CI(\i_reg_144_reg[4]_i_1_n_0 ),
        .CO({\i_reg_144_reg[8]_i_1_n_0 ,\i_reg_144_reg[8]_i_1_n_1 ,\i_reg_144_reg[8]_i_1_n_2 ,\i_reg_144_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_144_reg[8]_i_1_n_4 ,\i_reg_144_reg[8]_i_1_n_5 ,\i_reg_144_reg[8]_i_1_n_6 ,\i_reg_144_reg[8]_i_1_n_7 }),
        .S(i_reg_144_reg[11:8]));
  FDRE \i_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\i_reg_144_reg[8]_i_1_n_6 ),
        .Q(i_reg_144_reg[9]),
        .R(i_reg_144));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_213_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_fu_213_p2_carry_n_0,icmp_ln1073_fu_213_p2_carry_n_1,icmp_ln1073_fu_213_p2_carry_n_2,icmp_ln1073_fu_213_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_213_p2_carry_i_1_n_0,icmp_ln1073_fu_213_p2_carry_i_2_n_0,icmp_ln1073_fu_213_p2_carry_i_3_n_0,icmp_ln1073_fu_213_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_213_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_213_p2_carry_i_5_n_0,icmp_ln1073_fu_213_p2_carry_i_6_n_0,icmp_ln1073_fu_213_p2_carry_i_7_n_0,icmp_ln1073_fu_213_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_213_p2_carry__0
       (.CI(icmp_ln1073_fu_213_p2_carry_n_0),
        .CO({icmp_ln1073_fu_213_p2_carry__0_n_0,icmp_ln1073_fu_213_p2_carry__0_n_1,icmp_ln1073_fu_213_p2_carry__0_n_2,icmp_ln1073_fu_213_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_213_p2_carry__0_i_1_n_0,icmp_ln1073_fu_213_p2_carry__0_i_2_n_0,icmp_ln1073_fu_213_p2_carry__0_i_3_n_0,icmp_ln1073_fu_213_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_213_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_213_p2_carry__0_i_5_n_0,icmp_ln1073_fu_213_p2_carry__0_i_6_n_0,icmp_ln1073_fu_213_p2_carry__0_i_7_n_0,icmp_ln1073_fu_213_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__0_i_1
       (.I0(bound_reg_753[15]),
        .I1(i_reg_144_reg[15]),
        .I2(bound_reg_753[14]),
        .I3(i_reg_144_reg[14]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__0_i_2
       (.I0(bound_reg_753[13]),
        .I1(i_reg_144_reg[13]),
        .I2(bound_reg_753[12]),
        .I3(i_reg_144_reg[12]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__0_i_3
       (.I0(bound_reg_753[11]),
        .I1(i_reg_144_reg[11]),
        .I2(bound_reg_753[10]),
        .I3(i_reg_144_reg[10]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__0_i_4
       (.I0(bound_reg_753[9]),
        .I1(i_reg_144_reg[9]),
        .I2(bound_reg_753[8]),
        .I3(i_reg_144_reg[8]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__0_i_5
       (.I0(i_reg_144_reg[15]),
        .I1(bound_reg_753[15]),
        .I2(i_reg_144_reg[14]),
        .I3(bound_reg_753[14]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__0_i_6
       (.I0(i_reg_144_reg[13]),
        .I1(bound_reg_753[13]),
        .I2(i_reg_144_reg[12]),
        .I3(bound_reg_753[12]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__0_i_7
       (.I0(i_reg_144_reg[11]),
        .I1(bound_reg_753[11]),
        .I2(i_reg_144_reg[10]),
        .I3(bound_reg_753[10]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__0_i_8
       (.I0(i_reg_144_reg[9]),
        .I1(bound_reg_753[9]),
        .I2(i_reg_144_reg[8]),
        .I3(bound_reg_753[8]),
        .O(icmp_ln1073_fu_213_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_213_p2_carry__1
       (.CI(icmp_ln1073_fu_213_p2_carry__0_n_0),
        .CO({icmp_ln1073_fu_213_p2_carry__1_n_0,icmp_ln1073_fu_213_p2_carry__1_n_1,icmp_ln1073_fu_213_p2_carry__1_n_2,icmp_ln1073_fu_213_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_213_p2_carry__1_i_1_n_0,icmp_ln1073_fu_213_p2_carry__1_i_2_n_0,icmp_ln1073_fu_213_p2_carry__1_i_3_n_0,icmp_ln1073_fu_213_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_213_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_213_p2_carry__1_i_5_n_0,icmp_ln1073_fu_213_p2_carry__1_i_6_n_0,icmp_ln1073_fu_213_p2_carry__1_i_7_n_0,icmp_ln1073_fu_213_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__1_i_1
       (.I0(bound_reg_753[23]),
        .I1(i_reg_144_reg[23]),
        .I2(bound_reg_753[22]),
        .I3(i_reg_144_reg[22]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__1_i_2
       (.I0(bound_reg_753[21]),
        .I1(i_reg_144_reg[21]),
        .I2(bound_reg_753[20]),
        .I3(i_reg_144_reg[20]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__1_i_3
       (.I0(bound_reg_753[19]),
        .I1(i_reg_144_reg[19]),
        .I2(bound_reg_753[18]),
        .I3(i_reg_144_reg[18]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__1_i_4
       (.I0(bound_reg_753[17]),
        .I1(i_reg_144_reg[17]),
        .I2(bound_reg_753[16]),
        .I3(i_reg_144_reg[16]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__1_i_5
       (.I0(i_reg_144_reg[23]),
        .I1(bound_reg_753[23]),
        .I2(i_reg_144_reg[22]),
        .I3(bound_reg_753[22]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__1_i_6
       (.I0(i_reg_144_reg[21]),
        .I1(bound_reg_753[21]),
        .I2(i_reg_144_reg[20]),
        .I3(bound_reg_753[20]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__1_i_7
       (.I0(i_reg_144_reg[19]),
        .I1(bound_reg_753[19]),
        .I2(i_reg_144_reg[18]),
        .I3(bound_reg_753[18]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__1_i_8
       (.I0(i_reg_144_reg[17]),
        .I1(bound_reg_753[17]),
        .I2(i_reg_144_reg[16]),
        .I3(bound_reg_753[16]),
        .O(icmp_ln1073_fu_213_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_213_p2_carry__2
       (.CI(icmp_ln1073_fu_213_p2_carry__1_n_0),
        .CO({icmp_ln1073_fu_213_p2,icmp_ln1073_fu_213_p2_carry__2_n_1,icmp_ln1073_fu_213_p2_carry__2_n_2,icmp_ln1073_fu_213_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_213_p2_carry__2_i_1_n_0,icmp_ln1073_fu_213_p2_carry__2_i_2_n_0,icmp_ln1073_fu_213_p2_carry__2_i_3_n_0,icmp_ln1073_fu_213_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_213_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_213_p2_carry__2_i_5_n_0,icmp_ln1073_fu_213_p2_carry__2_i_6_n_0,icmp_ln1073_fu_213_p2_carry__2_i_7_n_0,icmp_ln1073_fu_213_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1073_fu_213_p2_carry__2_i_1
       (.I0(bound_reg_753[31]),
        .I1(bound_reg_753[30]),
        .I2(i_reg_144_reg[30]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__2_i_2
       (.I0(bound_reg_753[29]),
        .I1(i_reg_144_reg[29]),
        .I2(bound_reg_753[28]),
        .I3(i_reg_144_reg[28]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__2_i_3
       (.I0(bound_reg_753[27]),
        .I1(i_reg_144_reg[27]),
        .I2(bound_reg_753[26]),
        .I3(i_reg_144_reg[26]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry__2_i_4
       (.I0(bound_reg_753[25]),
        .I1(i_reg_144_reg[25]),
        .I2(bound_reg_753[24]),
        .I3(i_reg_144_reg[24]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1073_fu_213_p2_carry__2_i_5
       (.I0(bound_reg_753[31]),
        .I1(i_reg_144_reg[30]),
        .I2(bound_reg_753[30]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__2_i_6
       (.I0(i_reg_144_reg[29]),
        .I1(bound_reg_753[29]),
        .I2(i_reg_144_reg[28]),
        .I3(bound_reg_753[28]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__2_i_7
       (.I0(i_reg_144_reg[27]),
        .I1(bound_reg_753[27]),
        .I2(i_reg_144_reg[26]),
        .I3(bound_reg_753[26]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry__2_i_8
       (.I0(i_reg_144_reg[25]),
        .I1(bound_reg_753[25]),
        .I2(i_reg_144_reg[24]),
        .I3(bound_reg_753[24]),
        .O(icmp_ln1073_fu_213_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry_i_1
       (.I0(bound_reg_753[7]),
        .I1(i_reg_144_reg[7]),
        .I2(bound_reg_753[6]),
        .I3(i_reg_144_reg[6]),
        .O(icmp_ln1073_fu_213_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry_i_2
       (.I0(bound_reg_753[5]),
        .I1(i_reg_144_reg[5]),
        .I2(bound_reg_753[4]),
        .I3(i_reg_144_reg[4]),
        .O(icmp_ln1073_fu_213_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry_i_3
       (.I0(bound_reg_753[3]),
        .I1(i_reg_144_reg[3]),
        .I2(bound_reg_753[2]),
        .I3(i_reg_144_reg[2]),
        .O(icmp_ln1073_fu_213_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_213_p2_carry_i_4
       (.I0(bound_reg_753[1]),
        .I1(i_reg_144_reg[1]),
        .I2(bound_reg_753[0]),
        .I3(i_reg_144_reg[0]),
        .O(icmp_ln1073_fu_213_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry_i_5
       (.I0(i_reg_144_reg[7]),
        .I1(bound_reg_753[7]),
        .I2(i_reg_144_reg[6]),
        .I3(bound_reg_753[6]),
        .O(icmp_ln1073_fu_213_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry_i_6
       (.I0(i_reg_144_reg[5]),
        .I1(bound_reg_753[5]),
        .I2(i_reg_144_reg[4]),
        .I3(bound_reg_753[4]),
        .O(icmp_ln1073_fu_213_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry_i_7
       (.I0(i_reg_144_reg[3]),
        .I1(bound_reg_753[3]),
        .I2(i_reg_144_reg[2]),
        .I3(bound_reg_753[2]),
        .O(icmp_ln1073_fu_213_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_213_p2_carry_i_8
       (.I0(i_reg_144_reg[1]),
        .I1(bound_reg_753[1]),
        .I2(i_reg_144_reg[0]),
        .I3(bound_reg_753[0]),
        .O(icmp_ln1073_fu_213_p2_carry_i_8_n_0));
  FDRE \icmp_ln1073_reg_778_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1073_reg_778),
        .Q(icmp_ln1073_reg_778_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF700F7F7F7F7F7F7)) 
    \icmp_ln1073_reg_778_pp0_iter2_reg[0]_i_1 
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I1(icmp_ln1084_reg_813),
        .I2(ldata_empty_n),
        .I3(in_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter10_reg_n_0),
        .I5(icmp_ln1104_reg_790_pp0_iter9_reg),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_778_pp0_iter1_reg),
        .Q(icmp_ln1073_reg_778_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_778_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_778_pp0_iter2_reg),
        .Q(icmp_ln1073_reg_778_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_778_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_778_pp0_iter3_reg),
        .Q(icmp_ln1073_reg_778_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_778_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_778_pp0_iter4_reg),
        .Q(icmp_ln1073_reg_778_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_778_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_778_pp0_iter5_reg),
        .Q(icmp_ln1073_reg_778_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_778_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_778_pp0_iter6_reg),
        .Q(icmp_ln1073_reg_778_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1073_fu_213_p2),
        .Q(icmp_ln1073_reg_778),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_269_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1084_fu_269_p2_carry_n_0,icmp_ln1084_fu_269_p2_carry_n_1,icmp_ln1084_fu_269_p2_carry_n_2,icmp_ln1084_fu_269_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1084_fu_269_p2_carry_i_1_n_0}),
        .O(NLW_icmp_ln1084_fu_269_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_269_p2_carry_i_2_n_0,icmp_ln1084_fu_269_p2_carry_i_3_n_0,icmp_ln1084_fu_269_p2_carry_i_4_n_0,icmp_ln1084_fu_269_p2_carry_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_269_p2_carry__0
       (.CI(icmp_ln1084_fu_269_p2_carry_n_0),
        .CO({icmp_ln1084_fu_269_p2_carry__0_n_0,icmp_ln1084_fu_269_p2_carry__0_n_1,icmp_ln1084_fu_269_p2_carry__0_n_2,icmp_ln1084_fu_269_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_269_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_269_p2_carry__0_i_1_n_0,icmp_ln1084_fu_269_p2_carry__0_i_2_n_0,icmp_ln1084_fu_269_p2_carry__0_i_3_n_0,icmp_ln1084_fu_269_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__0_i_1
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[17]),
        .I2(rem_2_reg_841[17]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[17]),
        .I5(ap_sig_allocacmp_rem_load[16]),
        .O(icmp_ln1084_fu_269_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__0_i_2
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[15]),
        .I2(rem_2_reg_841[15]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[15]),
        .I5(ap_sig_allocacmp_rem_load[14]),
        .O(icmp_ln1084_fu_269_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__0_i_3
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[13]),
        .I2(rem_2_reg_841[13]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[13]),
        .I5(ap_sig_allocacmp_rem_load[12]),
        .O(icmp_ln1084_fu_269_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__0_i_4
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[11]),
        .I2(rem_2_reg_841[11]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[11]),
        .I5(ap_sig_allocacmp_rem_load[10]),
        .O(icmp_ln1084_fu_269_p2_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_269_p2_carry__1
       (.CI(icmp_ln1084_fu_269_p2_carry__0_n_0),
        .CO({icmp_ln1084_fu_269_p2_carry__1_n_0,icmp_ln1084_fu_269_p2_carry__1_n_1,icmp_ln1084_fu_269_p2_carry__1_n_2,icmp_ln1084_fu_269_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_269_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_269_p2_carry__1_i_1_n_0,icmp_ln1084_fu_269_p2_carry__1_i_2_n_0,icmp_ln1084_fu_269_p2_carry__1_i_3_n_0,icmp_ln1084_fu_269_p2_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__1_i_1
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[25]),
        .I2(rem_2_reg_841[25]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[25]),
        .I5(ap_sig_allocacmp_rem_load[24]),
        .O(icmp_ln1084_fu_269_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__1_i_2
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[23]),
        .I2(rem_2_reg_841[23]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[23]),
        .I5(ap_sig_allocacmp_rem_load[22]),
        .O(icmp_ln1084_fu_269_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__1_i_3
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[21]),
        .I2(rem_2_reg_841[21]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[21]),
        .I5(ap_sig_allocacmp_rem_load[20]),
        .O(icmp_ln1084_fu_269_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__1_i_4
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[19]),
        .I2(rem_2_reg_841[19]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[19]),
        .I5(ap_sig_allocacmp_rem_load[18]),
        .O(icmp_ln1084_fu_269_p2_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_269_p2_carry__2
       (.CI(icmp_ln1084_fu_269_p2_carry__1_n_0),
        .CO({NLW_icmp_ln1084_fu_269_p2_carry__2_CO_UNCONNECTED[3],icmp_ln1084_fu_269_p2,icmp_ln1084_fu_269_p2_carry__2_n_2,icmp_ln1084_fu_269_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ap_sig_allocacmp_rem_load[31],1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_269_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1084_fu_269_p2_carry__2_i_1_n_0,icmp_ln1084_fu_269_p2_carry__2_i_2_n_0,icmp_ln1084_fu_269_p2_carry__2_i_3_n_0}));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__2_i_1
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[31]),
        .I2(rem_2_reg_841[31]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[31]),
        .I5(ap_sig_allocacmp_rem_load[30]),
        .O(icmp_ln1084_fu_269_p2_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__2_i_2
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[29]),
        .I2(rem_2_reg_841[29]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[29]),
        .I5(ap_sig_allocacmp_rem_load[28]),
        .O(icmp_ln1084_fu_269_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry__2_i_3
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[27]),
        .I2(rem_2_reg_841[27]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[27]),
        .I5(ap_sig_allocacmp_rem_load[26]),
        .O(icmp_ln1084_fu_269_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h0B)) 
    icmp_ln1084_fu_269_p2_carry_i_1
       (.I0(last_blk_width_read_reg_746),
        .I1(bLast_reg_782_pp0_iter1_reg),
        .I2(ap_sig_allocacmp_rem_load[3]),
        .O(icmp_ln1084_fu_269_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry_i_2
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[9]),
        .I2(rem_2_reg_841[9]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[9]),
        .I5(ap_sig_allocacmp_rem_load[8]),
        .O(icmp_ln1084_fu_269_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry_i_3
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[7]),
        .I2(rem_2_reg_841[7]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[7]),
        .I5(ap_sig_allocacmp_rem_load[6]),
        .O(icmp_ln1084_fu_269_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000270027FF)) 
    icmp_ln1084_fu_269_p2_carry_i_4
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[4]),
        .I2(rem_2_reg_841[4]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[4]),
        .I5(ap_sig_allocacmp_rem_load[5]),
        .O(icmp_ln1084_fu_269_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h4414)) 
    icmp_ln1084_fu_269_p2_carry_i_5
       (.I0(ap_sig_allocacmp_rem_load[2]),
        .I1(ap_sig_allocacmp_rem_load[3]),
        .I2(bLast_reg_782_pp0_iter1_reg),
        .I3(last_blk_width_read_reg_746),
        .O(icmp_ln1084_fu_269_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1084_reg_813[0]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter1_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(icmp_ln1084_reg_8130));
  FDRE \icmp_ln1084_reg_813_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_813),
        .Q(icmp_ln1084_reg_813_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_813_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_813_pp0_iter3_reg),
        .Q(icmp_ln1084_reg_813_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_813_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_813_pp0_iter4_reg),
        .Q(icmp_ln1084_reg_813_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_813_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_813_pp0_iter5_reg),
        .Q(icmp_ln1084_reg_813_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_813_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_813_pp0_iter6_reg),
        .Q(icmp_ln1084_reg_813_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(icmp_ln1084_fu_269_p2),
        .Q(icmp_ln1084_reg_813),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDF00DF00DF00FF20)) 
    \icmp_ln1085_reg_889[0]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln1084_reg_813),
        .I3(\icmp_ln1085_reg_889_reg_n_0_[0] ),
        .I4(\icmp_ln1085_reg_889[0]_i_2_n_0 ),
        .I5(\icmp_ln1085_reg_889[0]_i_3_n_0 ),
        .O(\icmp_ln1085_reg_889[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_889[0]_i_2 
       (.I0(\icmp_ln1085_reg_889[0]_i_4_n_0 ),
        .I1(\rem_load_reg_804_reg_n_0_[15] ),
        .I2(\rem_load_reg_804_reg_n_0_[14] ),
        .I3(\rem_load_reg_804_reg_n_0_[25] ),
        .I4(\rem_load_reg_804_reg_n_0_[24] ),
        .I5(\icmp_ln1085_reg_889[0]_i_5_n_0 ),
        .O(\icmp_ln1085_reg_889[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_889[0]_i_3 
       (.I0(\icmp_ln1085_reg_889[0]_i_6_n_0 ),
        .I1(\rem_load_reg_804_reg_n_0_[27] ),
        .I2(\rem_load_reg_804_reg_n_0_[26] ),
        .I3(\rem_load_reg_804_reg_n_0_[29] ),
        .I4(\rem_load_reg_804_reg_n_0_[28] ),
        .I5(\icmp_ln1085_reg_889[0]_i_7_n_0 ),
        .O(\icmp_ln1085_reg_889[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1085_reg_889[0]_i_4 
       (.I0(\rem_load_reg_804_reg_n_0_[13] ),
        .I1(\rem_load_reg_804_reg_n_0_[12] ),
        .I2(\rem_load_reg_804_reg_n_0_[23] ),
        .I3(\rem_load_reg_804_reg_n_0_[22] ),
        .O(\icmp_ln1085_reg_889[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1085_reg_889[0]_i_5 
       (.I0(\rem_load_reg_804_reg_n_0_[3] ),
        .I1(\rem_load_reg_804_reg_n_0_[2] ),
        .I2(\rem_load_reg_804_reg_n_0_[1] ),
        .I3(\rem_load_reg_804_reg_n_0_[0] ),
        .I4(\icmp_ln1085_reg_889[0]_i_8_n_0 ),
        .O(\icmp_ln1085_reg_889[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1085_reg_889[0]_i_6 
       (.I0(\rem_load_reg_804_reg_n_0_[5] ),
        .I1(\rem_load_reg_804_reg_n_0_[4] ),
        .I2(\rem_load_reg_804_reg_n_0_[11] ),
        .I3(\rem_load_reg_804_reg_n_0_[10] ),
        .O(\icmp_ln1085_reg_889[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1085_reg_889[0]_i_7 
       (.I0(\rem_load_reg_804_reg_n_0_[20] ),
        .I1(\rem_load_reg_804_reg_n_0_[21] ),
        .I2(\rem_load_reg_804_reg_n_0_[18] ),
        .I3(\rem_load_reg_804_reg_n_0_[19] ),
        .I4(\icmp_ln1085_reg_889[0]_i_9_n_0 ),
        .O(\icmp_ln1085_reg_889[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1085_reg_889[0]_i_8 
       (.I0(\rem_load_reg_804_reg_n_0_[7] ),
        .I1(\rem_load_reg_804_reg_n_0_[6] ),
        .I2(\rem_load_reg_804_reg_n_0_[31] ),
        .I3(\rem_load_reg_804_reg_n_0_[30] ),
        .O(\icmp_ln1085_reg_889[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1085_reg_889[0]_i_9 
       (.I0(\rem_load_reg_804_reg_n_0_[9] ),
        .I1(\rem_load_reg_804_reg_n_0_[8] ),
        .I2(\rem_load_reg_804_reg_n_0_[17] ),
        .I3(\rem_load_reg_804_reg_n_0_[16] ),
        .O(\icmp_ln1085_reg_889[0]_i_9_n_0 ));
  FDRE \icmp_ln1085_reg_889_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1085_reg_889_reg_n_0_[0] ),
        .Q(icmp_ln1085_reg_889_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1085_reg_889_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1085_reg_889_pp0_iter4_reg),
        .Q(icmp_ln1085_reg_889_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln1085_reg_889_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1085_reg_889_pp0_iter5_reg),
        .Q(icmp_ln1085_reg_889_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln1085_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1085_reg_889[0]_i_1_n_0 ),
        .Q(\icmp_ln1085_reg_889_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_223_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1104_fu_223_p2_carry_n_0,icmp_ln1104_fu_223_p2_carry_n_1,icmp_ln1104_fu_223_p2_carry_n_2,icmp_ln1104_fu_223_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_223_p2_carry_i_1_n_0,icmp_ln1104_fu_223_p2_carry_i_2_n_0,icmp_ln1104_fu_223_p2_carry_i_3_n_0,icmp_ln1104_fu_223_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_223_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_223_p2_carry_i_5_n_0,icmp_ln1104_fu_223_p2_carry_i_6_n_0,icmp_ln1104_fu_223_p2_carry_i_7_n_0,icmp_ln1104_fu_223_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_223_p2_carry__0
       (.CI(icmp_ln1104_fu_223_p2_carry_n_0),
        .CO({icmp_ln1104_fu_223_p2_carry__0_n_0,icmp_ln1104_fu_223_p2_carry__0_n_1,icmp_ln1104_fu_223_p2_carry__0_n_2,icmp_ln1104_fu_223_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_223_p2_carry__0_i_1_n_0,icmp_ln1104_fu_223_p2_carry__0_i_2_n_0,icmp_ln1104_fu_223_p2_carry__0_i_3_n_0,icmp_ln1104_fu_223_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_223_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_223_p2_carry__0_i_5_n_0,icmp_ln1104_fu_223_p2_carry__0_i_6_n_0,icmp_ln1104_fu_223_p2_carry__0_i_7_n_0,icmp_ln1104_fu_223_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_739[15]),
        .I1(j_reg_133_reg[15]),
        .I2(cols_bound_per_npc_read_reg_739[14]),
        .I3(j_reg_133_reg[14]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_739[13]),
        .I1(j_reg_133_reg[13]),
        .I2(cols_bound_per_npc_read_reg_739[12]),
        .I3(j_reg_133_reg[12]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_739[11]),
        .I1(j_reg_133_reg[11]),
        .I2(cols_bound_per_npc_read_reg_739[10]),
        .I3(j_reg_133_reg[10]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_739[9]),
        .I1(j_reg_133_reg[9]),
        .I2(cols_bound_per_npc_read_reg_739[8]),
        .I3(j_reg_133_reg[8]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__0_i_5
       (.I0(j_reg_133_reg[15]),
        .I1(cols_bound_per_npc_read_reg_739[15]),
        .I2(j_reg_133_reg[14]),
        .I3(cols_bound_per_npc_read_reg_739[14]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__0_i_6
       (.I0(j_reg_133_reg[13]),
        .I1(cols_bound_per_npc_read_reg_739[13]),
        .I2(j_reg_133_reg[12]),
        .I3(cols_bound_per_npc_read_reg_739[12]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__0_i_7
       (.I0(j_reg_133_reg[11]),
        .I1(cols_bound_per_npc_read_reg_739[11]),
        .I2(j_reg_133_reg[10]),
        .I3(cols_bound_per_npc_read_reg_739[10]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__0_i_8
       (.I0(j_reg_133_reg[9]),
        .I1(cols_bound_per_npc_read_reg_739[9]),
        .I2(j_reg_133_reg[8]),
        .I3(cols_bound_per_npc_read_reg_739[8]),
        .O(icmp_ln1104_fu_223_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_223_p2_carry__1
       (.CI(icmp_ln1104_fu_223_p2_carry__0_n_0),
        .CO({icmp_ln1104_fu_223_p2_carry__1_n_0,icmp_ln1104_fu_223_p2_carry__1_n_1,icmp_ln1104_fu_223_p2_carry__1_n_2,icmp_ln1104_fu_223_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_223_p2_carry__1_i_1_n_0,icmp_ln1104_fu_223_p2_carry__1_i_2_n_0,icmp_ln1104_fu_223_p2_carry__1_i_3_n_0,icmp_ln1104_fu_223_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_223_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_223_p2_carry__1_i_5_n_0,icmp_ln1104_fu_223_p2_carry__1_i_6_n_0,icmp_ln1104_fu_223_p2_carry__1_i_7_n_0,icmp_ln1104_fu_223_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_739[23]),
        .I1(j_reg_133_reg[23]),
        .I2(cols_bound_per_npc_read_reg_739[22]),
        .I3(j_reg_133_reg[22]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_739[21]),
        .I1(j_reg_133_reg[21]),
        .I2(cols_bound_per_npc_read_reg_739[20]),
        .I3(j_reg_133_reg[20]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_739[19]),
        .I1(j_reg_133_reg[19]),
        .I2(cols_bound_per_npc_read_reg_739[18]),
        .I3(j_reg_133_reg[18]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_739[17]),
        .I1(j_reg_133_reg[17]),
        .I2(cols_bound_per_npc_read_reg_739[16]),
        .I3(j_reg_133_reg[16]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__1_i_5
       (.I0(j_reg_133_reg[23]),
        .I1(cols_bound_per_npc_read_reg_739[23]),
        .I2(j_reg_133_reg[22]),
        .I3(cols_bound_per_npc_read_reg_739[22]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__1_i_6
       (.I0(j_reg_133_reg[21]),
        .I1(cols_bound_per_npc_read_reg_739[21]),
        .I2(j_reg_133_reg[20]),
        .I3(cols_bound_per_npc_read_reg_739[20]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__1_i_7
       (.I0(j_reg_133_reg[19]),
        .I1(cols_bound_per_npc_read_reg_739[19]),
        .I2(j_reg_133_reg[18]),
        .I3(cols_bound_per_npc_read_reg_739[18]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__1_i_8
       (.I0(j_reg_133_reg[17]),
        .I1(cols_bound_per_npc_read_reg_739[17]),
        .I2(j_reg_133_reg[16]),
        .I3(cols_bound_per_npc_read_reg_739[16]),
        .O(icmp_ln1104_fu_223_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_223_p2_carry__2
       (.CI(icmp_ln1104_fu_223_p2_carry__1_n_0),
        .CO({icmp_ln1104_fu_223_p2,icmp_ln1104_fu_223_p2_carry__2_n_1,icmp_ln1104_fu_223_p2_carry__2_n_2,icmp_ln1104_fu_223_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_223_p2_carry__2_i_1_n_0,icmp_ln1104_fu_223_p2_carry__2_i_2_n_0,icmp_ln1104_fu_223_p2_carry__2_i_3_n_0,icmp_ln1104_fu_223_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_223_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_223_p2_carry__2_i_5_n_0,icmp_ln1104_fu_223_p2_carry__2_i_6_n_0,icmp_ln1104_fu_223_p2_carry__2_i_7_n_0,icmp_ln1104_fu_223_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__2_i_1
       (.I0(j_reg_133_reg[31]),
        .I1(cols_bound_per_npc_read_reg_739[31]),
        .I2(cols_bound_per_npc_read_reg_739[30]),
        .I3(j_reg_133_reg[30]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_739[29]),
        .I1(j_reg_133_reg[29]),
        .I2(cols_bound_per_npc_read_reg_739[28]),
        .I3(j_reg_133_reg[28]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_739[27]),
        .I1(j_reg_133_reg[27]),
        .I2(cols_bound_per_npc_read_reg_739[26]),
        .I3(j_reg_133_reg[26]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_739[25]),
        .I1(j_reg_133_reg[25]),
        .I2(cols_bound_per_npc_read_reg_739[24]),
        .I3(j_reg_133_reg[24]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_739[31]),
        .I1(j_reg_133_reg[31]),
        .I2(j_reg_133_reg[30]),
        .I3(cols_bound_per_npc_read_reg_739[30]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__2_i_6
       (.I0(j_reg_133_reg[29]),
        .I1(cols_bound_per_npc_read_reg_739[29]),
        .I2(j_reg_133_reg[28]),
        .I3(cols_bound_per_npc_read_reg_739[28]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__2_i_7
       (.I0(j_reg_133_reg[27]),
        .I1(cols_bound_per_npc_read_reg_739[27]),
        .I2(j_reg_133_reg[26]),
        .I3(cols_bound_per_npc_read_reg_739[26]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry__2_i_8
       (.I0(j_reg_133_reg[25]),
        .I1(cols_bound_per_npc_read_reg_739[25]),
        .I2(j_reg_133_reg[24]),
        .I3(cols_bound_per_npc_read_reg_739[24]),
        .O(icmp_ln1104_fu_223_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_739[7]),
        .I1(j_reg_133_reg[7]),
        .I2(cols_bound_per_npc_read_reg_739[6]),
        .I3(j_reg_133_reg[6]),
        .O(icmp_ln1104_fu_223_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_739[5]),
        .I1(j_reg_133_reg[5]),
        .I2(cols_bound_per_npc_read_reg_739[4]),
        .I3(j_reg_133_reg[4]),
        .O(icmp_ln1104_fu_223_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_739[3]),
        .I1(j_reg_133_reg[3]),
        .I2(cols_bound_per_npc_read_reg_739[2]),
        .I3(j_reg_133_reg[2]),
        .O(icmp_ln1104_fu_223_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_223_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_739[1]),
        .I1(j_reg_133_reg[1]),
        .I2(cols_bound_per_npc_read_reg_739[0]),
        .I3(j_reg_133_reg[0]),
        .O(icmp_ln1104_fu_223_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry_i_5
       (.I0(j_reg_133_reg[7]),
        .I1(cols_bound_per_npc_read_reg_739[7]),
        .I2(j_reg_133_reg[6]),
        .I3(cols_bound_per_npc_read_reg_739[6]),
        .O(icmp_ln1104_fu_223_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry_i_6
       (.I0(j_reg_133_reg[5]),
        .I1(cols_bound_per_npc_read_reg_739[5]),
        .I2(j_reg_133_reg[4]),
        .I3(cols_bound_per_npc_read_reg_739[4]),
        .O(icmp_ln1104_fu_223_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry_i_7
       (.I0(j_reg_133_reg[3]),
        .I1(cols_bound_per_npc_read_reg_739[3]),
        .I2(j_reg_133_reg[2]),
        .I3(cols_bound_per_npc_read_reg_739[2]),
        .O(icmp_ln1104_fu_223_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_223_p2_carry_i_8
       (.I0(j_reg_133_reg[1]),
        .I1(cols_bound_per_npc_read_reg_739[1]),
        .I2(j_reg_133_reg[0]),
        .I3(cols_bound_per_npc_read_reg_739[0]),
        .O(icmp_ln1104_fu_223_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \icmp_ln1104_reg_790[0]_i_1 
       (.I0(icmp_ln1104_fu_223_p2),
        .I1(icmp_ln1073_fu_213_p2),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln1104_reg_790),
        .O(\icmp_ln1104_reg_790[0]_i_1_n_0 ));
  FDRE \icmp_ln1104_reg_790_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(icmp_ln1104_reg_790),
        .Q(icmp_ln1104_reg_790_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/icmp_ln1104_reg_790_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1104_reg_790_pp0_iter1_reg),
        .Q(\icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7_n_0 ));
  FDRE \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1104_reg_790_pp0_iter8_reg_reg[0]_srl7_n_0 ),
        .Q(icmp_ln1104_reg_790_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1104_reg_790[0]_i_1_n_0 ),
        .Q(icmp_ln1104_reg_790),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_410_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_410_p2_carry_n_0,icmp_ln414_fu_410_p2_carry_n_1,icmp_ln414_fu_410_p2_carry_n_2,icmp_ln414_fu_410_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_410_p2_carry_i_1_n_0,icmp_ln414_fu_410_p2_carry_i_2_n_0,icmp_ln414_fu_410_p2_carry_i_3_n_0,icmp_ln414_fu_410_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_410_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_410_p2_carry_i_5_n_0,icmp_ln414_fu_410_p2_carry_i_6_n_0,icmp_ln414_fu_410_p2_carry_i_7_n_0,icmp_ln414_fu_410_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_410_p2_carry__0
       (.CI(icmp_ln414_fu_410_p2_carry_n_0),
        .CO({icmp_ln414_fu_410_p2_carry__0_n_0,icmp_ln414_fu_410_p2_carry__0_n_1,icmp_ln414_fu_410_p2_carry__0_n_2,icmp_ln414_fu_410_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_410_p2_carry__0_i_1_n_0,icmp_ln414_fu_410_p2_carry__0_i_2_n_0,icmp_ln414_fu_410_p2_carry__0_i_3_n_0,icmp_ln414_fu_410_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_410_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_410_p2_carry__0_i_5_n_0,icmp_ln414_fu_410_p2_carry__0_i_6_n_0,icmp_ln414_fu_410_p2_carry__0_i_7_n_0,icmp_ln414_fu_410_p2_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__0_i_1
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[17] ),
        .I2(\rem_load_reg_804_reg_n_0_[16] ),
        .O(icmp_ln414_fu_410_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__0_i_2
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[15] ),
        .I2(\rem_load_reg_804_reg_n_0_[14] ),
        .O(icmp_ln414_fu_410_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__0_i_3
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[13] ),
        .I2(\rem_load_reg_804_reg_n_0_[12] ),
        .O(icmp_ln414_fu_410_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__0_i_4
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[11] ),
        .I2(\rem_load_reg_804_reg_n_0_[10] ),
        .O(icmp_ln414_fu_410_p2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__0_i_5
       (.I0(\rem_load_reg_804_reg_n_0_[17] ),
        .I1(\rem_load_reg_804_reg_n_0_[16] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__0_i_6
       (.I0(\rem_load_reg_804_reg_n_0_[15] ),
        .I1(\rem_load_reg_804_reg_n_0_[14] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__0_i_7
       (.I0(\rem_load_reg_804_reg_n_0_[13] ),
        .I1(\rem_load_reg_804_reg_n_0_[12] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__0_i_8
       (.I0(\rem_load_reg_804_reg_n_0_[11] ),
        .I1(\rem_load_reg_804_reg_n_0_[10] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_410_p2_carry__1
       (.CI(icmp_ln414_fu_410_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_410_p2_carry__1_n_0,icmp_ln414_fu_410_p2_carry__1_n_1,icmp_ln414_fu_410_p2_carry__1_n_2,icmp_ln414_fu_410_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_410_p2_carry__1_i_1_n_0,icmp_ln414_fu_410_p2_carry__1_i_2_n_0,icmp_ln414_fu_410_p2_carry__1_i_3_n_0,icmp_ln414_fu_410_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_410_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_410_p2_carry__1_i_5_n_0,icmp_ln414_fu_410_p2_carry__1_i_6_n_0,icmp_ln414_fu_410_p2_carry__1_i_7_n_0,icmp_ln414_fu_410_p2_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__1_i_1
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[25] ),
        .I2(\rem_load_reg_804_reg_n_0_[24] ),
        .O(icmp_ln414_fu_410_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__1_i_2
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[23] ),
        .I2(\rem_load_reg_804_reg_n_0_[22] ),
        .O(icmp_ln414_fu_410_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__1_i_3
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[21] ),
        .I2(\rem_load_reg_804_reg_n_0_[20] ),
        .O(icmp_ln414_fu_410_p2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__1_i_4
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[19] ),
        .I2(\rem_load_reg_804_reg_n_0_[18] ),
        .O(icmp_ln414_fu_410_p2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__1_i_5
       (.I0(\rem_load_reg_804_reg_n_0_[25] ),
        .I1(\rem_load_reg_804_reg_n_0_[24] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__1_i_6
       (.I0(\rem_load_reg_804_reg_n_0_[23] ),
        .I1(\rem_load_reg_804_reg_n_0_[22] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__1_i_7
       (.I0(\rem_load_reg_804_reg_n_0_[21] ),
        .I1(\rem_load_reg_804_reg_n_0_[20] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__1_i_8
       (.I0(\rem_load_reg_804_reg_n_0_[19] ),
        .I1(\rem_load_reg_804_reg_n_0_[18] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_410_p2_carry__2
       (.CI(icmp_ln414_fu_410_p2_carry__1_n_0),
        .CO({NLW_icmp_ln414_fu_410_p2_carry__2_CO_UNCONNECTED[3],icmp_ln414_fu_410_p2,icmp_ln414_fu_410_p2_carry__2_n_2,icmp_ln414_fu_410_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln414_fu_410_p2_carry__2_i_1_n_0,icmp_ln414_fu_410_p2_carry__2_i_2_n_0,icmp_ln414_fu_410_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln414_fu_410_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln414_fu_410_p2_carry__2_i_4_n_0,icmp_ln414_fu_410_p2_carry__2_i_5_n_0,icmp_ln414_fu_410_p2_carry__2_i_6_n_0}));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__2_i_1
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[31] ),
        .I2(\rem_load_reg_804_reg_n_0_[30] ),
        .O(icmp_ln414_fu_410_p2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__2_i_2
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[29] ),
        .I2(\rem_load_reg_804_reg_n_0_[28] ),
        .O(icmp_ln414_fu_410_p2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry__2_i_3
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[27] ),
        .I2(\rem_load_reg_804_reg_n_0_[26] ),
        .O(icmp_ln414_fu_410_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__2_i_4
       (.I0(\rem_load_reg_804_reg_n_0_[31] ),
        .I1(\rem_load_reg_804_reg_n_0_[30] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__2_i_5
       (.I0(\rem_load_reg_804_reg_n_0_[29] ),
        .I1(\rem_load_reg_804_reg_n_0_[28] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry__2_i_6
       (.I0(\rem_load_reg_804_reg_n_0_[27] ),
        .I1(\rem_load_reg_804_reg_n_0_[26] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry_i_1
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[9] ),
        .I2(\rem_load_reg_804_reg_n_0_[8] ),
        .O(icmp_ln414_fu_410_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry_i_2
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[7] ),
        .I2(\rem_load_reg_804_reg_n_0_[6] ),
        .O(icmp_ln414_fu_410_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    icmp_ln414_fu_410_p2_carry_i_3
       (.I0(add_ln1090_reg_859),
        .I1(\rem_load_reg_804_reg_n_0_[5] ),
        .I2(\rem_load_reg_804_reg_n_0_[4] ),
        .O(icmp_ln414_fu_410_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln414_fu_410_p2_carry_i_4
       (.I0(\rem_load_reg_804_reg_n_0_[3] ),
        .I1(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry_i_5
       (.I0(\rem_load_reg_804_reg_n_0_[9] ),
        .I1(\rem_load_reg_804_reg_n_0_[8] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry_i_6
       (.I0(\rem_load_reg_804_reg_n_0_[7] ),
        .I1(\rem_load_reg_804_reg_n_0_[6] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln414_fu_410_p2_carry_i_7
       (.I0(\rem_load_reg_804_reg_n_0_[5] ),
        .I1(add_ln1090_reg_859),
        .I2(\rem_load_reg_804_reg_n_0_[4] ),
        .O(icmp_ln414_fu_410_p2_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    icmp_ln414_fu_410_p2_carry_i_8
       (.I0(\rem_load_reg_804_reg_n_0_[2] ),
        .I1(\rem_load_reg_804_reg_n_0_[3] ),
        .I2(add_ln1090_reg_859),
        .O(icmp_ln414_fu_410_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    \icmp_ln414_reg_924[0]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln1084_reg_813),
        .O(\icmp_ln414_reg_924[0]_i_1_n_0 ));
  FDRE \icmp_ln414_reg_924_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_924),
        .Q(icmp_ln414_reg_924_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_924_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_924_pp0_iter4_reg),
        .Q(icmp_ln414_reg_924_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_924_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_924_pp0_iter5_reg),
        .Q(icmp_ln414_reg_924_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_924_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_924_pp0_iter6_reg),
        .Q(icmp_ln414_reg_924_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(icmp_ln414_fu_410_p2),
        .Q(icmp_ln414_reg_924),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFD0020)) 
    \icmp_ln674_1_reg_882[0]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln674_1_fu_338_p2),
        .I3(icmp_ln1084_reg_813),
        .I4(icmp_ln674_1_reg_882),
        .O(\icmp_ln674_1_reg_882[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_10 
       (.I0(sub_ln1093_1_reg_822[26]),
        .I1(sub_ln1093_reg_817[26]),
        .I2(sub_ln1093_1_reg_822[27]),
        .I3(sub_ln1093_reg_817[27]),
        .O(\icmp_ln674_1_reg_882[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_11 
       (.I0(sub_ln1093_1_reg_822[24]),
        .I1(sub_ln1093_reg_817[24]),
        .I2(sub_ln1093_1_reg_822[25]),
        .I3(sub_ln1093_reg_817[25]),
        .O(\icmp_ln674_1_reg_882[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_13 
       (.I0(sub_ln1093_1_reg_822[22]),
        .I1(sub_ln1093_reg_817[22]),
        .I2(sub_ln1093_reg_817[23]),
        .I3(sub_ln1093_1_reg_822[23]),
        .O(\icmp_ln674_1_reg_882[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_14 
       (.I0(sub_ln1093_1_reg_822[20]),
        .I1(sub_ln1093_reg_817[20]),
        .I2(sub_ln1093_reg_817[21]),
        .I3(sub_ln1093_1_reg_822[21]),
        .O(\icmp_ln674_1_reg_882[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_15 
       (.I0(sub_ln1093_1_reg_822[18]),
        .I1(sub_ln1093_reg_817[18]),
        .I2(sub_ln1093_reg_817[19]),
        .I3(sub_ln1093_1_reg_822[19]),
        .O(\icmp_ln674_1_reg_882[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_16 
       (.I0(sub_ln1093_1_reg_822[16]),
        .I1(sub_ln1093_reg_817[16]),
        .I2(sub_ln1093_reg_817[17]),
        .I3(sub_ln1093_1_reg_822[17]),
        .O(\icmp_ln674_1_reg_882[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_17 
       (.I0(sub_ln1093_1_reg_822[22]),
        .I1(sub_ln1093_reg_817[22]),
        .I2(sub_ln1093_1_reg_822[23]),
        .I3(sub_ln1093_reg_817[23]),
        .O(\icmp_ln674_1_reg_882[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_18 
       (.I0(sub_ln1093_1_reg_822[20]),
        .I1(sub_ln1093_reg_817[20]),
        .I2(sub_ln1093_1_reg_822[21]),
        .I3(sub_ln1093_reg_817[21]),
        .O(\icmp_ln674_1_reg_882[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_19 
       (.I0(sub_ln1093_1_reg_822[18]),
        .I1(sub_ln1093_reg_817[18]),
        .I2(sub_ln1093_1_reg_822[19]),
        .I3(sub_ln1093_reg_817[19]),
        .O(\icmp_ln674_1_reg_882[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_20 
       (.I0(sub_ln1093_1_reg_822[16]),
        .I1(sub_ln1093_reg_817[16]),
        .I2(sub_ln1093_1_reg_822[17]),
        .I3(sub_ln1093_reg_817[17]),
        .O(\icmp_ln674_1_reg_882[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_22 
       (.I0(sub_ln1093_1_reg_822[14]),
        .I1(sub_ln1093_reg_817[14]),
        .I2(sub_ln1093_reg_817[15]),
        .I3(sub_ln1093_1_reg_822[15]),
        .O(\icmp_ln674_1_reg_882[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_23 
       (.I0(sub_ln1093_1_reg_822[12]),
        .I1(sub_ln1093_reg_817[12]),
        .I2(sub_ln1093_reg_817[13]),
        .I3(sub_ln1093_1_reg_822[13]),
        .O(\icmp_ln674_1_reg_882[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_24 
       (.I0(sub_ln1093_1_reg_822[10]),
        .I1(sub_ln1093_reg_817[10]),
        .I2(sub_ln1093_reg_817[11]),
        .I3(sub_ln1093_1_reg_822[11]),
        .O(\icmp_ln674_1_reg_882[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_25 
       (.I0(sub_ln1093_1_reg_822[8]),
        .I1(sub_ln1093_reg_817[8]),
        .I2(sub_ln1093_reg_817[9]),
        .I3(sub_ln1093_1_reg_822[9]),
        .O(\icmp_ln674_1_reg_882[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_26 
       (.I0(sub_ln1093_1_reg_822[14]),
        .I1(sub_ln1093_reg_817[14]),
        .I2(sub_ln1093_1_reg_822[15]),
        .I3(sub_ln1093_reg_817[15]),
        .O(\icmp_ln674_1_reg_882[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_27 
       (.I0(sub_ln1093_1_reg_822[12]),
        .I1(sub_ln1093_reg_817[12]),
        .I2(sub_ln1093_1_reg_822[13]),
        .I3(sub_ln1093_reg_817[13]),
        .O(\icmp_ln674_1_reg_882[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_28 
       (.I0(sub_ln1093_1_reg_822[10]),
        .I1(sub_ln1093_reg_817[10]),
        .I2(sub_ln1093_1_reg_822[11]),
        .I3(sub_ln1093_reg_817[11]),
        .O(\icmp_ln674_1_reg_882[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_29 
       (.I0(sub_ln1093_1_reg_822[8]),
        .I1(sub_ln1093_reg_817[8]),
        .I2(sub_ln1093_1_reg_822[9]),
        .I3(sub_ln1093_reg_817[9]),
        .O(\icmp_ln674_1_reg_882[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_30 
       (.I0(sub_ln1093_1_reg_822[6]),
        .I1(sub_ln1093_reg_817[6]),
        .I2(sub_ln1093_reg_817[7]),
        .I3(sub_ln1093_1_reg_822[7]),
        .O(\icmp_ln674_1_reg_882[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_31 
       (.I0(sub_ln1093_1_reg_822[4]),
        .I1(sub_ln1093_reg_817[4]),
        .I2(sub_ln1093_reg_817[5]),
        .I3(sub_ln1093_1_reg_822[5]),
        .O(\icmp_ln674_1_reg_882[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_32 
       (.I0(sub_ln1093_1_reg_822[2]),
        .I1(sub_ln1093_reg_817[2]),
        .I2(sub_ln1093_reg_817[3]),
        .I3(sub_ln1093_1_reg_822[3]),
        .O(\icmp_ln674_1_reg_882[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_33 
       (.I0(sub_ln1093_1_reg_822[0]),
        .I1(sub_ln1093_reg_817[0]),
        .I2(sub_ln1093_reg_817[1]),
        .I3(sub_ln1093_1_reg_822[1]),
        .O(\icmp_ln674_1_reg_882[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_34 
       (.I0(sub_ln1093_1_reg_822[6]),
        .I1(sub_ln1093_reg_817[6]),
        .I2(sub_ln1093_1_reg_822[7]),
        .I3(sub_ln1093_reg_817[7]),
        .O(\icmp_ln674_1_reg_882[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_35 
       (.I0(sub_ln1093_1_reg_822[4]),
        .I1(sub_ln1093_reg_817[4]),
        .I2(sub_ln1093_1_reg_822[5]),
        .I3(sub_ln1093_reg_817[5]),
        .O(\icmp_ln674_1_reg_882[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_36 
       (.I0(sub_ln1093_1_reg_822[2]),
        .I1(sub_ln1093_reg_817[2]),
        .I2(sub_ln1093_1_reg_822[3]),
        .I3(sub_ln1093_reg_817[3]),
        .O(\icmp_ln674_1_reg_882[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_37 
       (.I0(sub_ln1093_1_reg_822[0]),
        .I1(sub_ln1093_reg_817[0]),
        .I2(sub_ln1093_1_reg_822[1]),
        .I3(sub_ln1093_reg_817[1]),
        .O(\icmp_ln674_1_reg_882[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_4 
       (.I0(sub_ln1093_1_reg_822[30]),
        .I1(sub_ln1093_reg_817[30]),
        .I2(sub_ln1093_reg_817[31]),
        .I3(sub_ln1093_1_reg_822[31]),
        .O(\icmp_ln674_1_reg_882[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_5 
       (.I0(sub_ln1093_1_reg_822[28]),
        .I1(sub_ln1093_reg_817[28]),
        .I2(sub_ln1093_reg_817[29]),
        .I3(sub_ln1093_1_reg_822[29]),
        .O(\icmp_ln674_1_reg_882[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_6 
       (.I0(sub_ln1093_1_reg_822[26]),
        .I1(sub_ln1093_reg_817[26]),
        .I2(sub_ln1093_reg_817[27]),
        .I3(sub_ln1093_1_reg_822[27]),
        .O(\icmp_ln674_1_reg_882[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln674_1_reg_882[0]_i_7 
       (.I0(sub_ln1093_1_reg_822[24]),
        .I1(sub_ln1093_reg_817[24]),
        .I2(sub_ln1093_reg_817[25]),
        .I3(sub_ln1093_1_reg_822[25]),
        .O(\icmp_ln674_1_reg_882[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_8 
       (.I0(sub_ln1093_1_reg_822[30]),
        .I1(sub_ln1093_reg_817[30]),
        .I2(sub_ln1093_1_reg_822[31]),
        .I3(sub_ln1093_reg_817[31]),
        .O(\icmp_ln674_1_reg_882[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln674_1_reg_882[0]_i_9 
       (.I0(sub_ln1093_1_reg_822[28]),
        .I1(sub_ln1093_reg_817[28]),
        .I2(sub_ln1093_1_reg_822[29]),
        .I3(sub_ln1093_reg_817[29]),
        .O(\icmp_ln674_1_reg_882[0]_i_9_n_0 ));
  FDRE \icmp_ln674_1_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln674_1_reg_882[0]_i_1_n_0 ),
        .Q(icmp_ln674_1_reg_882),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_882_reg[0]_i_12 
       (.CI(\icmp_ln674_1_reg_882_reg[0]_i_21_n_0 ),
        .CO({\icmp_ln674_1_reg_882_reg[0]_i_12_n_0 ,\icmp_ln674_1_reg_882_reg[0]_i_12_n_1 ,\icmp_ln674_1_reg_882_reg[0]_i_12_n_2 ,\icmp_ln674_1_reg_882_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_882[0]_i_22_n_0 ,\icmp_ln674_1_reg_882[0]_i_23_n_0 ,\icmp_ln674_1_reg_882[0]_i_24_n_0 ,\icmp_ln674_1_reg_882[0]_i_25_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_882_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_882[0]_i_26_n_0 ,\icmp_ln674_1_reg_882[0]_i_27_n_0 ,\icmp_ln674_1_reg_882[0]_i_28_n_0 ,\icmp_ln674_1_reg_882[0]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_882_reg[0]_i_2 
       (.CI(\icmp_ln674_1_reg_882_reg[0]_i_3_n_0 ),
        .CO({icmp_ln674_1_fu_338_p2,\icmp_ln674_1_reg_882_reg[0]_i_2_n_1 ,\icmp_ln674_1_reg_882_reg[0]_i_2_n_2 ,\icmp_ln674_1_reg_882_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_882[0]_i_4_n_0 ,\icmp_ln674_1_reg_882[0]_i_5_n_0 ,\icmp_ln674_1_reg_882[0]_i_6_n_0 ,\icmp_ln674_1_reg_882[0]_i_7_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_882_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_882[0]_i_8_n_0 ,\icmp_ln674_1_reg_882[0]_i_9_n_0 ,\icmp_ln674_1_reg_882[0]_i_10_n_0 ,\icmp_ln674_1_reg_882[0]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_882_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln674_1_reg_882_reg[0]_i_21_n_0 ,\icmp_ln674_1_reg_882_reg[0]_i_21_n_1 ,\icmp_ln674_1_reg_882_reg[0]_i_21_n_2 ,\icmp_ln674_1_reg_882_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_882[0]_i_30_n_0 ,\icmp_ln674_1_reg_882[0]_i_31_n_0 ,\icmp_ln674_1_reg_882[0]_i_32_n_0 ,\icmp_ln674_1_reg_882[0]_i_33_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_882_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_882[0]_i_34_n_0 ,\icmp_ln674_1_reg_882[0]_i_35_n_0 ,\icmp_ln674_1_reg_882[0]_i_36_n_0 ,\icmp_ln674_1_reg_882[0]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln674_1_reg_882_reg[0]_i_3 
       (.CI(\icmp_ln674_1_reg_882_reg[0]_i_12_n_0 ),
        .CO({\icmp_ln674_1_reg_882_reg[0]_i_3_n_0 ,\icmp_ln674_1_reg_882_reg[0]_i_3_n_1 ,\icmp_ln674_1_reg_882_reg[0]_i_3_n_2 ,\icmp_ln674_1_reg_882_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln674_1_reg_882[0]_i_13_n_0 ,\icmp_ln674_1_reg_882[0]_i_14_n_0 ,\icmp_ln674_1_reg_882[0]_i_15_n_0 ,\icmp_ln674_1_reg_882[0]_i_16_n_0 }),
        .O(\NLW_icmp_ln674_1_reg_882_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln674_1_reg_882[0]_i_17_n_0 ,\icmp_ln674_1_reg_882[0]_i_18_n_0 ,\icmp_ln674_1_reg_882[0]_i_19_n_0 ,\icmp_ln674_1_reg_882[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_899[0]_i_1 
       (.I0(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .O(\icmp_ln674_reg_899[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln674_reg_899[0]_i_2 
       (.I0(\icmp_ln674_reg_899[0]_i_3_n_0 ),
        .I1(tmp_reg_846[19]),
        .I2(tmp_reg_846[18]),
        .I3(tmp_reg_846[20]),
        .I4(\icmp_ln674_reg_899[0]_i_4_n_0 ),
        .I5(\icmp_ln674_reg_899[0]_i_5_n_0 ),
        .O(\icmp_ln674_reg_899[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_899[0]_i_3 
       (.I0(tmp_reg_846[22]),
        .I1(tmp_reg_846[21]),
        .I2(tmp_reg_846[23]),
        .I3(tmp_reg_846[26]),
        .I4(tmp_reg_846[24]),
        .I5(tmp_reg_846[25]),
        .O(\icmp_ln674_reg_899[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_899[0]_i_4 
       (.I0(tmp_reg_846[14]),
        .I1(tmp_reg_846[15]),
        .I2(tmp_reg_846[16]),
        .I3(tmp_reg_846[17]),
        .O(\icmp_ln674_reg_899[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_899[0]_i_5 
       (.I0(\icmp_ln674_reg_899[0]_i_6_n_0 ),
        .I1(tmp_reg_846[6]),
        .I2(tmp_reg_846[4]),
        .I3(tmp_reg_846[5]),
        .I4(\icmp_ln674_reg_899[0]_i_7_n_0 ),
        .I5(\icmp_ln674_reg_899[0]_i_8_n_0 ),
        .O(\icmp_ln674_reg_899[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_899[0]_i_6 
       (.I0(tmp_reg_846[0]),
        .I1(tmp_reg_846[1]),
        .I2(tmp_reg_846[2]),
        .I3(tmp_reg_846[3]),
        .O(\icmp_ln674_reg_899[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln674_reg_899[0]_i_7 
       (.I0(tmp_reg_846[13]),
        .I1(tmp_reg_846[11]),
        .I2(tmp_reg_846[12]),
        .O(\icmp_ln674_reg_899[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_899[0]_i_8 
       (.I0(tmp_reg_846[9]),
        .I1(tmp_reg_846[10]),
        .I2(tmp_reg_846[7]),
        .I3(tmp_reg_846[8]),
        .O(\icmp_ln674_reg_899[0]_i_8_n_0 ));
  FDRE \icmp_ln674_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\icmp_ln674_reg_899[0]_i_1_n_0 ),
        .Q(icmp_ln674_reg_899),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    int_ap_ready_i_7
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I3(Q[1]),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF08000000)) 
    \j_reg_133[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_213_p2),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_fu_218_p2_carry__1_n_1),
        .I5(ap_CS_fsm_state8),
        .O(\j_reg_133[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_133[0]_i_3 
       (.I0(j_reg_133_reg[0]),
        .O(\j_reg_133[0]_i_3_n_0 ));
  FDRE \j_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_7 ),
        .Q(j_reg_133_reg[0]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_reg_133_reg[0]_i_2_n_0 ,\j_reg_133_reg[0]_i_2_n_1 ,\j_reg_133_reg[0]_i_2_n_2 ,\j_reg_133_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_133_reg[0]_i_2_n_4 ,\j_reg_133_reg[0]_i_2_n_5 ,\j_reg_133_reg[0]_i_2_n_6 ,\j_reg_133_reg[0]_i_2_n_7 }),
        .S({j_reg_133_reg[3:1],\j_reg_133[0]_i_3_n_0 }));
  FDRE \j_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_5 ),
        .Q(j_reg_133_reg[10]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_4 ),
        .Q(j_reg_133_reg[11]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_7 ),
        .Q(j_reg_133_reg[12]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[12]_i_1 
       (.CI(\j_reg_133_reg[8]_i_1_n_0 ),
        .CO({\j_reg_133_reg[12]_i_1_n_0 ,\j_reg_133_reg[12]_i_1_n_1 ,\j_reg_133_reg[12]_i_1_n_2 ,\j_reg_133_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[12]_i_1_n_4 ,\j_reg_133_reg[12]_i_1_n_5 ,\j_reg_133_reg[12]_i_1_n_6 ,\j_reg_133_reg[12]_i_1_n_7 }),
        .S(j_reg_133_reg[15:12]));
  FDRE \j_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_6 ),
        .Q(j_reg_133_reg[13]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_5 ),
        .Q(j_reg_133_reg[14]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[12]_i_1_n_4 ),
        .Q(j_reg_133_reg[15]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_7 ),
        .Q(j_reg_133_reg[16]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[16]_i_1 
       (.CI(\j_reg_133_reg[12]_i_1_n_0 ),
        .CO({\j_reg_133_reg[16]_i_1_n_0 ,\j_reg_133_reg[16]_i_1_n_1 ,\j_reg_133_reg[16]_i_1_n_2 ,\j_reg_133_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[16]_i_1_n_4 ,\j_reg_133_reg[16]_i_1_n_5 ,\j_reg_133_reg[16]_i_1_n_6 ,\j_reg_133_reg[16]_i_1_n_7 }),
        .S(j_reg_133_reg[19:16]));
  FDRE \j_reg_133_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_6 ),
        .Q(j_reg_133_reg[17]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_5 ),
        .Q(j_reg_133_reg[18]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[16]_i_1_n_4 ),
        .Q(j_reg_133_reg[19]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_6 ),
        .Q(j_reg_133_reg[1]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_7 ),
        .Q(j_reg_133_reg[20]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[20]_i_1 
       (.CI(\j_reg_133_reg[16]_i_1_n_0 ),
        .CO({\j_reg_133_reg[20]_i_1_n_0 ,\j_reg_133_reg[20]_i_1_n_1 ,\j_reg_133_reg[20]_i_1_n_2 ,\j_reg_133_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[20]_i_1_n_4 ,\j_reg_133_reg[20]_i_1_n_5 ,\j_reg_133_reg[20]_i_1_n_6 ,\j_reg_133_reg[20]_i_1_n_7 }),
        .S(j_reg_133_reg[23:20]));
  FDRE \j_reg_133_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_6 ),
        .Q(j_reg_133_reg[21]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_5 ),
        .Q(j_reg_133_reg[22]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[20]_i_1_n_4 ),
        .Q(j_reg_133_reg[23]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_7 ),
        .Q(j_reg_133_reg[24]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[24]_i_1 
       (.CI(\j_reg_133_reg[20]_i_1_n_0 ),
        .CO({\j_reg_133_reg[24]_i_1_n_0 ,\j_reg_133_reg[24]_i_1_n_1 ,\j_reg_133_reg[24]_i_1_n_2 ,\j_reg_133_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[24]_i_1_n_4 ,\j_reg_133_reg[24]_i_1_n_5 ,\j_reg_133_reg[24]_i_1_n_6 ,\j_reg_133_reg[24]_i_1_n_7 }),
        .S(j_reg_133_reg[27:24]));
  FDRE \j_reg_133_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_6 ),
        .Q(j_reg_133_reg[25]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_5 ),
        .Q(j_reg_133_reg[26]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[24]_i_1_n_4 ),
        .Q(j_reg_133_reg[27]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_7 ),
        .Q(j_reg_133_reg[28]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[28]_i_1 
       (.CI(\j_reg_133_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_reg_133_reg[28]_i_1_CO_UNCONNECTED [3],\j_reg_133_reg[28]_i_1_n_1 ,\j_reg_133_reg[28]_i_1_n_2 ,\j_reg_133_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[28]_i_1_n_4 ,\j_reg_133_reg[28]_i_1_n_5 ,\j_reg_133_reg[28]_i_1_n_6 ,\j_reg_133_reg[28]_i_1_n_7 }),
        .S(j_reg_133_reg[31:28]));
  FDRE \j_reg_133_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_6 ),
        .Q(j_reg_133_reg[29]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_5 ),
        .Q(j_reg_133_reg[2]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_5 ),
        .Q(j_reg_133_reg[30]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[31] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[28]_i_1_n_4 ),
        .Q(j_reg_133_reg[31]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[0]_i_2_n_4 ),
        .Q(j_reg_133_reg[3]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_7 ),
        .Q(j_reg_133_reg[4]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[4]_i_1 
       (.CI(\j_reg_133_reg[0]_i_2_n_0 ),
        .CO({\j_reg_133_reg[4]_i_1_n_0 ,\j_reg_133_reg[4]_i_1_n_1 ,\j_reg_133_reg[4]_i_1_n_2 ,\j_reg_133_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[4]_i_1_n_4 ,\j_reg_133_reg[4]_i_1_n_5 ,\j_reg_133_reg[4]_i_1_n_6 ,\j_reg_133_reg[4]_i_1_n_7 }),
        .S(j_reg_133_reg[7:4]));
  FDRE \j_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_6 ),
        .Q(j_reg_133_reg[5]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_5 ),
        .Q(j_reg_133_reg[6]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[4]_i_1_n_4 ),
        .Q(j_reg_133_reg[7]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \j_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_7 ),
        .Q(j_reg_133_reg[8]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_133_reg[8]_i_1 
       (.CI(\j_reg_133_reg[4]_i_1_n_0 ),
        .CO({\j_reg_133_reg[8]_i_1_n_0 ,\j_reg_133_reg[8]_i_1_n_1 ,\j_reg_133_reg[8]_i_1_n_2 ,\j_reg_133_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_133_reg[8]_i_1_n_4 ,\j_reg_133_reg[8]_i_1_n_5 ,\j_reg_133_reg[8]_i_1_n_6 ,\j_reg_133_reg[8]_i_1_n_7 }),
        .S(j_reg_133_reg[11:8]));
  FDRE \j_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1440),
        .D(\j_reg_133_reg[8]_i_1_n_6 ),
        .Q(j_reg_133_reg[9]),
        .R(\j_reg_133[0]_i_1_n_0 ));
  FDRE \last_blk_width_read_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(last_blk_width_c_dout),
        .Q(last_blk_width_read_reg_746),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \localbuffer2_V_reg_1026[7]_i_1 
       (.I0(bLast_reg_782_pp0_iter8_reg),
        .I1(sub_ln674_8_reg_1021),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[0]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [0]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[1]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [1]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[2]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [2]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[3]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [3]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[4]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [4]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[5]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [5]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[6]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [6]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  FDRE \localbuffer2_V_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter9_localbuffer_V_8_reg_155[7]),
        .Q(\localbuffer2_V_reg_1026_reg[7]_0 [7]),
        .R(\localbuffer2_V_reg_1026[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \localbuffer_V_6_reg_1006[0]_i_1 
       (.I0(lshr_ln674_3_reg_990[0]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .O(\localbuffer_V_6_reg_1006[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF000700)) 
    \localbuffer_V_6_reg_1006[1]_i_1 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[0]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .I3(lshr_ln674_3_reg_990[1]),
        .I4(\localbuffer_V_6_reg_1006[3]_i_2_n_0 ),
        .O(localbuffer_V_6_fu_612_p1[1]));
  LUT6 #(
    .INIT(64'h000000004CCCCCCC)) 
    \localbuffer_V_6_reg_1006[2]_i_1 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .I1(lshr_ln674_3_reg_990[2]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .I3(sub_ln674_7_reg_954_pp0_iter6_reg[3]),
        .I4(sub_ln674_7_reg_954_pp0_iter6_reg[4]),
        .I5(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .O(localbuffer_V_6_fu_612_p1[2]));
  LUT5 #(
    .INIT(32'hFF000100)) 
    \localbuffer_V_6_reg_1006[3]_i_1 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[0]),
        .I3(lshr_ln674_3_reg_990[3]),
        .I4(\localbuffer_V_6_reg_1006[3]_i_2_n_0 ),
        .O(localbuffer_V_6_fu_612_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \localbuffer_V_6_reg_1006[3]_i_2 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[3]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[4]),
        .I3(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .O(\localbuffer_V_6_reg_1006[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h15550000)) 
    \localbuffer_V_6_reg_1006[4]_i_1 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[4]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[3]),
        .I3(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .I4(lshr_ln674_3_reg_990[4]),
        .O(localbuffer_V_6_fu_612_p1[4]));
  LUT6 #(
    .INIT(64'h4040404040444444)) 
    \localbuffer_V_6_reg_1006[5]_i_1 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .I1(lshr_ln674_3_reg_990[5]),
        .I2(\localbuffer_V_6_reg_1006[7]_i_3_n_0 ),
        .I3(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .I4(sub_ln674_7_reg_954_pp0_iter6_reg[0]),
        .I5(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .O(localbuffer_V_6_fu_612_p1[5]));
  LUT6 #(
    .INIT(64'h000000001FFF0000)) 
    \localbuffer_V_6_reg_1006[6]_i_1 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[3]),
        .I3(sub_ln674_7_reg_954_pp0_iter6_reg[4]),
        .I4(lshr_ln674_3_reg_990[6]),
        .I5(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .O(localbuffer_V_6_fu_612_p1[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \localbuffer_V_6_reg_1006[7]_i_1 
       (.I0(icmp_ln1084_reg_813_pp0_iter6_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter6_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(localbuffer_V_6_reg_10060));
  LUT6 #(
    .INIT(64'h00000000FF010000)) 
    \localbuffer_V_6_reg_1006[7]_i_2 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .I2(sub_ln674_7_reg_954_pp0_iter6_reg[0]),
        .I3(\localbuffer_V_6_reg_1006[7]_i_3_n_0 ),
        .I4(lshr_ln674_3_reg_990[7]),
        .I5(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .O(localbuffer_V_6_fu_612_p1[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \localbuffer_V_6_reg_1006[7]_i_3 
       (.I0(sub_ln674_7_reg_954_pp0_iter6_reg[3]),
        .I1(sub_ln674_7_reg_954_pp0_iter6_reg[4]),
        .O(\localbuffer_V_6_reg_1006[7]_i_3_n_0 ));
  FDRE \localbuffer_V_6_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(\localbuffer_V_6_reg_1006[0]_i_1_n_0 ),
        .Q(localbuffer_V_6_reg_1006[0]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[1] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[1]),
        .Q(localbuffer_V_6_reg_1006[1]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[2] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[2]),
        .Q(localbuffer_V_6_reg_1006[2]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[3] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[3]),
        .Q(localbuffer_V_6_reg_1006[3]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[4] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[4]),
        .Q(localbuffer_V_6_reg_1006[4]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[5] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[5]),
        .Q(localbuffer_V_6_reg_1006[5]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[6] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[6]),
        .Q(localbuffer_V_6_reg_1006[6]),
        .R(1'b0));
  FDRE \localbuffer_V_6_reg_1006_reg[7] 
       (.C(ap_clk),
        .CE(localbuffer_V_6_reg_10060),
        .D(localbuffer_V_6_fu_612_p1[7]),
        .Q(localbuffer_V_6_reg_1006[7]),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1 lshr_32ns_6ns_32_2_1_U41
       (.D(grp_fu_506_p2),
        .Q(select_ln674_1_reg_904),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_array_reg[0][0]_0 (select_ln674_2_reg_909),
        .p_8_in(p_8_in));
  base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36 lshr_32ns_6ns_32_2_1_U42
       (.D(grp_fu_547_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\din1_cast_array_reg[0][2]_0 (ap_enable_reg_pp0_iter10_reg_n_0),
        .\dout_array_reg[0][0]_0 (select_ln674_5_reg_949),
        .\dout_array_reg[0][7]_0 (select_ln674_4_reg_944),
        .icmp_ln1073_reg_778_pp0_iter2_reg(icmp_ln1073_reg_778_pp0_iter2_reg),
        .\icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] (lshr_32ns_6ns_32_2_1_U42_n_2),
        .icmp_ln1084_reg_813(icmp_ln1084_reg_813),
        .icmp_ln1104_reg_790_pp0_iter9_reg(icmp_ln1104_reg_790_pp0_iter9_reg),
        .\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 (lshr_32ns_6ns_32_2_1_U42_n_1),
        .in_mat_data_full_n(in_mat_data_full_n),
        .ldata_empty_n(ldata_empty_n),
        .p_8_in(p_8_in));
  LUT3 #(
    .INIT(8'h04)) 
    \lshr_ln674_3_reg_990[7]_i_1 
       (.I0(icmp_ln1084_reg_813_pp0_iter5_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter5_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(lshr_ln674_3_reg_9900));
  FDRE \lshr_ln674_3_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[0]),
        .Q(lshr_ln674_3_reg_990[0]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[1]),
        .Q(lshr_ln674_3_reg_990[1]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[2]),
        .Q(lshr_ln674_3_reg_990[2]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[3]),
        .Q(lshr_ln674_3_reg_990[3]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[4]),
        .Q(lshr_ln674_3_reg_990[4]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[5]),
        .Q(lshr_ln674_3_reg_990[5]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[6]),
        .Q(lshr_ln674_3_reg_990[6]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_990_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_9900),
        .D(grp_fu_547_p2[7]),
        .Q(lshr_ln674_3_reg_990[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \lshr_ln674_reg_980[7]_i_1 
       (.I0(icmp_ln1084_reg_813_pp0_iter4_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter4_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(icmp_ln1085_reg_889_pp0_iter4_reg),
        .O(lshr_ln674_reg_9800));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[0]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[1]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[2]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[3]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[4]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[5]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[6]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lshr_ln674_reg_980[7]),
        .Q(lshr_ln674_reg_980_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[0]),
        .Q(lshr_ln674_reg_980[0]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[1]),
        .Q(lshr_ln674_reg_980[1]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[2]),
        .Q(lshr_ln674_reg_980[2]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[3]),
        .Q(lshr_ln674_reg_980[3]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[4]),
        .Q(lshr_ln674_reg_980[4]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[5]),
        .Q(lshr_ln674_reg_980[5]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[6]),
        .Q(lshr_ln674_reg_980[6]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_9800),
        .D(grp_fu_506_p2[7]),
        .Q(lshr_ln674_reg_980[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter10_reg_n_0),
        .I1(icmp_ln1104_reg_790_pp0_iter9_reg),
        .I2(Q[1]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I4(in_mat_data_full_n),
        .O(ap_enable_reg_pp0_iter10_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(AxiStream2MatStream_U0_last_blk_width_read),
        .I1(shiftReg_ce),
        .O(E));
  base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1 mul_32s_32s_32_7_1_U40
       (.D(\threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg ),
        .Q(ap_CS_fsm_state1),
        .\a_reg0_reg[31] (cols_bound_per_npc_read_reg_739[31:17]),
        .ap_clk(ap_clk),
        .buff1_reg(\cols_bound_per_npc_read_reg_739_reg[31]_0 [16:0]),
        .buff2_reg(rows_read_reg_734),
        .out(out[16:0]));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_load_reg_876[31]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(p_Val2_load_reg_8760));
  FDRE \p_Val2_load_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[0]),
        .Q(p_Val2_load_reg_876[0]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[10]),
        .Q(p_Val2_load_reg_876[10]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[11]),
        .Q(p_Val2_load_reg_876[11]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[12]),
        .Q(p_Val2_load_reg_876[12]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[13]),
        .Q(p_Val2_load_reg_876[13]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[14]),
        .Q(p_Val2_load_reg_876[14]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[15]),
        .Q(p_Val2_load_reg_876[15]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[16]),
        .Q(p_Val2_load_reg_876[16]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[17]),
        .Q(p_Val2_load_reg_876[17]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[18]),
        .Q(p_Val2_load_reg_876[18]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[19]),
        .Q(p_Val2_load_reg_876[19]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[1]),
        .Q(p_Val2_load_reg_876[1]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[20]),
        .Q(p_Val2_load_reg_876[20]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[21]),
        .Q(p_Val2_load_reg_876[21]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[22]),
        .Q(p_Val2_load_reg_876[22]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[23]),
        .Q(p_Val2_load_reg_876[23]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[24]),
        .Q(p_Val2_load_reg_876[24]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[25]),
        .Q(p_Val2_load_reg_876[25]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[26]),
        .Q(p_Val2_load_reg_876[26]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[27]),
        .Q(p_Val2_load_reg_876[27]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[28]),
        .Q(p_Val2_load_reg_876[28]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[29]),
        .Q(p_Val2_load_reg_876[29]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[2]),
        .Q(p_Val2_load_reg_876[2]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[30]),
        .Q(p_Val2_load_reg_876[30]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[31]),
        .Q(p_Val2_load_reg_876[31]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[3]),
        .Q(p_Val2_load_reg_876[3]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[4]),
        .Q(p_Val2_load_reg_876[4]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[5]),
        .Q(p_Val2_load_reg_876[5]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[6]),
        .Q(p_Val2_load_reg_876[6]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[7]),
        .Q(p_Val2_load_reg_876[7]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[8]),
        .Q(p_Val2_load_reg_876[8]),
        .R(1'b0));
  FDRE \p_Val2_load_reg_876_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_load_reg_8760),
        .D(p_Val2_s_fu_98[9]),
        .Q(p_Val2_load_reg_876[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    \p_Val2_s_fu_98[31]_i_1 
       (.I0(icmp_ln1084_reg_813),
        .I1(ldata_empty_n),
        .I2(in_mat_data_full_n),
        .I3(ap_enable_reg_pp0_iter10_reg_n_0),
        .I4(icmp_ln1104_reg_790_pp0_iter9_reg),
        .I5(lshr_32ns_6ns_32_2_1_U42_n_2),
        .O(p_Val2_s_fu_980));
  FDRE \p_Val2_s_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[0]),
        .Q(p_Val2_s_fu_98[0]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[10]),
        .Q(p_Val2_s_fu_98[10]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[11]),
        .Q(p_Val2_s_fu_98[11]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[12]),
        .Q(p_Val2_s_fu_98[12]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[13]),
        .Q(p_Val2_s_fu_98[13]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[14]),
        .Q(p_Val2_s_fu_98[14]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[15]),
        .Q(p_Val2_s_fu_98[15]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[16]),
        .Q(p_Val2_s_fu_98[16]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[17]),
        .Q(p_Val2_s_fu_98[17]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[18]),
        .Q(p_Val2_s_fu_98[18]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[19]),
        .Q(p_Val2_s_fu_98[19]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[1]),
        .Q(p_Val2_s_fu_98[1]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[20]),
        .Q(p_Val2_s_fu_98[20]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[21]),
        .Q(p_Val2_s_fu_98[21]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[22]),
        .Q(p_Val2_s_fu_98[22]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[23]),
        .Q(p_Val2_s_fu_98[23]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[24]),
        .Q(p_Val2_s_fu_98[24]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[25]),
        .Q(p_Val2_s_fu_98[25]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[26]),
        .Q(p_Val2_s_fu_98[26]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[27]),
        .Q(p_Val2_s_fu_98[27]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[28]),
        .Q(p_Val2_s_fu_98[28]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[29]),
        .Q(p_Val2_s_fu_98[29]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[2]),
        .Q(p_Val2_s_fu_98[2]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[30]),
        .Q(p_Val2_s_fu_98[30]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[31]),
        .Q(p_Val2_s_fu_98[31]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[3]),
        .Q(p_Val2_s_fu_98[3]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[4]),
        .Q(p_Val2_s_fu_98[4]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[5]),
        .Q(p_Val2_s_fu_98[5]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[6]),
        .Q(p_Val2_s_fu_98[6]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[7]),
        .Q(p_Val2_s_fu_98[7]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[8]),
        .Q(p_Val2_s_fu_98[8]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_980),
        .D(D[9]),
        .Q(p_Val2_s_fu_98[9]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  LUT6 #(
    .INIT(64'hAAAAAAAACFAAAAAA)) 
    \ptr_width_minus_reg_799[4]_i_1 
       (.I0(\ptr_width_minus_reg_799_reg_n_0_[4] ),
        .I1(sub4_i_reg_763[4]),
        .I2(bLast_reg_782),
        .I3(icmp_ln1073_reg_778),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(\ptr_width_minus_reg_799[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0AAAAAA)) 
    \ptr_width_minus_reg_799[5]_i_1 
       (.I0(\ptr_width_minus_reg_799_reg_n_0_[5] ),
        .I1(sub4_i_reg_763[5]),
        .I2(bLast_reg_782),
        .I3(icmp_ln1073_reg_778),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(\ptr_width_minus_reg_799[5]_i_1_n_0 ));
  FDRE \ptr_width_minus_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ptr_width_minus_reg_799[4]_i_1_n_0 ),
        .Q(\ptr_width_minus_reg_799_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ptr_width_minus_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ptr_width_minus_reg_799[5]_i_1_n_0 ),
        .Q(\ptr_width_minus_reg_799_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[10]_i_2 
       (.I0(rem_fu_94[10]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[10]),
        .I4(rem_1_reg_871[10]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[10]_i_3 
       (.I0(rem_fu_94[9]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[9]),
        .I4(rem_1_reg_871[9]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[10]_i_4 
       (.I0(rem_fu_94[8]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[8]),
        .I4(rem_1_reg_871[8]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[10]_i_5 
       (.I0(rem_fu_94[7]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[7]),
        .I4(rem_1_reg_871[7]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[14]_i_2 
       (.I0(rem_fu_94[14]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[14]),
        .I4(rem_1_reg_871[14]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[14]_i_3 
       (.I0(rem_fu_94[13]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[13]),
        .I4(rem_1_reg_871[13]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[14]_i_4 
       (.I0(rem_fu_94[12]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[12]),
        .I4(rem_1_reg_871[12]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[14]_i_5 
       (.I0(rem_fu_94[11]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[11]),
        .I4(rem_1_reg_871[11]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[18]_i_2 
       (.I0(rem_fu_94[18]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[18]),
        .I4(rem_1_reg_871[18]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[18]_i_3 
       (.I0(rem_fu_94[17]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[17]),
        .I4(rem_1_reg_871[17]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[18]_i_4 
       (.I0(rem_fu_94[16]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[16]),
        .I4(rem_1_reg_871[16]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[18]_i_5 
       (.I0(rem_fu_94[15]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[15]),
        .I4(rem_1_reg_871[15]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[1]_i_1 
       (.I0(rem_fu_94[1]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[1]),
        .I4(rem_1_reg_871[1]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[1]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[22]_i_2 
       (.I0(rem_fu_94[22]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[22]),
        .I4(rem_1_reg_871[22]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[22]_i_3 
       (.I0(rem_fu_94[21]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[21]),
        .I4(rem_1_reg_871[21]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[22]_i_4 
       (.I0(rem_fu_94[20]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[20]),
        .I4(rem_1_reg_871[20]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[22]_i_5 
       (.I0(rem_fu_94[19]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[19]),
        .I4(rem_1_reg_871[19]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[26]_i_2 
       (.I0(rem_fu_94[26]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[26]),
        .I4(rem_1_reg_871[26]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[26]_i_3 
       (.I0(rem_fu_94[25]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[25]),
        .I4(rem_1_reg_871[25]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[26]_i_4 
       (.I0(rem_fu_94[24]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[24]),
        .I4(rem_1_reg_871[24]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[26]_i_5 
       (.I0(rem_fu_94[23]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[23]),
        .I4(rem_1_reg_871[23]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[2]_i_1 
       (.I0(rem_fu_94[2]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[2]),
        .I4(rem_1_reg_871[2]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[2]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[30]_i_2 
       (.I0(rem_fu_94[30]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[30]),
        .I4(rem_1_reg_871[30]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[30]_i_3 
       (.I0(rem_fu_94[29]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[29]),
        .I4(rem_1_reg_871[29]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[30]_i_4 
       (.I0(rem_fu_94[28]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[28]),
        .I4(rem_1_reg_871[28]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[30]_i_5 
       (.I0(rem_fu_94[27]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[27]),
        .I4(rem_1_reg_871[27]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rem_1_reg_871[31]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter1_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln1084_fu_269_p2),
        .O(add_ln1090_reg_8590));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[31]_i_3 
       (.I0(rem_fu_94[31]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[31]),
        .I4(rem_1_reg_871[31]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h270027FFD8FFD800)) 
    \rem_1_reg_871[3]_i_1 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[3]),
        .I2(rem_2_reg_841[3]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[3]),
        .I5(\ptr_width_minus_reg_799_reg_n_0_[4] ),
        .O(rem_1_fu_329_p2[3]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_1_reg_871[6]_i_2 
       (.I0(rem_fu_94[6]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[6]),
        .I4(rem_1_reg_871[6]),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_1_reg_871[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h270027FFD8FFD800)) 
    \rem_1_reg_871[6]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[5]),
        .I2(rem_2_reg_841[5]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[5]),
        .I5(\ptr_width_minus_reg_799_reg_n_0_[5] ),
        .O(\rem_1_reg_871[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h270027FFD8FFD800)) 
    \rem_1_reg_871[6]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[4]),
        .I2(rem_2_reg_841[4]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[4]),
        .I5(\ptr_width_minus_reg_799_reg_n_0_[4] ),
        .O(\rem_1_reg_871[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h270027FFD8FFD800)) 
    \rem_1_reg_871[6]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[3]),
        .I2(rem_2_reg_841[3]),
        .I3(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I4(rem_fu_94[3]),
        .I5(\ptr_width_minus_reg_799_reg_n_0_[4] ),
        .O(\rem_1_reg_871[6]_i_5_n_0 ));
  FDRE \rem_1_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(ap_sig_allocacmp_rem_load[0]),
        .Q(rem_1_reg_871[0]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[10]),
        .Q(rem_1_reg_871[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[10]_i_1 
       (.CI(\rem_1_reg_871_reg[6]_i_1_n_0 ),
        .CO({\rem_1_reg_871_reg[10]_i_1_n_0 ,\rem_1_reg_871_reg[10]_i_1_n_1 ,\rem_1_reg_871_reg[10]_i_1_n_2 ,\rem_1_reg_871_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rem_1_fu_329_p2[10:7]),
        .S({\rem_1_reg_871[10]_i_2_n_0 ,\rem_1_reg_871[10]_i_3_n_0 ,\rem_1_reg_871[10]_i_4_n_0 ,\rem_1_reg_871[10]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[11]),
        .Q(rem_1_reg_871[11]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[12]),
        .Q(rem_1_reg_871[12]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[13]),
        .Q(rem_1_reg_871[13]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[14]),
        .Q(rem_1_reg_871[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[14]_i_1 
       (.CI(\rem_1_reg_871_reg[10]_i_1_n_0 ),
        .CO({\rem_1_reg_871_reg[14]_i_1_n_0 ,\rem_1_reg_871_reg[14]_i_1_n_1 ,\rem_1_reg_871_reg[14]_i_1_n_2 ,\rem_1_reg_871_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rem_1_fu_329_p2[14:11]),
        .S({\rem_1_reg_871[14]_i_2_n_0 ,\rem_1_reg_871[14]_i_3_n_0 ,\rem_1_reg_871[14]_i_4_n_0 ,\rem_1_reg_871[14]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[15]),
        .Q(rem_1_reg_871[15]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[16] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[16]),
        .Q(rem_1_reg_871[16]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[17] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[17]),
        .Q(rem_1_reg_871[17]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[18] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[18]),
        .Q(rem_1_reg_871[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[18]_i_1 
       (.CI(\rem_1_reg_871_reg[14]_i_1_n_0 ),
        .CO({\rem_1_reg_871_reg[18]_i_1_n_0 ,\rem_1_reg_871_reg[18]_i_1_n_1 ,\rem_1_reg_871_reg[18]_i_1_n_2 ,\rem_1_reg_871_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rem_1_fu_329_p2[18:15]),
        .S({\rem_1_reg_871[18]_i_2_n_0 ,\rem_1_reg_871[18]_i_3_n_0 ,\rem_1_reg_871[18]_i_4_n_0 ,\rem_1_reg_871[18]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[19] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[19]),
        .Q(rem_1_reg_871[19]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(ap_sig_allocacmp_rem_load[1]),
        .Q(rem_1_reg_871[1]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[20] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[20]),
        .Q(rem_1_reg_871[20]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[21] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[21]),
        .Q(rem_1_reg_871[21]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[22] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[22]),
        .Q(rem_1_reg_871[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[22]_i_1 
       (.CI(\rem_1_reg_871_reg[18]_i_1_n_0 ),
        .CO({\rem_1_reg_871_reg[22]_i_1_n_0 ,\rem_1_reg_871_reg[22]_i_1_n_1 ,\rem_1_reg_871_reg[22]_i_1_n_2 ,\rem_1_reg_871_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rem_1_fu_329_p2[22:19]),
        .S({\rem_1_reg_871[22]_i_2_n_0 ,\rem_1_reg_871[22]_i_3_n_0 ,\rem_1_reg_871[22]_i_4_n_0 ,\rem_1_reg_871[22]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[23] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[23]),
        .Q(rem_1_reg_871[23]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[24] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[24]),
        .Q(rem_1_reg_871[24]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[25] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[25]),
        .Q(rem_1_reg_871[25]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[26] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[26]),
        .Q(rem_1_reg_871[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[26]_i_1 
       (.CI(\rem_1_reg_871_reg[22]_i_1_n_0 ),
        .CO({\rem_1_reg_871_reg[26]_i_1_n_0 ,\rem_1_reg_871_reg[26]_i_1_n_1 ,\rem_1_reg_871_reg[26]_i_1_n_2 ,\rem_1_reg_871_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rem_1_fu_329_p2[26:23]),
        .S({\rem_1_reg_871[26]_i_2_n_0 ,\rem_1_reg_871[26]_i_3_n_0 ,\rem_1_reg_871[26]_i_4_n_0 ,\rem_1_reg_871[26]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[27] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[27]),
        .Q(rem_1_reg_871[27]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[28] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[28]),
        .Q(rem_1_reg_871[28]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[29] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[29]),
        .Q(rem_1_reg_871[29]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(ap_sig_allocacmp_rem_load[2]),
        .Q(rem_1_reg_871[2]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[30] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[30]),
        .Q(rem_1_reg_871[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[30]_i_1 
       (.CI(\rem_1_reg_871_reg[26]_i_1_n_0 ),
        .CO({\rem_1_reg_871_reg[30]_i_1_n_0 ,\rem_1_reg_871_reg[30]_i_1_n_1 ,\rem_1_reg_871_reg[30]_i_1_n_2 ,\rem_1_reg_871_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rem_1_fu_329_p2[30:27]),
        .S({\rem_1_reg_871[30]_i_2_n_0 ,\rem_1_reg_871[30]_i_3_n_0 ,\rem_1_reg_871[30]_i_4_n_0 ,\rem_1_reg_871[30]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[31] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[31]),
        .Q(rem_1_reg_871[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[31]_i_2 
       (.CI(\rem_1_reg_871_reg[30]_i_1_n_0 ),
        .CO(\NLW_rem_1_reg_871_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rem_1_reg_871_reg[31]_i_2_O_UNCONNECTED [3:1],rem_1_fu_329_p2[31]}),
        .S({1'b0,1'b0,1'b0,\rem_1_reg_871[31]_i_3_n_0 }));
  FDRE \rem_1_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[3]),
        .Q(rem_1_reg_871[3]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[4]),
        .Q(rem_1_reg_871[4]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[5]),
        .Q(rem_1_reg_871[5]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[6]),
        .Q(rem_1_reg_871[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_1_reg_871_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\rem_1_reg_871_reg[6]_i_1_n_0 ,\rem_1_reg_871_reg[6]_i_1_n_1 ,\rem_1_reg_871_reg[6]_i_1_n_2 ,\rem_1_reg_871_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ap_sig_allocacmp_rem_load[5:3]}),
        .O({rem_1_fu_329_p2[6:4],\NLW_rem_1_reg_871_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\rem_1_reg_871[6]_i_2_n_0 ,\rem_1_reg_871[6]_i_3_n_0 ,\rem_1_reg_871[6]_i_4_n_0 ,\rem_1_reg_871[6]_i_5_n_0 }));
  FDRE \rem_1_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[7]),
        .Q(rem_1_reg_871[7]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[8]),
        .Q(rem_1_reg_871[8]),
        .R(1'b0));
  FDRE \rem_1_reg_871_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(rem_1_fu_329_p2[9]),
        .Q(rem_1_reg_871[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[11]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[11]),
        .I2(rem_2_reg_841[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[11]),
        .O(\rem_2_reg_841[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[11]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[10]),
        .I2(rem_2_reg_841[10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[10]),
        .O(\rem_2_reg_841[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[11]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[9]),
        .I2(rem_2_reg_841[9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[9]),
        .O(\rem_2_reg_841[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[11]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[8]),
        .I2(rem_2_reg_841[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[8]),
        .O(\rem_2_reg_841[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[15]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[15]),
        .I2(rem_2_reg_841[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[15]),
        .O(\rem_2_reg_841[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[15]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[14]),
        .I2(rem_2_reg_841[14]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[14]),
        .O(\rem_2_reg_841[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[15]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[13]),
        .I2(rem_2_reg_841[13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[13]),
        .O(\rem_2_reg_841[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[15]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[12]),
        .I2(rem_2_reg_841[12]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[12]),
        .O(\rem_2_reg_841[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[19]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[19]),
        .I2(rem_2_reg_841[19]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[19]),
        .O(\rem_2_reg_841[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[19]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[18]),
        .I2(rem_2_reg_841[18]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[18]),
        .O(\rem_2_reg_841[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[19]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[17]),
        .I2(rem_2_reg_841[17]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[17]),
        .O(\rem_2_reg_841[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[19]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[16]),
        .I2(rem_2_reg_841[16]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[16]),
        .O(\rem_2_reg_841[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[23]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[23]),
        .I2(rem_2_reg_841[23]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[23]),
        .O(\rem_2_reg_841[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[23]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[22]),
        .I2(rem_2_reg_841[22]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[22]),
        .O(\rem_2_reg_841[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[23]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[21]),
        .I2(rem_2_reg_841[21]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[21]),
        .O(\rem_2_reg_841[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[23]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[20]),
        .I2(rem_2_reg_841[20]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[20]),
        .O(\rem_2_reg_841[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[27]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[27]),
        .I2(rem_2_reg_841[27]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[27]),
        .O(\rem_2_reg_841[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[27]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[26]),
        .I2(rem_2_reg_841[26]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[26]),
        .O(\rem_2_reg_841[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[27]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[25]),
        .I2(rem_2_reg_841[25]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[25]),
        .O(\rem_2_reg_841[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[27]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[24]),
        .I2(rem_2_reg_841[24]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[24]),
        .O(\rem_2_reg_841[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rem_2_reg_841[31]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter1_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln1084_fu_269_p2),
        .O(rem_2_reg_8410));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[31]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[31]),
        .I2(rem_2_reg_841[31]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[31]),
        .O(\rem_2_reg_841[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[31]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[30]),
        .I2(rem_2_reg_841[30]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[30]),
        .O(\rem_2_reg_841[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[31]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[29]),
        .I2(rem_2_reg_841[29]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[29]),
        .O(\rem_2_reg_841[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[31]_i_6 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[28]),
        .I2(rem_2_reg_841[28]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[28]),
        .O(\rem_2_reg_841[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \rem_2_reg_841[3]_i_2 
       (.I0(ap_sig_allocacmp_rem_load[3]),
        .I1(bLast_reg_782_pp0_iter1_reg),
        .I2(last_blk_width_read_reg_746),
        .O(\rem_2_reg_841[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[3]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[2]),
        .I2(rem_2_reg_841[2]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[2]),
        .O(\rem_2_reg_841[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[3]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[1]),
        .I2(rem_2_reg_841[1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[1]),
        .O(\rem_2_reg_841[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h151515D5D5D515D5)) 
    \rem_2_reg_841[3]_i_5 
       (.I0(rem_fu_94[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I3(rem_2_reg_841[0]),
        .I4(icmp_ln1084_reg_813),
        .I5(rem_1_reg_871[0]),
        .O(\rem_2_reg_841[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[7]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[7]),
        .I2(rem_2_reg_841[7]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[7]),
        .O(\rem_2_reg_841[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[7]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[6]),
        .I2(rem_2_reg_841[6]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[6]),
        .O(\rem_2_reg_841[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[7]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[5]),
        .I2(rem_2_reg_841[5]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[5]),
        .O(\rem_2_reg_841[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \rem_2_reg_841[7]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[4]),
        .I2(rem_2_reg_841[4]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[4]),
        .O(\rem_2_reg_841[7]_i_5_n_0 ));
  FDRE \rem_2_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[0]),
        .Q(rem_2_reg_841[0]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[10] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[10]),
        .Q(rem_2_reg_841[10]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[11] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[11]),
        .Q(rem_2_reg_841[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[11]_i_1 
       (.CI(\rem_2_reg_841_reg[7]_i_1_n_0 ),
        .CO({\rem_2_reg_841_reg[11]_i_1_n_0 ,\rem_2_reg_841_reg[11]_i_1_n_1 ,\rem_2_reg_841_reg[11]_i_1_n_2 ,\rem_2_reg_841_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_rem_load[11:8]),
        .O(rem_2_fu_299_p2[11:8]),
        .S({\rem_2_reg_841[11]_i_2_n_0 ,\rem_2_reg_841[11]_i_3_n_0 ,\rem_2_reg_841[11]_i_4_n_0 ,\rem_2_reg_841[11]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[12] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[12]),
        .Q(rem_2_reg_841[12]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[13] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[13]),
        .Q(rem_2_reg_841[13]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[14] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[14]),
        .Q(rem_2_reg_841[14]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[15] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[15]),
        .Q(rem_2_reg_841[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[15]_i_1 
       (.CI(\rem_2_reg_841_reg[11]_i_1_n_0 ),
        .CO({\rem_2_reg_841_reg[15]_i_1_n_0 ,\rem_2_reg_841_reg[15]_i_1_n_1 ,\rem_2_reg_841_reg[15]_i_1_n_2 ,\rem_2_reg_841_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_rem_load[15:12]),
        .O(rem_2_fu_299_p2[15:12]),
        .S({\rem_2_reg_841[15]_i_2_n_0 ,\rem_2_reg_841[15]_i_3_n_0 ,\rem_2_reg_841[15]_i_4_n_0 ,\rem_2_reg_841[15]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[16] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[16]),
        .Q(rem_2_reg_841[16]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[17] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[17]),
        .Q(rem_2_reg_841[17]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[18] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[18]),
        .Q(rem_2_reg_841[18]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[19] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[19]),
        .Q(rem_2_reg_841[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[19]_i_1 
       (.CI(\rem_2_reg_841_reg[15]_i_1_n_0 ),
        .CO({\rem_2_reg_841_reg[19]_i_1_n_0 ,\rem_2_reg_841_reg[19]_i_1_n_1 ,\rem_2_reg_841_reg[19]_i_1_n_2 ,\rem_2_reg_841_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_rem_load[19:16]),
        .O(rem_2_fu_299_p2[19:16]),
        .S({\rem_2_reg_841[19]_i_2_n_0 ,\rem_2_reg_841[19]_i_3_n_0 ,\rem_2_reg_841[19]_i_4_n_0 ,\rem_2_reg_841[19]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[1]),
        .Q(rem_2_reg_841[1]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[20] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[20]),
        .Q(rem_2_reg_841[20]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[21] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[21]),
        .Q(rem_2_reg_841[21]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[22] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[22]),
        .Q(rem_2_reg_841[22]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[23] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[23]),
        .Q(rem_2_reg_841[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[23]_i_1 
       (.CI(\rem_2_reg_841_reg[19]_i_1_n_0 ),
        .CO({\rem_2_reg_841_reg[23]_i_1_n_0 ,\rem_2_reg_841_reg[23]_i_1_n_1 ,\rem_2_reg_841_reg[23]_i_1_n_2 ,\rem_2_reg_841_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_rem_load[23:20]),
        .O(rem_2_fu_299_p2[23:20]),
        .S({\rem_2_reg_841[23]_i_2_n_0 ,\rem_2_reg_841[23]_i_3_n_0 ,\rem_2_reg_841[23]_i_4_n_0 ,\rem_2_reg_841[23]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[24] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[24]),
        .Q(rem_2_reg_841[24]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[25] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[25]),
        .Q(rem_2_reg_841[25]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[26] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[26]),
        .Q(rem_2_reg_841[26]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[27] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[27]),
        .Q(rem_2_reg_841[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[27]_i_1 
       (.CI(\rem_2_reg_841_reg[23]_i_1_n_0 ),
        .CO({\rem_2_reg_841_reg[27]_i_1_n_0 ,\rem_2_reg_841_reg[27]_i_1_n_1 ,\rem_2_reg_841_reg[27]_i_1_n_2 ,\rem_2_reg_841_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_rem_load[27:24]),
        .O(rem_2_fu_299_p2[27:24]),
        .S({\rem_2_reg_841[27]_i_2_n_0 ,\rem_2_reg_841[27]_i_3_n_0 ,\rem_2_reg_841[27]_i_4_n_0 ,\rem_2_reg_841[27]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[28] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[28]),
        .Q(rem_2_reg_841[28]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[29] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[29]),
        .Q(rem_2_reg_841[29]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[2]),
        .Q(rem_2_reg_841[2]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[30] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[30]),
        .Q(rem_2_reg_841[30]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[31] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[31]),
        .Q(rem_2_reg_841[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[31]_i_2 
       (.CI(\rem_2_reg_841_reg[27]_i_1_n_0 ),
        .CO({\NLW_rem_2_reg_841_reg[31]_i_2_CO_UNCONNECTED [3],\rem_2_reg_841_reg[31]_i_2_n_1 ,\rem_2_reg_841_reg[31]_i_2_n_2 ,\rem_2_reg_841_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,ap_sig_allocacmp_rem_load[30:28]}),
        .O(rem_2_fu_299_p2[31:28]),
        .S({\rem_2_reg_841[31]_i_3_n_0 ,\rem_2_reg_841[31]_i_4_n_0 ,\rem_2_reg_841[31]_i_5_n_0 ,\rem_2_reg_841[31]_i_6_n_0 }));
  FDRE \rem_2_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[3]),
        .Q(rem_2_reg_841[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\rem_2_reg_841_reg[3]_i_1_n_0 ,\rem_2_reg_841_reg[3]_i_1_n_1 ,\rem_2_reg_841_reg[3]_i_1_n_2 ,\rem_2_reg_841_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(ap_sig_allocacmp_rem_load[3:0]),
        .O(rem_2_fu_299_p2[3:0]),
        .S({\rem_2_reg_841[3]_i_2_n_0 ,\rem_2_reg_841[3]_i_3_n_0 ,\rem_2_reg_841[3]_i_4_n_0 ,\rem_2_reg_841[3]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[4]),
        .Q(rem_2_reg_841[4]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[5]),
        .Q(rem_2_reg_841[5]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[6]),
        .Q(rem_2_reg_841[6]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[7]),
        .Q(rem_2_reg_841[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_2_reg_841_reg[7]_i_1 
       (.CI(\rem_2_reg_841_reg[3]_i_1_n_0 ),
        .CO({\rem_2_reg_841_reg[7]_i_1_n_0 ,\rem_2_reg_841_reg[7]_i_1_n_1 ,\rem_2_reg_841_reg[7]_i_1_n_2 ,\rem_2_reg_841_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_rem_load[7:4]),
        .O(rem_2_fu_299_p2[7:4]),
        .S({\rem_2_reg_841[7]_i_2_n_0 ,\rem_2_reg_841[7]_i_3_n_0 ,\rem_2_reg_841[7]_i_4_n_0 ,\rem_2_reg_841[7]_i_5_n_0 }));
  FDRE \rem_2_reg_841_reg[8] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[8]),
        .Q(rem_2_reg_841[8]),
        .R(1'b0));
  FDRE \rem_2_reg_841_reg[9] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(rem_2_fu_299_p2[9]),
        .Q(rem_2_reg_841[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[0]_i_1 
       (.I0(rem_2_reg_841[0]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[0]),
        .O(\rem_fu_94[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[10]_i_1 
       (.I0(rem_2_reg_841[10]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[10]),
        .O(\rem_fu_94[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[11]_i_1 
       (.I0(rem_2_reg_841[11]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[11]),
        .O(\rem_fu_94[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[12]_i_1 
       (.I0(rem_2_reg_841[12]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[12]),
        .O(\rem_fu_94[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[13]_i_1 
       (.I0(rem_2_reg_841[13]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[13]),
        .O(\rem_fu_94[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[14]_i_1 
       (.I0(rem_2_reg_841[14]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[14]),
        .O(\rem_fu_94[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[15]_i_1 
       (.I0(rem_2_reg_841[15]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[15]),
        .O(\rem_fu_94[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[16]_i_1 
       (.I0(rem_2_reg_841[16]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[16]),
        .O(\rem_fu_94[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[17]_i_1 
       (.I0(rem_2_reg_841[17]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[17]),
        .O(\rem_fu_94[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[18]_i_1 
       (.I0(rem_2_reg_841[18]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[18]),
        .O(\rem_fu_94[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[19]_i_1 
       (.I0(rem_2_reg_841[19]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[19]),
        .O(\rem_fu_94[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[1]_i_1 
       (.I0(rem_2_reg_841[1]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[1]),
        .O(\rem_fu_94[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[20]_i_1 
       (.I0(rem_2_reg_841[20]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[20]),
        .O(\rem_fu_94[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[21]_i_1 
       (.I0(rem_2_reg_841[21]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[21]),
        .O(\rem_fu_94[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[22]_i_1 
       (.I0(rem_2_reg_841[22]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[22]),
        .O(\rem_fu_94[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[23]_i_1 
       (.I0(rem_2_reg_841[23]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[23]),
        .O(\rem_fu_94[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[24]_i_1 
       (.I0(rem_2_reg_841[24]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[24]),
        .O(\rem_fu_94[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[25]_i_1 
       (.I0(rem_2_reg_841[25]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[25]),
        .O(\rem_fu_94[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[26]_i_1 
       (.I0(rem_2_reg_841[26]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[26]),
        .O(\rem_fu_94[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[27]_i_1 
       (.I0(rem_2_reg_841[27]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[27]),
        .O(\rem_fu_94[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[28]_i_1 
       (.I0(rem_2_reg_841[28]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[28]),
        .O(\rem_fu_94[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[29]_i_1 
       (.I0(rem_2_reg_841[29]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[29]),
        .O(\rem_fu_94[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[2]_i_1 
       (.I0(rem_2_reg_841[2]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[2]),
        .O(\rem_fu_94[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[30]_i_1 
       (.I0(rem_2_reg_841[30]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[30]),
        .O(\rem_fu_94[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \rem_fu_94[31]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_CS_fsm_state1),
        .I2(cols_c16_empty_n),
        .I3(AxiStream2MatStream_U0_ap_start),
        .I4(rows_c15_empty_n),
        .I5(last_blk_width_c_empty_n),
        .O(AxiStream2MatStream_U0_last_blk_width_read));
  LUT6 #(
    .INIT(64'hAA2A0000AA2AAA2A)) 
    \rem_fu_94[31]_i_2 
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I1(icmp_ln1104_reg_790_pp0_iter9_reg),
        .I2(ap_enable_reg_pp0_iter10_reg_n_0),
        .I3(in_mat_data_full_n),
        .I4(ldata_empty_n),
        .I5(icmp_ln1084_reg_813),
        .O(\rem_fu_94[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[31]_i_3 
       (.I0(rem_2_reg_841[31]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[31]),
        .O(\rem_fu_94[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55D5FFFFFFFFFFFF)) 
    \rem_fu_94[31]_i_4 
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_2),
        .I1(icmp_ln1104_reg_790_pp0_iter9_reg),
        .I2(ap_enable_reg_pp0_iter10_reg_n_0),
        .I3(in_mat_data_full_n),
        .I4(ldata_empty_n),
        .I5(icmp_ln1084_reg_813),
        .O(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[3]_i_1 
       (.I0(rem_2_reg_841[3]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[3]),
        .O(\rem_fu_94[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[4]_i_1 
       (.I0(rem_2_reg_841[4]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[4]),
        .O(\rem_fu_94[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[5]_i_1 
       (.I0(rem_2_reg_841[5]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[5]),
        .O(\rem_fu_94[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[6]_i_1 
       (.I0(rem_2_reg_841[6]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[6]),
        .O(\rem_fu_94[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[7]_i_1 
       (.I0(rem_2_reg_841[7]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[7]),
        .O(\rem_fu_94[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[8]_i_1 
       (.I0(rem_2_reg_841[8]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[8]),
        .O(\rem_fu_94[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rem_fu_94[9]_i_1 
       (.I0(rem_2_reg_841[9]),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0_0 ),
        .I2(rem_1_reg_871[9]),
        .O(\rem_fu_94[9]_i_1_n_0 ));
  FDRE \rem_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[0]_i_1_n_0 ),
        .Q(rem_fu_94[0]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[10]_i_1_n_0 ),
        .Q(rem_fu_94[10]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[11]_i_1_n_0 ),
        .Q(rem_fu_94[11]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[12]_i_1_n_0 ),
        .Q(rem_fu_94[12]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[13]_i_1_n_0 ),
        .Q(rem_fu_94[13]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[14]_i_1_n_0 ),
        .Q(rem_fu_94[14]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[15]_i_1_n_0 ),
        .Q(rem_fu_94[15]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[16] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[16]_i_1_n_0 ),
        .Q(rem_fu_94[16]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[17] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[17]_i_1_n_0 ),
        .Q(rem_fu_94[17]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[18] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[18]_i_1_n_0 ),
        .Q(rem_fu_94[18]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[19] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[19]_i_1_n_0 ),
        .Q(rem_fu_94[19]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[1]_i_1_n_0 ),
        .Q(rem_fu_94[1]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[20] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[20]_i_1_n_0 ),
        .Q(rem_fu_94[20]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[21] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[21]_i_1_n_0 ),
        .Q(rem_fu_94[21]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[22] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[22]_i_1_n_0 ),
        .Q(rem_fu_94[22]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[23] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[23]_i_1_n_0 ),
        .Q(rem_fu_94[23]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[24] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[24]_i_1_n_0 ),
        .Q(rem_fu_94[24]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[25] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[25]_i_1_n_0 ),
        .Q(rem_fu_94[25]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[26] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[26]_i_1_n_0 ),
        .Q(rem_fu_94[26]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[27] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[27]_i_1_n_0 ),
        .Q(rem_fu_94[27]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[28] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[28]_i_1_n_0 ),
        .Q(rem_fu_94[28]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[29] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[29]_i_1_n_0 ),
        .Q(rem_fu_94[29]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[2]_i_1_n_0 ),
        .Q(rem_fu_94[2]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[30] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[30]_i_1_n_0 ),
        .Q(rem_fu_94[30]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[31] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[31]_i_3_n_0 ),
        .Q(rem_fu_94[31]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[3]_i_1_n_0 ),
        .Q(rem_fu_94[3]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[4]_i_1_n_0 ),
        .Q(rem_fu_94[4]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[5]_i_1_n_0 ),
        .Q(rem_fu_94[5]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[6]_i_1_n_0 ),
        .Q(rem_fu_94[6]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[7]_i_1_n_0 ),
        .Q(rem_fu_94[7]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[8]_i_1_n_0 ),
        .Q(rem_fu_94[8]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(\rem_fu_94[31]_i_2_n_0 ),
        .D(\rem_fu_94[9]_i_1_n_0 ),
        .Q(rem_fu_94[9]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \rem_load_reg_804[0]_i_1 
       (.I0(rem_1_reg_871[0]),
        .I1(icmp_ln1084_reg_813),
        .I2(rem_2_reg_841[0]),
        .I3(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(rem_fu_94[0]),
        .O(ap_sig_allocacmp_rem_load[0]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[10]_i_1 
       (.I0(rem_fu_94[10]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[10]),
        .I4(rem_1_reg_871[10]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[10]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[11]_i_1 
       (.I0(rem_fu_94[11]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[11]),
        .I4(rem_1_reg_871[11]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[11]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[12]_i_1 
       (.I0(rem_fu_94[12]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[12]),
        .I4(rem_1_reg_871[12]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[12]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[13]_i_1 
       (.I0(rem_fu_94[13]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[13]),
        .I4(rem_1_reg_871[13]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[13]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[14]_i_1 
       (.I0(rem_fu_94[14]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[14]),
        .I4(rem_1_reg_871[14]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[14]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[15]_i_1 
       (.I0(rem_fu_94[15]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[15]),
        .I4(rem_1_reg_871[15]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[15]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[16]_i_1 
       (.I0(rem_fu_94[16]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[16]),
        .I4(rem_1_reg_871[16]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[16]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[17]_i_1 
       (.I0(rem_fu_94[17]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[17]),
        .I4(rem_1_reg_871[17]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[17]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[18]_i_1 
       (.I0(rem_fu_94[18]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[18]),
        .I4(rem_1_reg_871[18]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[18]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[19]_i_1 
       (.I0(rem_fu_94[19]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[19]),
        .I4(rem_1_reg_871[19]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[19]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[20]_i_1 
       (.I0(rem_fu_94[20]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[20]),
        .I4(rem_1_reg_871[20]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[20]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[21]_i_1 
       (.I0(rem_fu_94[21]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[21]),
        .I4(rem_1_reg_871[21]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[21]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[22]_i_1 
       (.I0(rem_fu_94[22]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[22]),
        .I4(rem_1_reg_871[22]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[22]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[23]_i_1 
       (.I0(rem_fu_94[23]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[23]),
        .I4(rem_1_reg_871[23]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[23]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[24]_i_1 
       (.I0(rem_fu_94[24]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[24]),
        .I4(rem_1_reg_871[24]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[24]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[25]_i_1 
       (.I0(rem_fu_94[25]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[25]),
        .I4(rem_1_reg_871[25]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[25]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[26]_i_1 
       (.I0(rem_fu_94[26]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[26]),
        .I4(rem_1_reg_871[26]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[26]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[27]_i_1 
       (.I0(rem_fu_94[27]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[27]),
        .I4(rem_1_reg_871[27]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[27]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[28]_i_1 
       (.I0(rem_fu_94[28]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[28]),
        .I4(rem_1_reg_871[28]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[28]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[29]_i_1 
       (.I0(rem_fu_94[29]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[29]),
        .I4(rem_1_reg_871[29]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[29]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[30]_i_1 
       (.I0(rem_fu_94[30]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[30]),
        .I4(rem_1_reg_871[30]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[30]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[31]_i_1 
       (.I0(rem_fu_94[31]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[31]),
        .I4(rem_1_reg_871[31]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[31]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[3]_i_1 
       (.I0(rem_fu_94[3]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[3]),
        .I4(rem_1_reg_871[3]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[3]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[4]_i_1 
       (.I0(rem_fu_94[4]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[4]),
        .I4(rem_1_reg_871[4]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[4]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[5]_i_1 
       (.I0(rem_fu_94[5]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[5]),
        .I4(rem_1_reg_871[5]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[5]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[6]_i_1 
       (.I0(rem_fu_94[6]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[6]),
        .I4(rem_1_reg_871[6]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[6]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[7]_i_1 
       (.I0(rem_fu_94[7]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[7]),
        .I4(rem_1_reg_871[7]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[7]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[8]_i_1 
       (.I0(rem_fu_94[8]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[8]),
        .I4(rem_1_reg_871[8]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[8]));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \rem_load_reg_804[9]_i_1 
       (.I0(rem_fu_94[9]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[9]),
        .I4(rem_1_reg_871[9]),
        .I5(icmp_ln1084_reg_813),
        .O(ap_sig_allocacmp_rem_load[9]));
  FDRE \rem_load_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[0]),
        .Q(\rem_load_reg_804_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[10]),
        .Q(\rem_load_reg_804_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[11]),
        .Q(\rem_load_reg_804_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[12]),
        .Q(\rem_load_reg_804_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[13]),
        .Q(\rem_load_reg_804_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[14]),
        .Q(\rem_load_reg_804_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[15]),
        .Q(\rem_load_reg_804_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[16]),
        .Q(\rem_load_reg_804_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[17]),
        .Q(\rem_load_reg_804_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[18]),
        .Q(\rem_load_reg_804_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[19]),
        .Q(\rem_load_reg_804_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[1]),
        .Q(\rem_load_reg_804_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[20]),
        .Q(\rem_load_reg_804_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[21]),
        .Q(\rem_load_reg_804_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[22]),
        .Q(\rem_load_reg_804_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[23]),
        .Q(\rem_load_reg_804_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[24]),
        .Q(\rem_load_reg_804_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[25]),
        .Q(\rem_load_reg_804_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[26]),
        .Q(\rem_load_reg_804_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[27]),
        .Q(\rem_load_reg_804_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[28]),
        .Q(\rem_load_reg_804_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[29]),
        .Q(\rem_load_reg_804_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[2]),
        .Q(\rem_load_reg_804_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[30]),
        .Q(\rem_load_reg_804_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[31]),
        .Q(\rem_load_reg_804_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[3]),
        .Q(\rem_load_reg_804_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[4]),
        .Q(\rem_load_reg_804_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[5]),
        .Q(\rem_load_reg_804_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[6]),
        .Q(\rem_load_reg_804_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[7]),
        .Q(\rem_load_reg_804_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[8]),
        .Q(\rem_load_reg_804_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rem_load_reg_804_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln1084_reg_8130),
        .D(ap_sig_allocacmp_rem_load[9]),
        .Q(\rem_load_reg_804_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[0]),
        .Q(rows_read_reg_734[0]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[10]),
        .Q(rows_read_reg_734[10]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[11]),
        .Q(rows_read_reg_734[11]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[12]),
        .Q(rows_read_reg_734[12]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[13]),
        .Q(rows_read_reg_734[13]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[14]),
        .Q(rows_read_reg_734[14]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[15]),
        .Q(rows_read_reg_734[15]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[16]),
        .Q(rows_read_reg_734[16]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[17]),
        .Q(rows_read_reg_734[17]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[18]),
        .Q(rows_read_reg_734[18]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[19]),
        .Q(rows_read_reg_734[19]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[1]),
        .Q(rows_read_reg_734[1]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[20]),
        .Q(rows_read_reg_734[20]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[21]),
        .Q(rows_read_reg_734[21]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[22]),
        .Q(rows_read_reg_734[22]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[23]),
        .Q(rows_read_reg_734[23]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[24]),
        .Q(rows_read_reg_734[24]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[25]),
        .Q(rows_read_reg_734[25]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[26]),
        .Q(rows_read_reg_734[26]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[27]),
        .Q(rows_read_reg_734[27]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[28]),
        .Q(rows_read_reg_734[28]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[29]),
        .Q(rows_read_reg_734[29]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[2]),
        .Q(rows_read_reg_734[2]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[30]),
        .Q(rows_read_reg_734[30]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[31]),
        .Q(rows_read_reg_734[31]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[3]),
        .Q(rows_read_reg_734[3]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[4]),
        .Q(rows_read_reg_734[4]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[5]),
        .Q(rows_read_reg_734[5]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[6]),
        .Q(rows_read_reg_734[6]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[7]),
        .Q(rows_read_reg_734[7]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[8]),
        .Q(rows_read_reg_734[8]),
        .R(1'b0));
  FDRE \rows_read_reg_734_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[9]),
        .Q(rows_read_reg_734[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[0]_i_1 
       (.I0(p_Val2_s_fu_98[0]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[31]),
        .O(select_ln674_1_fu_374_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[10]_i_1 
       (.I0(p_Val2_s_fu_98[10]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[21]),
        .O(select_ln674_1_fu_374_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[11]_i_1 
       (.I0(p_Val2_s_fu_98[11]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[20]),
        .O(select_ln674_1_fu_374_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[12]_i_1 
       (.I0(p_Val2_s_fu_98[12]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[19]),
        .O(select_ln674_1_fu_374_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[13]_i_1 
       (.I0(p_Val2_s_fu_98[13]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[18]),
        .O(select_ln674_1_fu_374_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[14]_i_1 
       (.I0(p_Val2_s_fu_98[14]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[17]),
        .O(select_ln674_1_fu_374_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[15]_i_1 
       (.I0(p_Val2_s_fu_98[15]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[16]),
        .O(select_ln674_1_fu_374_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[16]_i_1 
       (.I0(p_Val2_s_fu_98[16]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[15]),
        .O(select_ln674_1_fu_374_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[17]_i_1 
       (.I0(p_Val2_s_fu_98[17]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[14]),
        .O(select_ln674_1_fu_374_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[18]_i_1 
       (.I0(p_Val2_s_fu_98[18]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[13]),
        .O(select_ln674_1_fu_374_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[19]_i_1 
       (.I0(p_Val2_s_fu_98[19]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[12]),
        .O(select_ln674_1_fu_374_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[1]_i_1 
       (.I0(p_Val2_s_fu_98[1]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[30]),
        .O(select_ln674_1_fu_374_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[20]_i_1 
       (.I0(p_Val2_s_fu_98[20]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[11]),
        .O(select_ln674_1_fu_374_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[21]_i_1 
       (.I0(p_Val2_s_fu_98[21]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[10]),
        .O(select_ln674_1_fu_374_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[22]_i_1 
       (.I0(p_Val2_s_fu_98[22]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[9]),
        .O(select_ln674_1_fu_374_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[23]_i_1 
       (.I0(p_Val2_s_fu_98[23]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[8]),
        .O(select_ln674_1_fu_374_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[24]_i_1 
       (.I0(p_Val2_s_fu_98[24]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[7]),
        .O(select_ln674_1_fu_374_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[25]_i_1 
       (.I0(p_Val2_s_fu_98[25]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[6]),
        .O(select_ln674_1_fu_374_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[26]_i_1 
       (.I0(p_Val2_s_fu_98[26]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[5]),
        .O(select_ln674_1_fu_374_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[27]_i_1 
       (.I0(p_Val2_s_fu_98[27]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[4]),
        .O(select_ln674_1_fu_374_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[28]_i_1 
       (.I0(p_Val2_s_fu_98[28]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[3]),
        .O(select_ln674_1_fu_374_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[29]_i_1 
       (.I0(p_Val2_s_fu_98[29]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[2]),
        .O(select_ln674_1_fu_374_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[2]_i_1 
       (.I0(p_Val2_s_fu_98[2]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[29]),
        .O(select_ln674_1_fu_374_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[30]_i_1 
       (.I0(p_Val2_s_fu_98[30]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[1]),
        .O(select_ln674_1_fu_374_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[31]_i_1 
       (.I0(p_Val2_s_fu_98[31]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[0]),
        .O(select_ln674_1_fu_374_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[3]_i_1 
       (.I0(p_Val2_s_fu_98[3]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[28]),
        .O(select_ln674_1_fu_374_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[4]_i_1 
       (.I0(p_Val2_s_fu_98[4]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[27]),
        .O(select_ln674_1_fu_374_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[5]_i_1 
       (.I0(p_Val2_s_fu_98[5]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[26]),
        .O(select_ln674_1_fu_374_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[6]_i_1 
       (.I0(p_Val2_s_fu_98[6]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[25]),
        .O(select_ln674_1_fu_374_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[7]_i_1 
       (.I0(p_Val2_s_fu_98[7]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[24]),
        .O(select_ln674_1_fu_374_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[8]_i_1 
       (.I0(p_Val2_s_fu_98[8]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[23]),
        .O(select_ln674_1_fu_374_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_1_reg_904[9]_i_1 
       (.I0(p_Val2_s_fu_98[9]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .I2(p_Val2_s_fu_98[22]),
        .O(select_ln674_1_fu_374_p3[9]));
  FDRE \select_ln674_1_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[0]),
        .Q(select_ln674_1_reg_904[0]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[10]),
        .Q(select_ln674_1_reg_904[10]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[11] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[11]),
        .Q(select_ln674_1_reg_904[11]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[12] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[12]),
        .Q(select_ln674_1_reg_904[12]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[13] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[13]),
        .Q(select_ln674_1_reg_904[13]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[14] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[14]),
        .Q(select_ln674_1_reg_904[14]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[15] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[15]),
        .Q(select_ln674_1_reg_904[15]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[16] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[16]),
        .Q(select_ln674_1_reg_904[16]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[17] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[17]),
        .Q(select_ln674_1_reg_904[17]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[18] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[18]),
        .Q(select_ln674_1_reg_904[18]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[19] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[19]),
        .Q(select_ln674_1_reg_904[19]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[1]),
        .Q(select_ln674_1_reg_904[1]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[20] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[20]),
        .Q(select_ln674_1_reg_904[20]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[21] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[21]),
        .Q(select_ln674_1_reg_904[21]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[22] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[22]),
        .Q(select_ln674_1_reg_904[22]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[23] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[23]),
        .Q(select_ln674_1_reg_904[23]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[24] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[24]),
        .Q(select_ln674_1_reg_904[24]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[25] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[25]),
        .Q(select_ln674_1_reg_904[25]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[26] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[26]),
        .Q(select_ln674_1_reg_904[26]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[27] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[27]),
        .Q(select_ln674_1_reg_904[27]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[28] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[28]),
        .Q(select_ln674_1_reg_904[28]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[29] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[29]),
        .Q(select_ln674_1_reg_904[29]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[2]),
        .Q(select_ln674_1_reg_904[2]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[30] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[30]),
        .Q(select_ln674_1_reg_904[30]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[31] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[31]),
        .Q(select_ln674_1_reg_904[31]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[3]),
        .Q(select_ln674_1_reg_904[3]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[4]),
        .Q(select_ln674_1_reg_904[4]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[5]),
        .Q(select_ln674_1_reg_904[5]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[6]),
        .Q(select_ln674_1_reg_904[6]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[7]),
        .Q(select_ln674_1_reg_904[7]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[8]),
        .Q(select_ln674_1_reg_904[8]),
        .R(1'b0));
  FDRE \select_ln674_1_reg_904_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(select_ln674_1_fu_374_p3[9]),
        .Q(select_ln674_1_reg_904[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln674_2_reg_909[0]_i_1 
       (.I0(rem_1_reg_871[0]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .O(\select_ln674_2_reg_909[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln674_2_reg_909[1]_i_1 
       (.I0(trunc_ln674_reg_851[1]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .O(\select_ln674_2_reg_909[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln674_2_reg_909[2]_i_1 
       (.I0(trunc_ln674_reg_851[2]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .O(\select_ln674_2_reg_909[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln674_2_reg_909[3]_i_1 
       (.I0(trunc_ln674_reg_851[3]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .O(\select_ln674_2_reg_909[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln674_2_reg_909[4]_i_1 
       (.I0(trunc_ln674_reg_851[4]),
        .I1(\icmp_ln674_reg_899[0]_i_2_n_0 ),
        .O(\select_ln674_2_reg_909[4]_i_1_n_0 ));
  FDRE \select_ln674_2_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\select_ln674_2_reg_909[0]_i_1_n_0 ),
        .Q(select_ln674_2_reg_909[0]),
        .R(1'b0));
  FDRE \select_ln674_2_reg_909_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\select_ln674_2_reg_909[1]_i_1_n_0 ),
        .Q(select_ln674_2_reg_909[1]),
        .R(1'b0));
  FDRE \select_ln674_2_reg_909_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\select_ln674_2_reg_909[2]_i_1_n_0 ),
        .Q(select_ln674_2_reg_909[2]),
        .R(1'b0));
  FDRE \select_ln674_2_reg_909_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\select_ln674_2_reg_909[3]_i_1_n_0 ),
        .Q(select_ln674_2_reg_909[3]),
        .R(1'b0));
  FDRE \select_ln674_2_reg_909_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\select_ln674_2_reg_909[4]_i_1_n_0 ),
        .Q(select_ln674_2_reg_909[4]),
        .R(1'b0));
  FDRE \select_ln674_2_reg_909_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(tmp_reg_846[0]),
        .Q(select_ln674_2_reg_909[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[0]_i_1 
       (.I0(p_Val2_load_reg_876[31]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[0]),
        .O(select_ln674_4_fu_462_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[10]_i_1 
       (.I0(p_Val2_load_reg_876[21]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[10]),
        .O(select_ln674_4_fu_462_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[11]_i_1 
       (.I0(p_Val2_load_reg_876[20]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[11]),
        .O(select_ln674_4_fu_462_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[12]_i_1 
       (.I0(p_Val2_load_reg_876[19]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[12]),
        .O(select_ln674_4_fu_462_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[13]_i_1 
       (.I0(p_Val2_load_reg_876[18]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[13]),
        .O(select_ln674_4_fu_462_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[14]_i_1 
       (.I0(p_Val2_load_reg_876[17]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[14]),
        .O(select_ln674_4_fu_462_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[15]_i_1 
       (.I0(p_Val2_load_reg_876[16]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[15]),
        .O(select_ln674_4_fu_462_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[16]_i_1 
       (.I0(p_Val2_load_reg_876[15]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[16]),
        .O(select_ln674_4_fu_462_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[17]_i_1 
       (.I0(p_Val2_load_reg_876[14]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[17]),
        .O(select_ln674_4_fu_462_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[18]_i_1 
       (.I0(p_Val2_load_reg_876[13]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[18]),
        .O(select_ln674_4_fu_462_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[19]_i_1 
       (.I0(p_Val2_load_reg_876[12]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[19]),
        .O(select_ln674_4_fu_462_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[1]_i_1 
       (.I0(p_Val2_load_reg_876[30]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[1]),
        .O(select_ln674_4_fu_462_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[20]_i_1 
       (.I0(p_Val2_load_reg_876[11]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[20]),
        .O(select_ln674_4_fu_462_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[21]_i_1 
       (.I0(p_Val2_load_reg_876[10]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[21]),
        .O(select_ln674_4_fu_462_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[22]_i_1 
       (.I0(p_Val2_load_reg_876[9]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[22]),
        .O(select_ln674_4_fu_462_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[23]_i_1 
       (.I0(p_Val2_load_reg_876[8]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[23]),
        .O(select_ln674_4_fu_462_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[24]_i_1 
       (.I0(p_Val2_load_reg_876[7]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[24]),
        .O(select_ln674_4_fu_462_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[25]_i_1 
       (.I0(p_Val2_load_reg_876[6]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[25]),
        .O(select_ln674_4_fu_462_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[26]_i_1 
       (.I0(p_Val2_load_reg_876[5]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[26]),
        .O(select_ln674_4_fu_462_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[27]_i_1 
       (.I0(p_Val2_load_reg_876[4]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[27]),
        .O(select_ln674_4_fu_462_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[28]_i_1 
       (.I0(p_Val2_load_reg_876[3]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[28]),
        .O(select_ln674_4_fu_462_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[29]_i_1 
       (.I0(p_Val2_load_reg_876[2]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[29]),
        .O(select_ln674_4_fu_462_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[2]_i_1 
       (.I0(p_Val2_load_reg_876[29]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[2]),
        .O(select_ln674_4_fu_462_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[30]_i_1 
       (.I0(p_Val2_load_reg_876[1]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[30]),
        .O(select_ln674_4_fu_462_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[31]_i_1 
       (.I0(p_Val2_load_reg_876[0]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[31]),
        .O(select_ln674_4_fu_462_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[3]_i_1 
       (.I0(p_Val2_load_reg_876[28]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[3]),
        .O(select_ln674_4_fu_462_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[4]_i_1 
       (.I0(p_Val2_load_reg_876[27]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[4]),
        .O(select_ln674_4_fu_462_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[5]_i_1 
       (.I0(p_Val2_load_reg_876[26]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[5]),
        .O(select_ln674_4_fu_462_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[6]_i_1 
       (.I0(p_Val2_load_reg_876[25]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[6]),
        .O(select_ln674_4_fu_462_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[7]_i_1 
       (.I0(p_Val2_load_reg_876[24]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[7]),
        .O(select_ln674_4_fu_462_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[8]_i_1 
       (.I0(p_Val2_load_reg_876[23]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[8]),
        .O(select_ln674_4_fu_462_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln674_4_reg_944[9]_i_1 
       (.I0(p_Val2_load_reg_876[22]),
        .I1(icmp_ln674_1_reg_882),
        .I2(p_Val2_load_reg_876[9]),
        .O(select_ln674_4_fu_462_p3[9]));
  FDRE \select_ln674_4_reg_944_reg[0] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[0]),
        .Q(select_ln674_4_reg_944[0]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[10] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[10]),
        .Q(select_ln674_4_reg_944[10]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[11] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[11]),
        .Q(select_ln674_4_reg_944[11]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[12] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[12]),
        .Q(select_ln674_4_reg_944[12]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[13] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[13]),
        .Q(select_ln674_4_reg_944[13]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[14] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[14]),
        .Q(select_ln674_4_reg_944[14]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[15] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[15]),
        .Q(select_ln674_4_reg_944[15]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[16] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[16]),
        .Q(select_ln674_4_reg_944[16]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[17] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[17]),
        .Q(select_ln674_4_reg_944[17]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[18] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[18]),
        .Q(select_ln674_4_reg_944[18]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[19] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[19]),
        .Q(select_ln674_4_reg_944[19]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[1] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[1]),
        .Q(select_ln674_4_reg_944[1]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[20] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[20]),
        .Q(select_ln674_4_reg_944[20]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[21] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[21]),
        .Q(select_ln674_4_reg_944[21]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[22] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[22]),
        .Q(select_ln674_4_reg_944[22]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[23] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[23]),
        .Q(select_ln674_4_reg_944[23]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[24] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[24]),
        .Q(select_ln674_4_reg_944[24]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[25] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[25]),
        .Q(select_ln674_4_reg_944[25]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[26] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[26]),
        .Q(select_ln674_4_reg_944[26]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[27] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[27]),
        .Q(select_ln674_4_reg_944[27]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[28] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[28]),
        .Q(select_ln674_4_reg_944[28]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[29] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[29]),
        .Q(select_ln674_4_reg_944[29]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[2] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[2]),
        .Q(select_ln674_4_reg_944[2]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[30] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[30]),
        .Q(select_ln674_4_reg_944[30]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[31] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[31]),
        .Q(select_ln674_4_reg_944[31]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[3] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[3]),
        .Q(select_ln674_4_reg_944[3]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[4] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[4]),
        .Q(select_ln674_4_reg_944[4]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[5] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[5]),
        .Q(select_ln674_4_reg_944[5]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[6] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[6]),
        .Q(select_ln674_4_reg_944[6]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[7] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[7]),
        .Q(select_ln674_4_reg_944[7]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[8] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[8]),
        .Q(select_ln674_4_reg_944[8]),
        .R(1'b0));
  FDRE \select_ln674_4_reg_944_reg[9] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(select_ln674_4_fu_462_p3[9]),
        .Q(select_ln674_4_reg_944[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_5_reg_949[0]_i_1 
       (.I0(icmp_ln674_1_reg_882),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[0]),
        .O(\select_ln674_5_reg_949[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_5_reg_949[1]_i_1 
       (.I0(icmp_ln674_1_reg_882),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[1]),
        .O(\select_ln674_5_reg_949[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_5_reg_949[2]_i_1 
       (.I0(icmp_ln674_1_reg_882),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[2]),
        .O(\select_ln674_5_reg_949[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_5_reg_949[3]_i_1 
       (.I0(icmp_ln674_1_reg_882),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[3]),
        .O(\select_ln674_5_reg_949[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln674_5_reg_949[4]_i_1 
       (.I0(icmp_ln674_1_reg_882),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[4]),
        .O(\select_ln674_5_reg_949[4]_i_1_n_0 ));
  FDRE \select_ln674_5_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(\select_ln674_5_reg_949[0]_i_1_n_0 ),
        .Q(select_ln674_5_reg_949[0]),
        .R(1'b0));
  FDRE \select_ln674_5_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(\select_ln674_5_reg_949[1]_i_1_n_0 ),
        .Q(select_ln674_5_reg_949[1]),
        .R(1'b0));
  FDRE \select_ln674_5_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(\select_ln674_5_reg_949[2]_i_1_n_0 ),
        .Q(select_ln674_5_reg_949[2]),
        .R(1'b0));
  FDRE \select_ln674_5_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(\select_ln674_5_reg_949[3]_i_1_n_0 ),
        .Q(select_ln674_5_reg_949[3]),
        .R(1'b0));
  FDRE \select_ln674_5_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(\select_ln674_5_reg_949[4]_i_1_n_0 ),
        .Q(select_ln674_5_reg_949[4]),
        .R(1'b0));
  FDRE \select_ln674_5_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(trunc_ln674_1_reg_827_pp0_iter3_reg[5]),
        .Q(select_ln674_5_reg_949[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \shl_ln414_reg_969[0]_i_1 
       (.I0(zext_ln414_1_fu_534_p1[1]),
        .I1(add_ln674_1_reg_919[5]),
        .I2(tmp_8_reg_914[0]),
        .I3(zext_ln414_1_fu_534_p1[2]),
        .I4(zext_ln414_1_fu_534_p1[0]),
        .O(\shl_ln414_reg_969[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002F0020)) 
    \shl_ln414_reg_969[1]_i_1 
       (.I0(tmp_8_reg_914[0]),
        .I1(add_ln674_1_reg_919[5]),
        .I2(zext_ln414_1_fu_534_p1[0]),
        .I3(zext_ln414_1_fu_534_p1[2]),
        .I4(tmp_9_fu_525_p1[1]),
        .I5(zext_ln414_1_fu_534_p1[1]),
        .O(\shl_ln414_reg_969[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_969[1]_i_2 
       (.I0(sub_ln414_1_reg_939[2]),
        .I1(trunc_ln414_reg_932[2]),
        .I2(icmp_ln414_reg_924),
        .O(zext_ln414_1_fu_534_p1[2]));
  LUT5 #(
    .INIT(32'h22022222)) 
    \shl_ln414_reg_969[1]_i_3 
       (.I0(tmp_8_reg_914[1]),
        .I1(add_ln674_1_reg_919[5]),
        .I2(trunc_ln414_reg_932[1]),
        .I3(\shl_ln414_reg_969[2]_i_3_n_0 ),
        .I4(trunc_ln414_reg_932[0]),
        .O(tmp_9_fu_525_p1[1]));
  LUT6 #(
    .INIT(64'h028AFFFF028A0000)) 
    \shl_ln414_reg_969[2]_i_1 
       (.I0(\shl_ln414_reg_969[2]_i_2_n_0 ),
        .I1(icmp_ln414_reg_924),
        .I2(trunc_ln414_reg_932[1]),
        .I3(sub_ln414_1_reg_939[1]),
        .I4(zext_ln414_1_fu_534_p1[0]),
        .I5(\shl_ln414_reg_969[3]_i_2_n_0 ),
        .O(\shl_ln414_reg_969[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000DF0000)) 
    \shl_ln414_reg_969[2]_i_2 
       (.I0(trunc_ln414_reg_932[0]),
        .I1(\shl_ln414_reg_969[2]_i_3_n_0 ),
        .I2(trunc_ln414_reg_932[1]),
        .I3(add_ln674_1_reg_919[5]),
        .I4(tmp_8_reg_914[1]),
        .I5(zext_ln414_1_fu_534_p1[2]),
        .O(\shl_ln414_reg_969[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \shl_ln414_reg_969[2]_i_3 
       (.I0(add_ln674_1_reg_919[3]),
        .I1(add_ln674_1_reg_919[4]),
        .I2(trunc_ln414_reg_932[2]),
        .O(\shl_ln414_reg_969[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_969[3]_i_1 
       (.I0(\shl_ln414_reg_969[3]_i_2_n_0 ),
        .I1(sub_ln414_1_reg_939[0]),
        .I2(trunc_ln414_reg_932[0]),
        .I3(icmp_ln414_reg_924),
        .I4(\shl_ln414_reg_969[4]_i_2_n_0 ),
        .O(\shl_ln414_reg_969[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000B80088)) 
    \shl_ln414_reg_969[3]_i_2 
       (.I0(tmp_8_reg_914[0]),
        .I1(zext_ln414_1_fu_534_p1[1]),
        .I2(\shl_ln414_reg_969[5]_i_3_n_0 ),
        .I3(add_ln674_1_reg_919[5]),
        .I4(tmp_8_reg_914[2]),
        .I5(zext_ln414_1_fu_534_p1[2]),
        .O(\shl_ln414_reg_969[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_969[4]_i_1 
       (.I0(\shl_ln414_reg_969[4]_i_2_n_0 ),
        .I1(sub_ln414_1_reg_939[0]),
        .I2(trunc_ln414_reg_932[0]),
        .I3(icmp_ln414_reg_924),
        .I4(\shl_ln414_reg_969[5]_i_2_n_0 ),
        .O(\shl_ln414_reg_969[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_969[4]_i_2 
       (.I0(\shl_ln414_reg_969[2]_i_2_n_0 ),
        .I1(sub_ln414_1_reg_939[1]),
        .I2(trunc_ln414_reg_932[1]),
        .I3(icmp_ln414_reg_924),
        .I4(\shl_ln414_reg_969[6]_i_3_n_0 ),
        .O(\shl_ln414_reg_969[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_969[5]_i_1 
       (.I0(\shl_ln414_reg_969[5]_i_2_n_0 ),
        .I1(sub_ln414_1_reg_939[0]),
        .I2(trunc_ln414_reg_932[0]),
        .I3(icmp_ln414_reg_924),
        .I4(\shl_ln414_reg_969[6]_i_2_n_0 ),
        .O(\shl_ln414_reg_969[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \shl_ln414_reg_969[5]_i_2 
       (.I0(\shl_ln414_reg_969[5]_i_3_n_0 ),
        .I1(add_ln674_1_reg_919[5]),
        .I2(tmp_8_reg_914[2]),
        .I3(zext_ln414_1_fu_534_p1[2]),
        .I4(zext_ln414_1_fu_534_p1[1]),
        .I5(\shl_ln414_reg_969[7]_i_9_n_0 ),
        .O(\shl_ln414_reg_969[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \shl_ln414_reg_969[5]_i_3 
       (.I0(trunc_ln414_reg_932[2]),
        .I1(add_ln674_1_reg_919[4]),
        .I2(add_ln674_1_reg_919[3]),
        .I3(trunc_ln414_reg_932[1]),
        .O(\shl_ln414_reg_969[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_969[6]_i_1 
       (.I0(\shl_ln414_reg_969[6]_i_2_n_0 ),
        .I1(sub_ln414_1_reg_939[0]),
        .I2(trunc_ln414_reg_932[0]),
        .I3(icmp_ln414_reg_924),
        .I4(\shl_ln414_reg_969[7]_i_4_n_0 ),
        .O(\shl_ln414_reg_969[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \shl_ln414_reg_969[6]_i_2 
       (.I0(\shl_ln414_reg_969[6]_i_3_n_0 ),
        .I1(sub_ln414_1_reg_939[1]),
        .I2(trunc_ln414_reg_932[1]),
        .I3(icmp_ln414_reg_924),
        .I4(\shl_ln414_reg_969[7]_i_6_n_0 ),
        .O(\shl_ln414_reg_969[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000CD0000)) 
    \shl_ln414_reg_969[6]_i_3 
       (.I0(trunc_ln414_reg_932[1]),
        .I1(\shl_ln414_reg_969[2]_i_3_n_0 ),
        .I2(trunc_ln414_reg_932[0]),
        .I3(add_ln674_1_reg_919[5]),
        .I4(tmp_8_reg_914[3]),
        .I5(zext_ln414_1_fu_534_p1[2]),
        .O(\shl_ln414_reg_969[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \shl_ln414_reg_969[7]_i_1 
       (.I0(trunc_ln414_reg_932[3]),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln1073_reg_778_pp0_iter3_reg),
        .I3(icmp_ln1084_reg_813_pp0_iter3_reg),
        .O(\shl_ln414_reg_969[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \shl_ln414_reg_969[7]_i_10 
       (.I0(tmp_8_reg_914[2]),
        .I1(add_ln674_1_reg_919[5]),
        .I2(trunc_ln414_reg_932[2]),
        .I3(add_ln674_1_reg_919[4]),
        .I4(add_ln674_1_reg_919[3]),
        .I5(trunc_ln414_reg_932[1]),
        .O(tmp_9_fu_525_p1[2]));
  LUT6 #(
    .INIT(64'h0022222202222222)) 
    \shl_ln414_reg_969[7]_i_11 
       (.I0(tmp_8_reg_914[6]),
        .I1(add_ln674_1_reg_919[5]),
        .I2(trunc_ln414_reg_932[1]),
        .I3(add_ln674_1_reg_919[3]),
        .I4(add_ln674_1_reg_919[4]),
        .I5(trunc_ln414_reg_932[2]),
        .O(tmp_9_fu_525_p1[6]));
  LUT6 #(
    .INIT(64'h000000003F7F7F7F)) 
    \shl_ln414_reg_969[7]_i_12 
       (.I0(trunc_ln414_reg_932[2]),
        .I1(add_ln674_1_reg_919[4]),
        .I2(add_ln674_1_reg_919[3]),
        .I3(trunc_ln414_reg_932[0]),
        .I4(trunc_ln414_reg_932[1]),
        .I5(add_ln674_1_reg_919[5]),
        .O(\shl_ln414_reg_969[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h22002202)) 
    \shl_ln414_reg_969[7]_i_13 
       (.I0(tmp_8_reg_914[3]),
        .I1(add_ln674_1_reg_919[5]),
        .I2(trunc_ln414_reg_932[0]),
        .I3(\shl_ln414_reg_969[2]_i_3_n_0 ),
        .I4(trunc_ln414_reg_932[1]),
        .O(tmp_9_fu_525_p1[3]));
  LUT6 #(
    .INIT(64'h000000003F3F3F7F)) 
    \shl_ln414_reg_969[7]_i_14 
       (.I0(trunc_ln414_reg_932[2]),
        .I1(add_ln674_1_reg_919[4]),
        .I2(add_ln674_1_reg_919[3]),
        .I3(trunc_ln414_reg_932[1]),
        .I4(trunc_ln414_reg_932[0]),
        .I5(add_ln674_1_reg_919[5]),
        .O(\shl_ln414_reg_969[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \shl_ln414_reg_969[7]_i_2 
       (.I0(icmp_ln1084_reg_813_pp0_iter3_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter3_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(shl_ln414_reg_9690));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \shl_ln414_reg_969[7]_i_3 
       (.I0(\shl_ln414_reg_969[7]_i_4_n_0 ),
        .I1(zext_ln414_1_fu_534_p1[0]),
        .I2(\shl_ln414_reg_969[7]_i_6_n_0 ),
        .I3(zext_ln414_1_fu_534_p1[1]),
        .I4(\shl_ln414_reg_969[7]_i_8_n_0 ),
        .O(\shl_ln414_reg_969[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \shl_ln414_reg_969[7]_i_4 
       (.I0(\shl_ln414_reg_969[7]_i_9_n_0 ),
        .I1(zext_ln414_1_fu_534_p1[1]),
        .I2(tmp_9_fu_525_p1[2]),
        .I3(zext_ln414_1_fu_534_p1[2]),
        .I4(tmp_9_fu_525_p1[6]),
        .O(\shl_ln414_reg_969[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_969[7]_i_5 
       (.I0(sub_ln414_1_reg_939[0]),
        .I1(trunc_ln414_reg_932[0]),
        .I2(icmp_ln414_reg_924),
        .O(zext_ln414_1_fu_534_p1[0]));
  LUT6 #(
    .INIT(64'hBBAF88A088A088A0)) 
    \shl_ln414_reg_969[7]_i_6 
       (.I0(tmp_9_fu_525_p1[1]),
        .I1(sub_ln414_1_reg_939[2]),
        .I2(trunc_ln414_reg_932[2]),
        .I3(icmp_ln414_reg_924),
        .I4(tmp_8_reg_914[5]),
        .I5(\shl_ln414_reg_969[7]_i_12_n_0 ),
        .O(\shl_ln414_reg_969[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \shl_ln414_reg_969[7]_i_7 
       (.I0(sub_ln414_1_reg_939[1]),
        .I1(trunc_ln414_reg_932[1]),
        .I2(icmp_ln414_reg_924),
        .O(zext_ln414_1_fu_534_p1[1]));
  LUT6 #(
    .INIT(64'hBBAF88A088A088A0)) 
    \shl_ln414_reg_969[7]_i_8 
       (.I0(tmp_9_fu_525_p1[3]),
        .I1(sub_ln414_1_reg_939[2]),
        .I2(trunc_ln414_reg_932[2]),
        .I3(icmp_ln414_reg_924),
        .I4(tmp_8_reg_914[7]),
        .I5(\shl_ln414_reg_969[7]_i_14_n_0 ),
        .O(\shl_ln414_reg_969[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00B80088)) 
    \shl_ln414_reg_969[7]_i_9 
       (.I0(tmp_8_reg_914[0]),
        .I1(zext_ln414_1_fu_534_p1[2]),
        .I2(tmp_8_reg_914[4]),
        .I3(add_ln674_1_reg_919[5]),
        .I4(\shl_ln414_reg_969[2]_i_3_n_0 ),
        .O(\shl_ln414_reg_969[7]_i_9_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[0]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[1]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[2]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[3]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[4]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[5]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[6]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2 " *) 
  SRL16E \shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(shl_ln414_reg_969[7]),
        .Q(\shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2_n_0 ));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[0]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[1]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[2]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[3]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[4]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[5]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[6]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln414_reg_969_pp0_iter6_reg_reg[7]_srl2_n_0 ),
        .Q(shl_ln414_reg_969_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \shl_ln414_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[0]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[0]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[1] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[1]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[1]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[2] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[2]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[2]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[3] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[3]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[3]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[4] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[4]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[4]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[5] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[5]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[5]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[6] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[6]_i_1_n_0 ),
        .Q(shl_ln414_reg_969[6]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  FDRE \shl_ln414_reg_969_reg[7] 
       (.C(ap_clk),
        .CE(shl_ln414_reg_9690),
        .D(\shl_ln414_reg_969[7]_i_3_n_0 ),
        .Q(shl_ln414_reg_969[7]),
        .R(\shl_ln414_reg_969[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub4_i_reg_763[5]_i_1 
       (.I0(last_blk_width_read_reg_746),
        .O(\sub4_i_reg_763[5]_i_1_n_0 ));
  FDRE \sub4_i_reg_763_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(last_blk_width_read_reg_746),
        .Q(sub4_i_reg_763[4]),
        .R(1'b0));
  FDRE \sub4_i_reg_763_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub4_i_reg_763[5]_i_1_n_0 ),
        .Q(sub4_i_reg_763[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_186_p2_carry_n_0,sub_i_fu_186_p2_carry_n_1,sub_i_fu_186_p2_carry_n_2,sub_i_fu_186_p2_carry_n_3}),
        .CYINIT(cols_bound_per_npc_read_reg_739[0]),
        .DI(cols_bound_per_npc_read_reg_739[4:1]),
        .O(sub_i_fu_186_p2[4:1]),
        .S({sub_i_fu_186_p2_carry_i_1_n_0,sub_i_fu_186_p2_carry_i_2_n_0,sub_i_fu_186_p2_carry_i_3_n_0,sub_i_fu_186_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__0
       (.CI(sub_i_fu_186_p2_carry_n_0),
        .CO({sub_i_fu_186_p2_carry__0_n_0,sub_i_fu_186_p2_carry__0_n_1,sub_i_fu_186_p2_carry__0_n_2,sub_i_fu_186_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_739[8:5]),
        .O(sub_i_fu_186_p2[8:5]),
        .S({sub_i_fu_186_p2_carry__0_i_1_n_0,sub_i_fu_186_p2_carry__0_i_2_n_0,sub_i_fu_186_p2_carry__0_i_3_n_0,sub_i_fu_186_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_739[8]),
        .O(sub_i_fu_186_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_739[7]),
        .O(sub_i_fu_186_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_739[6]),
        .O(sub_i_fu_186_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_739[5]),
        .O(sub_i_fu_186_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__1
       (.CI(sub_i_fu_186_p2_carry__0_n_0),
        .CO({sub_i_fu_186_p2_carry__1_n_0,sub_i_fu_186_p2_carry__1_n_1,sub_i_fu_186_p2_carry__1_n_2,sub_i_fu_186_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_739[12:9]),
        .O(sub_i_fu_186_p2[12:9]),
        .S({sub_i_fu_186_p2_carry__1_i_1_n_0,sub_i_fu_186_p2_carry__1_i_2_n_0,sub_i_fu_186_p2_carry__1_i_3_n_0,sub_i_fu_186_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_739[12]),
        .O(sub_i_fu_186_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_739[11]),
        .O(sub_i_fu_186_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_739[10]),
        .O(sub_i_fu_186_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_739[9]),
        .O(sub_i_fu_186_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__2
       (.CI(sub_i_fu_186_p2_carry__1_n_0),
        .CO({sub_i_fu_186_p2_carry__2_n_0,sub_i_fu_186_p2_carry__2_n_1,sub_i_fu_186_p2_carry__2_n_2,sub_i_fu_186_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_739[16:13]),
        .O(sub_i_fu_186_p2[16:13]),
        .S({sub_i_fu_186_p2_carry__2_i_1_n_0,sub_i_fu_186_p2_carry__2_i_2_n_0,sub_i_fu_186_p2_carry__2_i_3_n_0,sub_i_fu_186_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_739[16]),
        .O(sub_i_fu_186_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_739[15]),
        .O(sub_i_fu_186_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_739[14]),
        .O(sub_i_fu_186_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_739[13]),
        .O(sub_i_fu_186_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__3
       (.CI(sub_i_fu_186_p2_carry__2_n_0),
        .CO({sub_i_fu_186_p2_carry__3_n_0,sub_i_fu_186_p2_carry__3_n_1,sub_i_fu_186_p2_carry__3_n_2,sub_i_fu_186_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_739[20:17]),
        .O(sub_i_fu_186_p2[20:17]),
        .S({sub_i_fu_186_p2_carry__3_i_1_n_0,sub_i_fu_186_p2_carry__3_i_2_n_0,sub_i_fu_186_p2_carry__3_i_3_n_0,sub_i_fu_186_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_739[20]),
        .O(sub_i_fu_186_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_739[19]),
        .O(sub_i_fu_186_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_739[18]),
        .O(sub_i_fu_186_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_739[17]),
        .O(sub_i_fu_186_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__4
       (.CI(sub_i_fu_186_p2_carry__3_n_0),
        .CO({sub_i_fu_186_p2_carry__4_n_0,sub_i_fu_186_p2_carry__4_n_1,sub_i_fu_186_p2_carry__4_n_2,sub_i_fu_186_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_739[24:21]),
        .O(sub_i_fu_186_p2[24:21]),
        .S({sub_i_fu_186_p2_carry__4_i_1_n_0,sub_i_fu_186_p2_carry__4_i_2_n_0,sub_i_fu_186_p2_carry__4_i_3_n_0,sub_i_fu_186_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_739[24]),
        .O(sub_i_fu_186_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_739[23]),
        .O(sub_i_fu_186_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_739[22]),
        .O(sub_i_fu_186_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_739[21]),
        .O(sub_i_fu_186_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__5
       (.CI(sub_i_fu_186_p2_carry__4_n_0),
        .CO({sub_i_fu_186_p2_carry__5_n_0,sub_i_fu_186_p2_carry__5_n_1,sub_i_fu_186_p2_carry__5_n_2,sub_i_fu_186_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_739[28:25]),
        .O(sub_i_fu_186_p2[28:25]),
        .S({sub_i_fu_186_p2_carry__5_i_1_n_0,sub_i_fu_186_p2_carry__5_i_2_n_0,sub_i_fu_186_p2_carry__5_i_3_n_0,sub_i_fu_186_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_739[28]),
        .O(sub_i_fu_186_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_739[27]),
        .O(sub_i_fu_186_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_739[26]),
        .O(sub_i_fu_186_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_739[25]),
        .O(sub_i_fu_186_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_186_p2_carry__6
       (.CI(sub_i_fu_186_p2_carry__5_n_0),
        .CO({NLW_sub_i_fu_186_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_186_p2_carry__6_n_2,sub_i_fu_186_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_739[30:29]}),
        .O({NLW_sub_i_fu_186_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_186_p2[31:29]}),
        .S({1'b0,sub_i_fu_186_p2_carry__6_i_1_n_0,sub_i_fu_186_p2_carry__6_i_2_n_0,sub_i_fu_186_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_739[31]),
        .O(sub_i_fu_186_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_739[30]),
        .O(sub_i_fu_186_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_739[29]),
        .O(sub_i_fu_186_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_739[4]),
        .O(sub_i_fu_186_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_739[3]),
        .O(sub_i_fu_186_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_739[2]),
        .O(sub_i_fu_186_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_186_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_739[1]),
        .O(sub_i_fu_186_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_758[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_739[0]),
        .O(sub_i_fu_186_p2[0]));
  FDRE \sub_i_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[0]),
        .Q(sub_i_reg_758[0]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[10]),
        .Q(sub_i_reg_758[10]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[11]),
        .Q(sub_i_reg_758[11]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[12]),
        .Q(sub_i_reg_758[12]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[13]),
        .Q(sub_i_reg_758[13]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[14]),
        .Q(sub_i_reg_758[14]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[15]),
        .Q(sub_i_reg_758[15]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[16]),
        .Q(sub_i_reg_758[16]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[17]),
        .Q(sub_i_reg_758[17]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[18]),
        .Q(sub_i_reg_758[18]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[19]),
        .Q(sub_i_reg_758[19]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[1]),
        .Q(sub_i_reg_758[1]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[20]),
        .Q(sub_i_reg_758[20]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[21]),
        .Q(sub_i_reg_758[21]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[22]),
        .Q(sub_i_reg_758[22]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[23]),
        .Q(sub_i_reg_758[23]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[24]),
        .Q(sub_i_reg_758[24]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[25]),
        .Q(sub_i_reg_758[25]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[26]),
        .Q(sub_i_reg_758[26]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[27]),
        .Q(sub_i_reg_758[27]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[28]),
        .Q(sub_i_reg_758[28]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[29]),
        .Q(sub_i_reg_758[29]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[2]),
        .Q(sub_i_reg_758[2]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[30]),
        .Q(sub_i_reg_758[30]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[31]),
        .Q(sub_i_reg_758[31]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[3]),
        .Q(sub_i_reg_758[3]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[4]),
        .Q(sub_i_reg_758[4]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[5]),
        .Q(sub_i_reg_758[5]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[6]),
        .Q(sub_i_reg_758[6]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[7]),
        .Q(sub_i_reg_758[7]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[8]),
        .Q(sub_i_reg_758[8]),
        .R(1'b0));
  FDRE \sub_i_reg_758_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_186_p2[9]),
        .Q(sub_i_reg_758[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    \sub_ln1093_1_reg_822[31]_i_1 
       (.I0(icmp_ln1073_reg_778_pp0_iter1_reg),
        .I1(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I2(icmp_ln1084_fu_269_p2),
        .I3(ap_enable_reg_pp0_iter2),
        .O(sub_ln1093_1_reg_8220));
  FDRE \sub_ln1093_1_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(ap_sig_allocacmp_rem_load[0]),
        .Q(sub_ln1093_1_reg_822[0]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[10] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[5]),
        .Q(sub_ln1093_1_reg_822[10]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[11] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[6]),
        .Q(sub_ln1093_1_reg_822[11]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[12] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[7]),
        .Q(sub_ln1093_1_reg_822[12]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[13] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[8]),
        .Q(sub_ln1093_1_reg_822[13]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[14] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[9]),
        .Q(sub_ln1093_1_reg_822[14]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[15] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[10]),
        .Q(sub_ln1093_1_reg_822[15]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[16] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[11]),
        .Q(sub_ln1093_1_reg_822[16]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[17] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[12]),
        .Q(sub_ln1093_1_reg_822[17]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[18] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[13]),
        .Q(sub_ln1093_1_reg_822[18]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[19] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[14]),
        .Q(sub_ln1093_1_reg_822[19]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_7 ),
        .Q(sub_ln1093_1_reg_822[1]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[20] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[15]),
        .Q(sub_ln1093_1_reg_822[20]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[21] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[16]),
        .Q(sub_ln1093_1_reg_822[21]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[22] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[17]),
        .Q(sub_ln1093_1_reg_822[22]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[23] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[18]),
        .Q(sub_ln1093_1_reg_822[23]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[24] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[19]),
        .Q(sub_ln1093_1_reg_822[24]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[25] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[20]),
        .Q(sub_ln1093_1_reg_822[25]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[26] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[21]),
        .Q(sub_ln1093_1_reg_822[26]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[27] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[22]),
        .Q(sub_ln1093_1_reg_822[27]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[28] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[23]),
        .Q(sub_ln1093_1_reg_822[28]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[29] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[24]),
        .Q(sub_ln1093_1_reg_822[29]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_6 ),
        .Q(sub_ln1093_1_reg_822[2]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[30] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[25]),
        .Q(sub_ln1093_1_reg_822[30]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[31] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[26]),
        .Q(sub_ln1093_1_reg_822[31]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_5 ),
        .Q(sub_ln1093_1_reg_822[3]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_4 ),
        .Q(sub_ln1093_1_reg_822[4]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[0]),
        .Q(sub_ln1093_1_reg_822[5]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[1]),
        .Q(sub_ln1093_1_reg_822[6]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[2]),
        .Q(sub_ln1093_1_reg_822[7]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[8] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[3]),
        .Q(sub_ln1093_1_reg_822[8]),
        .R(1'b0));
  FDRE \sub_ln1093_1_reg_822_reg[9] 
       (.C(ap_clk),
        .CE(sub_ln1093_1_reg_8220),
        .D(p_0_in[4]),
        .Q(sub_ln1093_1_reg_822[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h151515D5D5D515D5)) 
    \sub_ln1093_reg_817[0]_i_1 
       (.I0(rem_fu_94[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I3(rem_2_reg_841[0]),
        .I4(icmp_ln1084_reg_813),
        .I5(rem_1_reg_871[0]),
        .O(\sub_ln1093_reg_817[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[13]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[13]),
        .I2(rem_2_reg_841[13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[13]),
        .O(\sub_ln1093_reg_817[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[13]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[12]),
        .I2(rem_2_reg_841[12]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[12]),
        .O(\sub_ln1093_reg_817[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[13]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[11]),
        .I2(rem_2_reg_841[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[11]),
        .O(\sub_ln1093_reg_817[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[13]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[10]),
        .I2(rem_2_reg_841[10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[10]),
        .O(\sub_ln1093_reg_817[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[17]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[17]),
        .I2(rem_2_reg_841[17]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[17]),
        .O(\sub_ln1093_reg_817[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[17]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[16]),
        .I2(rem_2_reg_841[16]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[16]),
        .O(\sub_ln1093_reg_817[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[17]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[15]),
        .I2(rem_2_reg_841[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[15]),
        .O(\sub_ln1093_reg_817[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[17]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[14]),
        .I2(rem_2_reg_841[14]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[14]),
        .O(\sub_ln1093_reg_817[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[1]_i_1 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[1]),
        .I2(rem_2_reg_841[1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[1]),
        .O(\sub_ln1093_reg_817[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[21]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[21]),
        .I2(rem_2_reg_841[21]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[21]),
        .O(\sub_ln1093_reg_817[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[21]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[20]),
        .I2(rem_2_reg_841[20]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[20]),
        .O(\sub_ln1093_reg_817[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[21]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[19]),
        .I2(rem_2_reg_841[19]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[19]),
        .O(\sub_ln1093_reg_817[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[21]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[18]),
        .I2(rem_2_reg_841[18]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[18]),
        .O(\sub_ln1093_reg_817[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[25]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[25]),
        .I2(rem_2_reg_841[25]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[25]),
        .O(\sub_ln1093_reg_817[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[25]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[24]),
        .I2(rem_2_reg_841[24]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[24]),
        .O(\sub_ln1093_reg_817[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[25]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[23]),
        .I2(rem_2_reg_841[23]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[23]),
        .O(\sub_ln1093_reg_817[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[25]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[22]),
        .I2(rem_2_reg_841[22]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[22]),
        .O(\sub_ln1093_reg_817[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[29]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[29]),
        .I2(rem_2_reg_841[29]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[29]),
        .O(\sub_ln1093_reg_817[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[29]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[28]),
        .I2(rem_2_reg_841[28]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[28]),
        .O(\sub_ln1093_reg_817[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[29]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[27]),
        .I2(rem_2_reg_841[27]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[27]),
        .O(\sub_ln1093_reg_817[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[29]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[26]),
        .I2(rem_2_reg_841[26]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[26]),
        .O(\sub_ln1093_reg_817[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[31]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[31]),
        .I2(rem_2_reg_841[31]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[31]),
        .O(\sub_ln1093_reg_817[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[31]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[30]),
        .I2(rem_2_reg_841[30]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[30]),
        .O(\sub_ln1093_reg_817[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln1093_reg_817[5]_i_2 
       (.I0(sub4_i_reg_763[4]),
        .I1(bLast_reg_782_pp0_iter1_reg),
        .O(zext_ln1093_fu_281_p1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln1093_reg_817[5]_i_3 
       (.I0(bLast_reg_782_pp0_iter1_reg),
        .I1(sub4_i_reg_763[5]),
        .O(zext_ln1093_fu_281_p1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln1093_reg_817[5]_i_4 
       (.I0(bLast_reg_782_pp0_iter1_reg),
        .I1(sub4_i_reg_763[5]),
        .O(\sub_ln1093_reg_817[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \sub_ln1093_reg_817[5]_i_5 
       (.I0(bLast_reg_782_pp0_iter1_reg),
        .I1(sub4_i_reg_763[4]),
        .I2(ap_sig_allocacmp_rem_load[5]),
        .O(\sub_ln1093_reg_817[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \sub_ln1093_reg_817[5]_i_6 
       (.I0(sub4_i_reg_763[5]),
        .I1(bLast_reg_782_pp0_iter1_reg),
        .I2(ap_sig_allocacmp_rem_load[4]),
        .O(\sub_ln1093_reg_817[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \sub_ln1093_reg_817[5]_i_7 
       (.I0(sub4_i_reg_763[5]),
        .I1(bLast_reg_782_pp0_iter1_reg),
        .I2(ap_sig_allocacmp_rem_load[3]),
        .O(\sub_ln1093_reg_817[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \sub_ln1093_reg_817[5]_i_8 
       (.I0(rem_fu_94[2]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[2]),
        .I4(rem_1_reg_871[2]),
        .I5(icmp_ln1084_reg_813),
        .O(\sub_ln1093_reg_817[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[9]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[9]),
        .I2(rem_2_reg_841[9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[9]),
        .O(\sub_ln1093_reg_817[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[9]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[8]),
        .I2(rem_2_reg_841[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[8]),
        .O(\sub_ln1093_reg_817[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[9]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[7]),
        .I2(rem_2_reg_841[7]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[7]),
        .O(\sub_ln1093_reg_817[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \sub_ln1093_reg_817[9]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[6]),
        .I2(rem_2_reg_841[6]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[6]),
        .O(\sub_ln1093_reg_817[9]_i_5_n_0 ));
  FDRE \sub_ln1093_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817[0]_i_1_n_0 ),
        .Q(sub_ln1093_reg_817[0]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[10] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[13]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[10]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[11] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[13]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[11]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[12] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[13]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[12]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[13] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[13]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[13]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[9]_i_1_n_0 ),
        .CO({\sub_ln1093_reg_817_reg[13]_i_1_n_0 ,\sub_ln1093_reg_817_reg[13]_i_1_n_1 ,\sub_ln1093_reg_817_reg[13]_i_1_n_2 ,\sub_ln1093_reg_817_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1093_reg_817_reg[13]_i_1_n_4 ,\sub_ln1093_reg_817_reg[13]_i_1_n_5 ,\sub_ln1093_reg_817_reg[13]_i_1_n_6 ,\sub_ln1093_reg_817_reg[13]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[13]_i_2_n_0 ,\sub_ln1093_reg_817[13]_i_3_n_0 ,\sub_ln1093_reg_817[13]_i_4_n_0 ,\sub_ln1093_reg_817[13]_i_5_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[14] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[17]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[14]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[15] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[17]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[15]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[16] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[17]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[16]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[17] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[17]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[17]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[13]_i_1_n_0 ),
        .CO({\sub_ln1093_reg_817_reg[17]_i_1_n_0 ,\sub_ln1093_reg_817_reg[17]_i_1_n_1 ,\sub_ln1093_reg_817_reg[17]_i_1_n_2 ,\sub_ln1093_reg_817_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1093_reg_817_reg[17]_i_1_n_4 ,\sub_ln1093_reg_817_reg[17]_i_1_n_5 ,\sub_ln1093_reg_817_reg[17]_i_1_n_6 ,\sub_ln1093_reg_817_reg[17]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[17]_i_2_n_0 ,\sub_ln1093_reg_817[17]_i_3_n_0 ,\sub_ln1093_reg_817[17]_i_4_n_0 ,\sub_ln1093_reg_817[17]_i_5_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[18] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[21]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[18]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[19] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[21]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[19]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817[1]_i_1_n_0 ),
        .Q(sub_ln1093_reg_817[1]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[20] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[21]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[20]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[21] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[21]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[21]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[17]_i_1_n_0 ),
        .CO({\sub_ln1093_reg_817_reg[21]_i_1_n_0 ,\sub_ln1093_reg_817_reg[21]_i_1_n_1 ,\sub_ln1093_reg_817_reg[21]_i_1_n_2 ,\sub_ln1093_reg_817_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1093_reg_817_reg[21]_i_1_n_4 ,\sub_ln1093_reg_817_reg[21]_i_1_n_5 ,\sub_ln1093_reg_817_reg[21]_i_1_n_6 ,\sub_ln1093_reg_817_reg[21]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[21]_i_2_n_0 ,\sub_ln1093_reg_817[21]_i_3_n_0 ,\sub_ln1093_reg_817[21]_i_4_n_0 ,\sub_ln1093_reg_817[21]_i_5_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[22] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[25]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[22]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[23] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[25]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[23]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[24] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[25]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[24]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[25] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[25]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[25]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[21]_i_1_n_0 ),
        .CO({\sub_ln1093_reg_817_reg[25]_i_1_n_0 ,\sub_ln1093_reg_817_reg[25]_i_1_n_1 ,\sub_ln1093_reg_817_reg[25]_i_1_n_2 ,\sub_ln1093_reg_817_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1093_reg_817_reg[25]_i_1_n_4 ,\sub_ln1093_reg_817_reg[25]_i_1_n_5 ,\sub_ln1093_reg_817_reg[25]_i_1_n_6 ,\sub_ln1093_reg_817_reg[25]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[25]_i_2_n_0 ,\sub_ln1093_reg_817[25]_i_3_n_0 ,\sub_ln1093_reg_817[25]_i_4_n_0 ,\sub_ln1093_reg_817[25]_i_5_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[26] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[29]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[26]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[27] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[29]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[27]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[28] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[29]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[28]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[29] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[29]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[29]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[25]_i_1_n_0 ),
        .CO({\sub_ln1093_reg_817_reg[29]_i_1_n_0 ,\sub_ln1093_reg_817_reg[29]_i_1_n_1 ,\sub_ln1093_reg_817_reg[29]_i_1_n_2 ,\sub_ln1093_reg_817_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1093_reg_817_reg[29]_i_1_n_4 ,\sub_ln1093_reg_817_reg[29]_i_1_n_5 ,\sub_ln1093_reg_817_reg[29]_i_1_n_6 ,\sub_ln1093_reg_817_reg[29]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[29]_i_2_n_0 ,\sub_ln1093_reg_817[29]_i_3_n_0 ,\sub_ln1093_reg_817[29]_i_4_n_0 ,\sub_ln1093_reg_817[29]_i_5_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[5]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[2]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[30] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[31]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[30]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[31] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[31]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[31]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[29]_i_1_n_0 ),
        .CO({\NLW_sub_ln1093_reg_817_reg[31]_i_1_CO_UNCONNECTED [3:1],\sub_ln1093_reg_817_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln1093_reg_817_reg[31]_i_1_O_UNCONNECTED [3:2],\sub_ln1093_reg_817_reg[31]_i_1_n_6 ,\sub_ln1093_reg_817_reg[31]_i_1_n_7 }),
        .S({1'b0,1'b0,\sub_ln1093_reg_817[31]_i_2_n_0 ,\sub_ln1093_reg_817[31]_i_3_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[5]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[3]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[5]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[4]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[5]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln1093_reg_817_reg[5]_i_1_n_0 ,\sub_ln1093_reg_817_reg[5]_i_1_n_1 ,\sub_ln1093_reg_817_reg[5]_i_1_n_2 ,\sub_ln1093_reg_817_reg[5]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({zext_ln1093_fu_281_p1,\sub_ln1093_reg_817[5]_i_4_n_0 ,1'b1}),
        .O({\sub_ln1093_reg_817_reg[5]_i_1_n_4 ,\sub_ln1093_reg_817_reg[5]_i_1_n_5 ,\sub_ln1093_reg_817_reg[5]_i_1_n_6 ,\sub_ln1093_reg_817_reg[5]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[5]_i_5_n_0 ,\sub_ln1093_reg_817[5]_i_6_n_0 ,\sub_ln1093_reg_817[5]_i_7_n_0 ,\sub_ln1093_reg_817[5]_i_8_n_0 }));
  FDRE \sub_ln1093_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[9]_i_1_n_7 ),
        .Q(sub_ln1093_reg_817[6]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[9]_i_1_n_6 ),
        .Q(sub_ln1093_reg_817[7]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[8] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[9]_i_1_n_5 ),
        .Q(sub_ln1093_reg_817[8]),
        .R(1'b0));
  FDRE \sub_ln1093_reg_817_reg[9] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\sub_ln1093_reg_817_reg[9]_i_1_n_4 ),
        .Q(sub_ln1093_reg_817[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1093_reg_817_reg[9]_i_1 
       (.CI(\sub_ln1093_reg_817_reg[5]_i_1_n_0 ),
        .CO({\sub_ln1093_reg_817_reg[9]_i_1_n_0 ,\sub_ln1093_reg_817_reg[9]_i_1_n_1 ,\sub_ln1093_reg_817_reg[9]_i_1_n_2 ,\sub_ln1093_reg_817_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sub_ln1093_reg_817_reg[9]_i_1_n_4 ,\sub_ln1093_reg_817_reg[9]_i_1_n_5 ,\sub_ln1093_reg_817_reg[9]_i_1_n_6 ,\sub_ln1093_reg_817_reg[9]_i_1_n_7 }),
        .S({\sub_ln1093_reg_817[9]_i_2_n_0 ,\sub_ln1093_reg_817[9]_i_3_n_0 ,\sub_ln1093_reg_817[9]_i_4_n_0 ,\sub_ln1093_reg_817[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_1_reg_939[0]_i_1 
       (.I0(\rem_load_reg_804_reg_n_0_[0] ),
        .O(\sub_ln414_1_reg_939[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_1_reg_939[1]_i_1 
       (.I0(\rem_load_reg_804_reg_n_0_[1] ),
        .O(\sub_ln414_1_reg_939[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln414_1_reg_939[2]_i_1 
       (.I0(\rem_load_reg_804_reg_n_0_[2] ),
        .O(\sub_ln414_1_reg_939[2]_i_1_n_0 ));
  FDRE \sub_ln414_1_reg_939_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\sub_ln414_1_reg_939[0]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_939[0]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_939_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\sub_ln414_1_reg_939[1]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_939[1]),
        .R(1'b0));
  FDRE \sub_ln414_1_reg_939_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\sub_ln414_1_reg_939[2]_i_1_n_0 ),
        .Q(sub_ln414_1_reg_939[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_2_reg_985[0]_i_1 
       (.I0(icmp_ln414_reg_924_pp0_iter4_reg),
        .I1(trunc_ln414_reg_932_pp0_iter4_reg[0]),
        .O(\sub_ln414_2_reg_985[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_2_reg_985[1]_i_1 
       (.I0(icmp_ln414_reg_924_pp0_iter4_reg),
        .I1(trunc_ln414_reg_932_pp0_iter4_reg[1]),
        .O(\sub_ln414_2_reg_985[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln414_2_reg_985[2]_i_1 
       (.I0(icmp_ln414_reg_924_pp0_iter4_reg),
        .I1(trunc_ln414_reg_932_pp0_iter4_reg[2]),
        .O(\sub_ln414_2_reg_985[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \sub_ln414_2_reg_985[3]_i_1 
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I1(icmp_ln1073_reg_778_pp0_iter4_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter4_reg),
        .O(sub_ln414_2_reg_9850));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln414_2_reg_985[3]_i_2 
       (.I0(trunc_ln414_reg_932_pp0_iter4_reg[3]),
        .I1(icmp_ln414_reg_924_pp0_iter4_reg),
        .I2(trunc_ln414_1_reg_865_pp0_iter4_reg),
        .O(select_ln414_fu_552_p3));
  FDRE \sub_ln414_2_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln414_2_reg_9850),
        .D(\sub_ln414_2_reg_985[0]_i_1_n_0 ),
        .Q(sub_ln414_2_reg_985[0]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln414_2_reg_9850),
        .D(\sub_ln414_2_reg_985[1]_i_1_n_0 ),
        .Q(sub_ln414_2_reg_985[1]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln414_2_reg_9850),
        .D(\sub_ln414_2_reg_985[2]_i_1_n_0 ),
        .Q(sub_ln414_2_reg_985[2]),
        .R(1'b0));
  FDRE \sub_ln414_2_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln414_2_reg_9850),
        .D(select_ln414_fu_552_p3),
        .Q(sub_ln414_2_reg_985[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln414_reg_995[1]_i_1 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .O(\sub_ln414_reg_995[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln414_reg_995[2]_i_1 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .O(sub_ln414_fu_563_p2[2]));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln414_reg_995[3]_i_1 
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I1(icmp_ln1073_reg_778_pp0_iter5_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter5_reg),
        .I3(icmp_ln1085_reg_889_pp0_iter5_reg),
        .O(sub_ln414_reg_9950));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_ln414_reg_995[3]_i_2 
       (.I0(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .I1(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .I2(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .I3(trunc_ln414_reg_932_pp0_iter5_reg[3]),
        .O(sub_ln414_fu_563_p2[3]));
  FDRE \sub_ln414_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9950),
        .D(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .Q(sub_ln414_reg_995[0]),
        .R(1'b0));
  FDRE \sub_ln414_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9950),
        .D(\sub_ln414_reg_995[1]_i_1_n_0 ),
        .Q(sub_ln414_reg_995[1]),
        .R(1'b0));
  FDRE \sub_ln414_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9950),
        .D(sub_ln414_fu_563_p2[2]),
        .Q(sub_ln414_reg_995[2]),
        .R(1'b0));
  FDRE \sub_ln414_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln414_reg_9950),
        .D(sub_ln414_fu_563_p2[3]),
        .Q(sub_ln414_reg_995[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \sub_ln674_2_reg_959[1]_i_1 
       (.I0(trunc_ln674_reg_851_pp0_iter3_reg[1]),
        .I1(icmp_ln674_reg_899),
        .I2(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .O(\sub_ln674_2_reg_959[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA666)) 
    \sub_ln674_2_reg_959[2]_i_1 
       (.I0(trunc_ln674_reg_851_pp0_iter3_reg[2]),
        .I1(icmp_ln674_reg_899),
        .I2(trunc_ln674_reg_851_pp0_iter3_reg[1]),
        .I3(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .O(\sub_ln674_2_reg_959[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hA6666666)) 
    \sub_ln674_2_reg_959[3]_i_1 
       (.I0(trunc_ln674_reg_851_pp0_iter3_reg[3]),
        .I1(icmp_ln674_reg_899),
        .I2(trunc_ln674_reg_851_pp0_iter3_reg[2]),
        .I3(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .I4(trunc_ln674_reg_851_pp0_iter3_reg[1]),
        .O(\sub_ln674_2_reg_959[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA666666666666666)) 
    \sub_ln674_2_reg_959[4]_i_1 
       (.I0(trunc_ln674_reg_851_pp0_iter3_reg[4]),
        .I1(icmp_ln674_reg_899),
        .I2(trunc_ln674_reg_851_pp0_iter3_reg[3]),
        .I3(trunc_ln674_reg_851_pp0_iter3_reg[1]),
        .I4(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .I5(trunc_ln674_reg_851_pp0_iter3_reg[2]),
        .O(\sub_ln674_2_reg_959[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln674_2_reg_959[5]_i_1 
       (.I0(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I1(icmp_ln1073_reg_778_pp0_iter3_reg),
        .I2(icmp_ln1084_reg_813_pp0_iter3_reg),
        .I3(\icmp_ln1085_reg_889_reg_n_0_[0] ),
        .O(sub_ln674_2_reg_9590));
  LUT4 #(
    .INIT(16'h8F70)) 
    \sub_ln674_2_reg_959[5]_i_2 
       (.I0(\sub_ln674_2_reg_959[5]_i_3_n_0 ),
        .I1(trunc_ln674_reg_851_pp0_iter3_reg[4]),
        .I2(icmp_ln674_reg_899),
        .I3(trunc_ln674_reg_851_pp0_iter3_reg[5]),
        .O(select_ln674_fu_490_p3));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sub_ln674_2_reg_959[5]_i_3 
       (.I0(trunc_ln674_reg_851_pp0_iter3_reg[3]),
        .I1(trunc_ln674_reg_851_pp0_iter3_reg[1]),
        .I2(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .I3(trunc_ln674_reg_851_pp0_iter3_reg[2]),
        .O(\sub_ln674_2_reg_959[5]_i_3_n_0 ));
  FDRE \sub_ln674_2_reg_959_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959[0]),
        .Q(sub_ln674_2_reg_959_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959[1]),
        .Q(sub_ln674_2_reg_959_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959[2]),
        .Q(sub_ln674_2_reg_959_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959[3]),
        .Q(sub_ln674_2_reg_959_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959[4]),
        .Q(sub_ln674_2_reg_959_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959[5]),
        .Q(sub_ln674_2_reg_959_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959_pp0_iter5_reg[0]),
        .Q(sub_ln674_2_reg_959_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959_pp0_iter5_reg[1]),
        .Q(sub_ln674_2_reg_959_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959_pp0_iter5_reg[2]),
        .Q(sub_ln674_2_reg_959_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959_pp0_iter5_reg[3]),
        .Q(sub_ln674_2_reg_959_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959_pp0_iter5_reg[4]),
        .Q(sub_ln674_2_reg_959_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_2_reg_959_pp0_iter5_reg[5]),
        .Q(sub_ln674_2_reg_959_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln674_2_reg_9590),
        .D(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .Q(sub_ln674_2_reg_959[0]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln674_2_reg_9590),
        .D(\sub_ln674_2_reg_959[1]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_959[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln674_2_reg_9590),
        .D(\sub_ln674_2_reg_959[2]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_959[2]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln674_2_reg_9590),
        .D(\sub_ln674_2_reg_959[3]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_959[3]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln674_2_reg_9590),
        .D(\sub_ln674_2_reg_959[4]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_959[4]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_959_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln674_2_reg_9590),
        .D(select_ln674_fu_490_p3),
        .Q(sub_ln674_2_reg_959[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln674_7_fu_474_p2_carry
       (.CI(1'b0),
        .CO({sub_ln674_7_fu_474_p2_carry_n_0,sub_ln674_7_fu_474_p2_carry_n_1,sub_ln674_7_fu_474_p2_carry_n_2,sub_ln674_7_fu_474_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub_ln674_7_fu_474_p2_carry_i_1_n_0,sub_ln674_7_fu_474_p2_carry_i_2_n_0,sub_ln674_7_fu_474_p2_carry_i_3_n_0,sub_ln674_7_fu_474_p2_carry_i_4_n_0}),
        .O(sub_ln674_7_fu_474_p2[3:0]),
        .S({sub_ln674_7_fu_474_p2_carry_i_5_n_0,sub_ln674_7_fu_474_p2_carry_i_6_n_0,sub_ln674_7_fu_474_p2_carry_i_7_n_0,sub_ln674_7_fu_474_p2_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln674_7_fu_474_p2_carry__0
       (.CI(sub_ln674_7_fu_474_p2_carry_n_0),
        .CO({NLW_sub_ln674_7_fu_474_p2_carry__0_CO_UNCONNECTED[3:1],sub_ln674_7_fu_474_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub_ln674_7_fu_474_p2_carry__0_i_1_n_0}),
        .O({NLW_sub_ln674_7_fu_474_p2_carry__0_O_UNCONNECTED[3:2],sub_ln674_7_fu_474_p2[5:4]}),
        .S({1'b0,1'b0,sub_ln674_7_fu_474_p2_carry__0_i_2_n_0,sub_ln674_7_fu_474_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'hE2)) 
    sub_ln674_7_fu_474_p2_carry__0_i_1
       (.I0(trunc_ln674_1_reg_827_pp0_iter3_reg[4]),
        .I1(icmp_ln674_1_reg_882),
        .I2(trunc_ln674_2_reg_835_pp0_iter3_reg[4]),
        .O(sub_ln674_7_fu_474_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sub_ln674_7_fu_474_p2_carry__0_i_2
       (.I0(trunc_ln674_1_reg_827_pp0_iter3_reg[5]),
        .I1(trunc_ln674_2_reg_835_pp0_iter3_reg[5]),
        .O(sub_ln674_7_fu_474_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_7_fu_474_p2_carry__0_i_3
       (.I0(trunc_ln674_2_reg_835_pp0_iter3_reg[4]),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[4]),
        .O(sub_ln674_7_fu_474_p2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    sub_ln674_7_fu_474_p2_carry_i_1
       (.I0(trunc_ln674_1_reg_827_pp0_iter3_reg[3]),
        .I1(icmp_ln674_1_reg_882),
        .I2(trunc_ln674_2_reg_835_pp0_iter3_reg[3]),
        .O(sub_ln674_7_fu_474_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    sub_ln674_7_fu_474_p2_carry_i_2
       (.I0(trunc_ln674_1_reg_827_pp0_iter3_reg[2]),
        .I1(icmp_ln674_1_reg_882),
        .I2(trunc_ln674_2_reg_835_pp0_iter3_reg[2]),
        .O(sub_ln674_7_fu_474_p2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    sub_ln674_7_fu_474_p2_carry_i_3
       (.I0(trunc_ln674_1_reg_827_pp0_iter3_reg[1]),
        .I1(icmp_ln674_1_reg_882),
        .I2(trunc_ln674_2_reg_835_pp0_iter3_reg[1]),
        .O(sub_ln674_7_fu_474_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hE2)) 
    sub_ln674_7_fu_474_p2_carry_i_4
       (.I0(trunc_ln674_1_reg_827_pp0_iter3_reg[0]),
        .I1(icmp_ln674_1_reg_882),
        .I2(trunc_ln674_2_reg_835_pp0_iter3_reg[0]),
        .O(sub_ln674_7_fu_474_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_7_fu_474_p2_carry_i_5
       (.I0(trunc_ln674_2_reg_835_pp0_iter3_reg[3]),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[3]),
        .O(sub_ln674_7_fu_474_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_7_fu_474_p2_carry_i_6
       (.I0(trunc_ln674_2_reg_835_pp0_iter3_reg[2]),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[2]),
        .O(sub_ln674_7_fu_474_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_7_fu_474_p2_carry_i_7
       (.I0(trunc_ln674_2_reg_835_pp0_iter3_reg[1]),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[1]),
        .O(sub_ln674_7_fu_474_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln674_7_fu_474_p2_carry_i_8
       (.I0(trunc_ln674_2_reg_835_pp0_iter3_reg[0]),
        .I1(trunc_ln674_1_reg_827_pp0_iter3_reg[0]),
        .O(sub_ln674_7_fu_474_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \sub_ln674_7_reg_954[5]_i_1 
       (.I0(icmp_ln1084_reg_813_pp0_iter3_reg),
        .I1(icmp_ln1073_reg_778_pp0_iter3_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .O(select_ln674_4_reg_9440));
  FDRE \sub_ln674_7_reg_954_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954[0]),
        .Q(sub_ln674_7_reg_954_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954[1]),
        .Q(sub_ln674_7_reg_954_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954[2]),
        .Q(sub_ln674_7_reg_954_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954[3]),
        .Q(sub_ln674_7_reg_954_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954[4]),
        .Q(sub_ln674_7_reg_954_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954[5]),
        .Q(sub_ln674_7_reg_954_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954_pp0_iter5_reg[0]),
        .Q(sub_ln674_7_reg_954_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954_pp0_iter5_reg[1]),
        .Q(sub_ln674_7_reg_954_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954_pp0_iter5_reg[2]),
        .Q(sub_ln674_7_reg_954_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954_pp0_iter5_reg[3]),
        .Q(sub_ln674_7_reg_954_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954_pp0_iter5_reg[4]),
        .Q(sub_ln674_7_reg_954_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_954_pp0_iter5_reg[5]),
        .Q(sub_ln674_7_reg_954_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(sub_ln674_7_fu_474_p2[0]),
        .Q(sub_ln674_7_reg_954[0]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_reg[1] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(sub_ln674_7_fu_474_p2[1]),
        .Q(sub_ln674_7_reg_954[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_reg[2] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(sub_ln674_7_fu_474_p2[2]),
        .Q(sub_ln674_7_reg_954[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_reg[3] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(sub_ln674_7_fu_474_p2[3]),
        .Q(sub_ln674_7_reg_954[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_reg[4] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(sub_ln674_7_fu_474_p2[4]),
        .Q(sub_ln674_7_reg_954[4]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_954_reg[5] 
       (.C(ap_clk),
        .CE(select_ln674_4_reg_9440),
        .D(sub_ln674_7_fu_474_p2[5]),
        .Q(sub_ln674_7_reg_954[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sub_ln674_8_reg_1021[3]_i_1 
       (.I0(last_blk_width_read_reg_746),
        .I1(bLast_reg_782_pp0_iter7_reg),
        .I2(lshr_32ns_6ns_32_2_1_U42_n_1),
        .I3(sub_ln674_8_reg_1021),
        .O(\sub_ln674_8_reg_1021[3]_i_1_n_0 ));
  FDRE \sub_ln674_8_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln674_8_reg_1021[3]_i_1_n_0 ),
        .Q(sub_ln674_8_reg_1021),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[0]),
        .Q(tmp_8_reg_914[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[1]),
        .Q(tmp_8_reg_914[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(tmp_8_reg_914[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[3]),
        .Q(tmp_8_reg_914[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[4]),
        .Q(tmp_8_reg_914[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[5]),
        .Q(tmp_8_reg_914[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[6]),
        .Q(tmp_8_reg_914[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(D[7]),
        .Q(tmp_8_reg_914[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[11]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[16]),
        .I2(rem_2_reg_841[16]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[16]),
        .O(\tmp_reg_846[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[11]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[15]),
        .I2(rem_2_reg_841[15]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[15]),
        .O(\tmp_reg_846[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[11]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[14]),
        .I2(rem_2_reg_841[14]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[14]),
        .O(\tmp_reg_846[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[11]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[13]),
        .I2(rem_2_reg_841[13]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[13]),
        .O(\tmp_reg_846[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[15]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[20]),
        .I2(rem_2_reg_841[20]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[20]),
        .O(\tmp_reg_846[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[15]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[19]),
        .I2(rem_2_reg_841[19]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[19]),
        .O(\tmp_reg_846[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[15]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[18]),
        .I2(rem_2_reg_841[18]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[18]),
        .O(\tmp_reg_846[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[15]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[17]),
        .I2(rem_2_reg_841[17]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[17]),
        .O(\tmp_reg_846[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[19]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[24]),
        .I2(rem_2_reg_841[24]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[24]),
        .O(\tmp_reg_846[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[19]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[23]),
        .I2(rem_2_reg_841[23]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[23]),
        .O(\tmp_reg_846[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[19]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[22]),
        .I2(rem_2_reg_841[22]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[22]),
        .O(\tmp_reg_846[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[19]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[21]),
        .I2(rem_2_reg_841[21]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[21]),
        .O(\tmp_reg_846[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[23]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[28]),
        .I2(rem_2_reg_841[28]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[28]),
        .O(\tmp_reg_846[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[23]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[27]),
        .I2(rem_2_reg_841[27]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[27]),
        .O(\tmp_reg_846[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[23]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[26]),
        .I2(rem_2_reg_841[26]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[26]),
        .O(\tmp_reg_846[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[23]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[25]),
        .I2(rem_2_reg_841[25]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[25]),
        .O(\tmp_reg_846[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[26]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[31]),
        .I2(rem_2_reg_841[31]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[31]),
        .O(\tmp_reg_846[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[26]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[30]),
        .I2(rem_2_reg_841[30]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[30]),
        .O(\tmp_reg_846[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[26]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[29]),
        .I2(rem_2_reg_841[29]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[29]),
        .O(\tmp_reg_846[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[3]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[5]),
        .I2(rem_2_reg_841[5]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[5]),
        .O(\tmp_reg_846[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[3]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[8]),
        .I2(rem_2_reg_841[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[8]),
        .O(\tmp_reg_846[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[3]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[7]),
        .I2(rem_2_reg_841[7]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[7]),
        .O(\tmp_reg_846[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[3]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[6]),
        .I2(rem_2_reg_841[6]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[6]),
        .O(\tmp_reg_846[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAEA2A2AEA2AEA2A)) 
    \tmp_reg_846[3]_i_6 
       (.I0(rem_fu_94[5]),
        .I1(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(rem_2_reg_841[5]),
        .I4(rem_1_reg_871[5]),
        .I5(icmp_ln1084_reg_813),
        .O(\tmp_reg_846[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[7]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[12]),
        .I2(rem_2_reg_841[12]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[12]),
        .O(\tmp_reg_846[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[7]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[11]),
        .I2(rem_2_reg_841[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[11]),
        .O(\tmp_reg_846[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[7]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[10]),
        .I2(rem_2_reg_841[10]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[10]),
        .O(\tmp_reg_846[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \tmp_reg_846[7]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[9]),
        .I2(rem_2_reg_841[9]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[9]),
        .O(\tmp_reg_846[7]_i_5_n_0 ));
  FDRE \tmp_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[0]),
        .Q(tmp_reg_846[0]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[10]),
        .Q(tmp_reg_846[10]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[11]),
        .Q(tmp_reg_846[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[11]_i_1 
       (.CI(\tmp_reg_846_reg[7]_i_1_n_0 ),
        .CO({\tmp_reg_846_reg[11]_i_1_n_0 ,\tmp_reg_846_reg[11]_i_1_n_1 ,\tmp_reg_846_reg[11]_i_1_n_2 ,\tmp_reg_846_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[11:8]),
        .S({\tmp_reg_846[11]_i_2_n_0 ,\tmp_reg_846[11]_i_3_n_0 ,\tmp_reg_846[11]_i_4_n_0 ,\tmp_reg_846[11]_i_5_n_0 }));
  FDRE \tmp_reg_846_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[12]),
        .Q(tmp_reg_846[12]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[13]),
        .Q(tmp_reg_846[13]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[14]),
        .Q(tmp_reg_846[14]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[15]),
        .Q(tmp_reg_846[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[15]_i_1 
       (.CI(\tmp_reg_846_reg[11]_i_1_n_0 ),
        .CO({\tmp_reg_846_reg[15]_i_1_n_0 ,\tmp_reg_846_reg[15]_i_1_n_1 ,\tmp_reg_846_reg[15]_i_1_n_2 ,\tmp_reg_846_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[15:12]),
        .S({\tmp_reg_846[15]_i_2_n_0 ,\tmp_reg_846[15]_i_3_n_0 ,\tmp_reg_846[15]_i_4_n_0 ,\tmp_reg_846[15]_i_5_n_0 }));
  FDRE \tmp_reg_846_reg[16] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[16]),
        .Q(tmp_reg_846[16]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[17] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[17]),
        .Q(tmp_reg_846[17]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[18] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[18]),
        .Q(tmp_reg_846[18]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[19] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[19]),
        .Q(tmp_reg_846[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[19]_i_1 
       (.CI(\tmp_reg_846_reg[15]_i_1_n_0 ),
        .CO({\tmp_reg_846_reg[19]_i_1_n_0 ,\tmp_reg_846_reg[19]_i_1_n_1 ,\tmp_reg_846_reg[19]_i_1_n_2 ,\tmp_reg_846_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[19:16]),
        .S({\tmp_reg_846[19]_i_2_n_0 ,\tmp_reg_846[19]_i_3_n_0 ,\tmp_reg_846[19]_i_4_n_0 ,\tmp_reg_846[19]_i_5_n_0 }));
  FDRE \tmp_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[1]),
        .Q(tmp_reg_846[1]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[20] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[20]),
        .Q(tmp_reg_846[20]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[21] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[21]),
        .Q(tmp_reg_846[21]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[22] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[22]),
        .Q(tmp_reg_846[22]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[23] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[23]),
        .Q(tmp_reg_846[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[23]_i_1 
       (.CI(\tmp_reg_846_reg[19]_i_1_n_0 ),
        .CO({\tmp_reg_846_reg[23]_i_1_n_0 ,\tmp_reg_846_reg[23]_i_1_n_1 ,\tmp_reg_846_reg[23]_i_1_n_2 ,\tmp_reg_846_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[23:20]),
        .S({\tmp_reg_846[23]_i_2_n_0 ,\tmp_reg_846[23]_i_3_n_0 ,\tmp_reg_846[23]_i_4_n_0 ,\tmp_reg_846[23]_i_5_n_0 }));
  FDRE \tmp_reg_846_reg[24] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[24]),
        .Q(tmp_reg_846[24]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[25] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[25]),
        .Q(tmp_reg_846[25]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[26] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[26]),
        .Q(tmp_reg_846[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[26]_i_1 
       (.CI(\tmp_reg_846_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_reg_846_reg[26]_i_1_CO_UNCONNECTED [3:2],\tmp_reg_846_reg[26]_i_1_n_2 ,\tmp_reg_846_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_846_reg[26]_i_1_O_UNCONNECTED [3],p_0_in[26:24]}),
        .S({1'b0,\tmp_reg_846[26]_i_2_n_0 ,\tmp_reg_846[26]_i_3_n_0 ,\tmp_reg_846[26]_i_4_n_0 }));
  FDRE \tmp_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[2]),
        .Q(tmp_reg_846[2]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[3]),
        .Q(tmp_reg_846[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[3]_i_1 
       (.CI(\trunc_ln674_reg_851_reg[4]_i_1_n_0 ),
        .CO({\tmp_reg_846_reg[3]_i_1_n_0 ,\tmp_reg_846_reg[3]_i_1_n_1 ,\tmp_reg_846_reg[3]_i_1_n_2 ,\tmp_reg_846_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_reg_846[3]_i_2_n_0 }),
        .O(p_0_in[3:0]),
        .S({\tmp_reg_846[3]_i_3_n_0 ,\tmp_reg_846[3]_i_4_n_0 ,\tmp_reg_846[3]_i_5_n_0 ,\tmp_reg_846[3]_i_6_n_0 }));
  FDRE \tmp_reg_846_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[4]),
        .Q(tmp_reg_846[4]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[5]),
        .Q(tmp_reg_846[5]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[6]),
        .Q(tmp_reg_846[6]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[7]),
        .Q(tmp_reg_846[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_846_reg[7]_i_1 
       (.CI(\tmp_reg_846_reg[3]_i_1_n_0 ),
        .CO({\tmp_reg_846_reg[7]_i_1_n_0 ,\tmp_reg_846_reg[7]_i_1_n_1 ,\tmp_reg_846_reg[7]_i_1_n_2 ,\tmp_reg_846_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[7:4]),
        .S({\tmp_reg_846[7]_i_2_n_0 ,\tmp_reg_846[7]_i_3_n_0 ,\tmp_reg_846[7]_i_4_n_0 ,\tmp_reg_846[7]_i_5_n_0 }));
  FDRE \tmp_reg_846_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[8]),
        .Q(tmp_reg_846[8]),
        .R(1'b0));
  FDRE \tmp_reg_846_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(p_0_in[9]),
        .Q(tmp_reg_846[9]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932[0]),
        .Q(trunc_ln414_reg_932_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932[1]),
        .Q(trunc_ln414_reg_932_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932[2]),
        .Q(trunc_ln414_reg_932_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932[3]),
        .Q(trunc_ln414_reg_932_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932_pp0_iter4_reg[0]),
        .Q(trunc_ln414_reg_932_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932_pp0_iter4_reg[1]),
        .Q(trunc_ln414_reg_932_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932_pp0_iter4_reg[2]),
        .Q(trunc_ln414_reg_932_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_932_pp0_iter4_reg[3]),
        .Q(trunc_ln414_reg_932_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\rem_load_reg_804_reg_n_0_[0] ),
        .Q(trunc_ln414_reg_932[0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\rem_load_reg_804_reg_n_0_[1] ),
        .Q(trunc_ln414_reg_932[1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\rem_load_reg_804_reg_n_0_[2] ),
        .Q(trunc_ln414_reg_932[2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln414_reg_924[0]_i_1_n_0 ),
        .D(\rem_load_reg_804_reg_n_0_[3] ),
        .Q(trunc_ln414_reg_932[3]),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_865_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1090_reg_859),
        .Q(trunc_ln414_1_reg_865_pp0_iter3_reg),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_865_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_865_pp0_iter3_reg),
        .Q(trunc_ln414_1_reg_865_pp0_iter4_reg),
        .R(1'b0));
  FDRE \trunc_ln414_1_reg_865_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_1_reg_865_pp0_iter4_reg),
        .Q(trunc_ln414_1_reg_865_pp0_iter5_reg),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_1_reg_827[0]),
        .Q(trunc_ln674_1_reg_827_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_1_reg_827[1]),
        .Q(trunc_ln674_1_reg_827_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_1_reg_827[2]),
        .Q(trunc_ln674_1_reg_827_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_1_reg_827[3]),
        .Q(trunc_ln674_1_reg_827_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_1_reg_827[4]),
        .Q(trunc_ln674_1_reg_827_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_1_reg_827[5]),
        .Q(trunc_ln674_1_reg_827_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(ap_sig_allocacmp_rem_load[0]),
        .Q(trunc_ln674_1_reg_827[0]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_7 ),
        .Q(trunc_ln674_1_reg_827[1]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_6 ),
        .Q(trunc_ln674_1_reg_827[2]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_5 ),
        .Q(trunc_ln674_1_reg_827[3]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_4 ),
        .Q(trunc_ln674_1_reg_827[4]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(rem_2_reg_8410),
        .D(p_0_in[0]),
        .Q(trunc_ln674_1_reg_827[5]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_835_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1093_reg_817[0]),
        .Q(trunc_ln674_2_reg_835_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_835_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1093_reg_817[1]),
        .Q(trunc_ln674_2_reg_835_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_835_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1093_reg_817[2]),
        .Q(trunc_ln674_2_reg_835_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_835_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1093_reg_817[3]),
        .Q(trunc_ln674_2_reg_835_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_835_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1093_reg_817[4]),
        .Q(trunc_ln674_2_reg_835_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_835_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1093_reg_817[5]),
        .Q(trunc_ln674_2_reg_835_pp0_iter3_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \trunc_ln674_reg_851[4]_i_2 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[4]),
        .I2(rem_2_reg_841[4]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[4]),
        .O(\trunc_ln674_reg_851[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \trunc_ln674_reg_851[4]_i_3 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[3]),
        .I2(rem_2_reg_841[3]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[3]),
        .O(\trunc_ln674_reg_851[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \trunc_ln674_reg_851[4]_i_4 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[2]),
        .I2(rem_2_reg_841[2]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[2]),
        .O(\trunc_ln674_reg_851[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2700000027FFFFFF)) 
    \trunc_ln674_reg_851[4]_i_5 
       (.I0(icmp_ln1084_reg_813),
        .I1(rem_1_reg_871[1]),
        .I2(rem_2_reg_841[1]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I5(rem_fu_94[1]),
        .O(\trunc_ln674_reg_851[4]_i_5_n_0 ));
  FDRE \trunc_ln674_reg_851_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rem_1_reg_871[0]),
        .Q(trunc_ln674_reg_851_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_851[1]),
        .Q(trunc_ln674_reg_851_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_851[2]),
        .Q(trunc_ln674_reg_851_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_851[3]),
        .Q(trunc_ln674_reg_851_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln674_reg_851[4]),
        .Q(trunc_ln674_reg_851_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_846[0]),
        .Q(trunc_ln674_reg_851_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_7 ),
        .Q(trunc_ln674_reg_851[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_6 ),
        .Q(trunc_ln674_reg_851[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_5 ),
        .Q(trunc_ln674_reg_851[3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1090_reg_8590),
        .D(\trunc_ln674_reg_851_reg[4]_i_1_n_4 ),
        .Q(trunc_ln674_reg_851[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln674_reg_851_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_851_reg[4]_i_1_n_0 ,\trunc_ln674_reg_851_reg[4]_i_1_n_1 ,\trunc_ln674_reg_851_reg[4]_i_1_n_2 ,\trunc_ln674_reg_851_reg[4]_i_1_n_3 }),
        .CYINIT(\sub_ln1093_reg_817[0]_i_1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\trunc_ln674_reg_851_reg[4]_i_1_n_4 ,\trunc_ln674_reg_851_reg[4]_i_1_n_5 ,\trunc_ln674_reg_851_reg[4]_i_1_n_6 ,\trunc_ln674_reg_851_reg[4]_i_1_n_7 }),
        .S({\trunc_ln674_reg_851[4]_i_2_n_0 ,\trunc_ln674_reg_851[4]_i_3_n_0 ,\trunc_ln674_reg_851[4]_i_4_n_0 ,\trunc_ln674_reg_851[4]_i_5_n_0 }));
endmodule

module base_threshold_accel_0_0_threshold_accel_Block_split1_proc21
   (start_once_reg,
    start_once_reg_reg_0,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    \mOutPtr_reg[1] ,
    ap_start,
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    start_for_Threshold_0_0_32_32_1_U0_full_n);
  output start_once_reg;
  output start_once_reg_reg_0;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input \mOutPtr_reg[1] ;
  input ap_start;
  input start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  input start_for_Threshold_0_0_32_32_1_U0_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \mOutPtr_reg[1] ;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mOutPtr[1]_i_2__10 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[1] ),
        .I2(ap_start),
        .I3(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I4(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .O(start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_Mat2Axi
   (E,
    push,
    data_vld_reg,
    data_vld_reg_0,
    \icmp_ln878_reg_163_reg[0] ,
    \data_p2_reg[72] ,
    \icmp_ln878_reg_163_reg[0]_0 ,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    D,
    ap_enable_reg_pp0_iter2_reg,
    \SRL_SIG_reg[0][8] ,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEBWE,
    \ap_CS_fsm_reg[1] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    ap_rst_n_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0,
    \tmp_reg_182_reg[31] ,
    ap_clk,
    Q,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    out_mat_cols_c_empty_n,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    grp_Mat2Axi_fu_60_ap_start_reg,
    out_mat_data_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \gmem2_addr_reg_167_reg[61] ,
    \tmp_V_reg_428_reg[7] );
  output [0:0]E;
  output push;
  output data_vld_reg;
  output data_vld_reg_0;
  output \icmp_ln878_reg_163_reg[0] ;
  output [8:0]\data_p2_reg[72] ;
  output \icmp_ln878_reg_163_reg[0]_0 ;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  output [1:0]D;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [70:0]\SRL_SIG_reg[0][8] ;
  output xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEBWE;
  output \ap_CS_fsm_reg[1] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output ap_rst_n_0;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  output [31:0]\tmp_reg_182_reg[31] ;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input [1:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input [8:0]\data_p1_reg[72] ;
  input \data_p1_reg[72]_0 ;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input out_mat_cols_c_empty_n;
  input grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input out_mat_data_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [61:0]\gmem2_addr_reg_167_reg[61] ;
  input [7:0]\tmp_V_reg_428_reg[7] ;

  wire AxiStream2Axi_U0_ap_start;
  wire AxiStream2Axi_U0_n_1;
  wire AxiStream2Axi_U0_n_14;
  wire AxiStream2Axi_U0_n_15;
  wire AxiStream2Axi_U0_n_2;
  wire AxiStream2Axi_U0_n_21;
  wire AxiStream2Axi_U0_n_23;
  wire AxiStream2Axi_U0_n_7;
  wire [1:0]D;
  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire Mat2AxiStream_U0_n_10;
  wire Mat2AxiStream_U0_n_11;
  wire Mat2AxiStream_U0_n_12;
  wire Mat2AxiStream_U0_n_13;
  wire Mat2AxiStream_U0_n_14;
  wire Mat2AxiStream_U0_n_15;
  wire Mat2AxiStream_U0_n_16;
  wire Mat2AxiStream_U0_n_17;
  wire Mat2AxiStream_U0_n_18;
  wire Mat2AxiStream_U0_n_19;
  wire Mat2AxiStream_U0_n_20;
  wire Mat2AxiStream_U0_n_21;
  wire Mat2AxiStream_U0_n_22;
  wire Mat2AxiStream_U0_n_23;
  wire Mat2AxiStream_U0_n_24;
  wire Mat2AxiStream_U0_n_25;
  wire Mat2AxiStream_U0_n_26;
  wire Mat2AxiStream_U0_n_27;
  wire Mat2AxiStream_U0_n_28;
  wire Mat2AxiStream_U0_n_29;
  wire Mat2AxiStream_U0_n_3;
  wire Mat2AxiStream_U0_n_30;
  wire Mat2AxiStream_U0_n_31;
  wire Mat2AxiStream_U0_n_32;
  wire Mat2AxiStream_U0_n_33;
  wire Mat2AxiStream_U0_n_34;
  wire Mat2AxiStream_U0_n_4;
  wire Mat2AxiStream_U0_n_5;
  wire Mat2AxiStream_U0_n_6;
  wire Mat2AxiStream_U0_n_7;
  wire Mat2AxiStream_U0_n_8;
  wire Mat2AxiStream_U0_n_9;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire Mat2Axi_entry16_U0_n_1;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [70:0]\SRL_SIG_reg[0][8] ;
  wire [0:0]WEBWE;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_ready;
  wire addrbound_U0_ap_start;
  wire addrbound_U0_n_1;
  wire addrbound_U0_n_2;
  wire addrbound_U0_n_4;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_CS_fsm_state10;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_3;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire [1:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  wire axibound_V_U_n_20;
  wire axibound_V_U_n_21;
  wire cols_c13_U_n_10;
  wire cols_c13_U_n_11;
  wire cols_c13_U_n_12;
  wire cols_c13_U_n_13;
  wire cols_c13_U_n_14;
  wire cols_c13_U_n_15;
  wire cols_c13_U_n_16;
  wire cols_c13_U_n_17;
  wire cols_c13_U_n_18;
  wire cols_c13_U_n_19;
  wire cols_c13_U_n_2;
  wire cols_c13_U_n_20;
  wire cols_c13_U_n_21;
  wire cols_c13_U_n_22;
  wire cols_c13_U_n_23;
  wire cols_c13_U_n_24;
  wire cols_c13_U_n_3;
  wire cols_c13_U_n_4;
  wire cols_c13_U_n_5;
  wire cols_c13_U_n_6;
  wire cols_c13_U_n_7;
  wire cols_c13_U_n_8;
  wire cols_c13_U_n_9;
  wire cols_c13_empty_n;
  wire cols_c13_full_n;
  wire cols_c_U_n_10;
  wire cols_c_U_n_11;
  wire cols_c_U_n_12;
  wire cols_c_U_n_13;
  wire cols_c_U_n_14;
  wire cols_c_U_n_15;
  wire cols_c_U_n_16;
  wire cols_c_U_n_17;
  wire cols_c_U_n_18;
  wire cols_c_U_n_19;
  wire cols_c_U_n_2;
  wire cols_c_U_n_20;
  wire cols_c_U_n_21;
  wire cols_c_U_n_22;
  wire cols_c_U_n_23;
  wire cols_c_U_n_3;
  wire cols_c_U_n_4;
  wire cols_c_U_n_5;
  wire cols_c_U_n_6;
  wire cols_c_U_n_7;
  wire cols_c_U_n_8;
  wire cols_c_U_n_9;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire \cols_c_i_U/shiftReg_ce ;
  wire [8:0]data;
  wire [8:0]\data_p1_reg[72] ;
  wire \data_p1_reg[72]_0 ;
  wire [8:0]\data_p2_reg[72] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire [63:2]dout_c_dout;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire empty_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [61:0]\gmem2_addr_reg_167_reg[61] ;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire [2:0]i_V_reg_105_reg;
  wire icmp_ln878_fu_116_p2;
  wire \icmp_ln878_reg_163_reg[0] ;
  wire \icmp_ln878_reg_163_reg[0]_0 ;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire ldata_U_n_10;
  wire ldata_U_n_11;
  wire ldata_U_n_12;
  wire ldata_U_n_13;
  wire ldata_U_n_14;
  wire ldata_U_n_15;
  wire ldata_U_n_16;
  wire ldata_U_n_17;
  wire ldata_U_n_18;
  wire ldata_U_n_19;
  wire ldata_U_n_2;
  wire ldata_U_n_20;
  wire ldata_U_n_21;
  wire ldata_U_n_22;
  wire ldata_U_n_23;
  wire ldata_U_n_24;
  wire ldata_U_n_25;
  wire ldata_U_n_26;
  wire ldata_U_n_27;
  wire ldata_U_n_28;
  wire ldata_U_n_29;
  wire ldata_U_n_3;
  wire ldata_U_n_30;
  wire ldata_U_n_31;
  wire ldata_U_n_32;
  wire ldata_U_n_33;
  wire ldata_U_n_4;
  wire ldata_U_n_5;
  wire ldata_U_n_6;
  wire ldata_U_n_7;
  wire ldata_U_n_8;
  wire ldata_U_n_9;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c_empty_n;
  wire p_11_in;
  wire p_channel_U_n_10;
  wire p_channel_U_n_11;
  wire p_channel_U_n_12;
  wire p_channel_U_n_13;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_2;
  wire p_channel_U_n_20;
  wire p_channel_U_n_3;
  wire p_channel_U_n_4;
  wire p_channel_U_n_5;
  wire p_channel_U_n_6;
  wire p_channel_U_n_7;
  wire p_channel_U_n_8;
  wire p_channel_U_n_9;
  wire push;
  wire rows_c12_U_n_10;
  wire rows_c12_U_n_11;
  wire rows_c12_U_n_12;
  wire rows_c12_U_n_13;
  wire rows_c12_U_n_14;
  wire rows_c12_U_n_15;
  wire rows_c12_U_n_16;
  wire rows_c12_U_n_17;
  wire rows_c12_U_n_18;
  wire rows_c12_U_n_19;
  wire rows_c12_U_n_2;
  wire rows_c12_U_n_20;
  wire rows_c12_U_n_21;
  wire rows_c12_U_n_22;
  wire rows_c12_U_n_23;
  wire rows_c12_U_n_24;
  wire rows_c12_U_n_25;
  wire rows_c12_U_n_3;
  wire rows_c12_U_n_4;
  wire rows_c12_U_n_5;
  wire rows_c12_U_n_6;
  wire rows_c12_U_n_7;
  wire rows_c12_U_n_8;
  wire rows_c12_U_n_9;
  wire rows_c12_empty_n;
  wire rows_c12_full_n;
  wire rows_c_U_n_10;
  wire rows_c_U_n_11;
  wire rows_c_U_n_12;
  wire rows_c_U_n_13;
  wire rows_c_U_n_14;
  wire rows_c_U_n_15;
  wire rows_c_U_n_16;
  wire rows_c_U_n_17;
  wire rows_c_U_n_18;
  wire rows_c_U_n_19;
  wire rows_c_U_n_2;
  wire rows_c_U_n_20;
  wire rows_c_U_n_21;
  wire rows_c_U_n_22;
  wire rows_c_U_n_23;
  wire rows_c_U_n_3;
  wire rows_c_U_n_4;
  wire rows_c_U_n_5;
  wire rows_c_U_n_6;
  wire rows_c_U_n_7;
  wire rows_c_U_n_8;
  wire rows_c_U_n_9;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_U_n_2;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire [7:0]\tmp_V_reg_428_reg[7] ;
  wire [31:0]\tmp_reg_182_reg[31] ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  base_threshold_accel_0_0_threshold_accel_AxiStream2Axi AxiStream2Axi_U0
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state10,AxiStream2Axi_U0_n_7}),
        .S(axibound_V_U_n_20),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[7]_0 (AxiStream2Axi_U0_n_14),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .ap_enable_reg_pp0_iter1_reg_0(AxiStream2Axi_U0_n_1),
        .ap_enable_reg_pp0_iter1_reg_1(AxiStream2Axi_U0_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .dout_c_empty_n(dout_c_empty_n),
        .empty_n_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg),
        .empty_n_reg_0(empty_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem2_addr_reg_167_reg[61]_0 (\SRL_SIG_reg[0][8] [61:0]),
        .grp_Mat2Axi_fu_60_ap_done(grp_Mat2Axi_fu_60_ap_done),
        .\i_V_reg_105_reg[2]_0 (i_V_reg_105_reg),
        .icmp_ln1402_fu_152_p2_carry_0(\SRL_SIG_reg[0][8] [70:65]),
        .icmp_ln878_fu_116_p2(icmp_ln878_fu_116_p2),
        .\icmp_ln878_reg_163_reg[0]_0 (AxiStream2Axi_U0_n_2),
        .\icmp_ln878_reg_163_reg[0]_1 (\icmp_ln878_reg_163_reg[0] ),
        .\icmp_ln878_reg_163_reg[0]_2 (\icmp_ln878_reg_163_reg[0]_0 ),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(AxiStream2Axi_U0_n_15),
        .internal_empty_n_reg_0(AxiStream2Axi_U0_n_23),
        .ldata_empty_n(ldata_empty_n),
        .out(dout_c_dout),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .p_11_in(p_11_in),
        .push(push),
        .shiftReg_ce(shiftReg_ce_1),
        .\tmp_reg_182_reg[31]_0 (\tmp_reg_182_reg[31] ),
        .\tmp_reg_182_reg[31]_1 ({ldata_U_n_2,ldata_U_n_3,ldata_U_n_4,ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9,ldata_U_n_10,ldata_U_n_11,ldata_U_n_12,ldata_U_n_13,ldata_U_n_14,ldata_U_n_15,ldata_U_n_16,ldata_U_n_17,ldata_U_n_18,ldata_U_n_19,ldata_U_n_20,ldata_U_n_21,ldata_U_n_22,ldata_U_n_23,ldata_U_n_24,ldata_U_n_25,ldata_U_n_26,ldata_U_n_27,ldata_U_n_28,ldata_U_n_29,ldata_U_n_30,ldata_U_n_31,ldata_U_n_32,ldata_U_n_33}),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  base_threshold_accel_0_0_threshold_accel_Mat2AxiStream Mat2AxiStream_U0
       (.D({Mat2AxiStream_U0_n_3,Mat2AxiStream_U0_n_4,Mat2AxiStream_U0_n_5,Mat2AxiStream_U0_n_6,Mat2AxiStream_U0_n_7,Mat2AxiStream_U0_n_8,Mat2AxiStream_U0_n_9,Mat2AxiStream_U0_n_10,Mat2AxiStream_U0_n_11,Mat2AxiStream_U0_n_12,Mat2AxiStream_U0_n_13,Mat2AxiStream_U0_n_14,Mat2AxiStream_U0_n_15,Mat2AxiStream_U0_n_16,Mat2AxiStream_U0_n_17,Mat2AxiStream_U0_n_18,Mat2AxiStream_U0_n_19,Mat2AxiStream_U0_n_20,Mat2AxiStream_U0_n_21,Mat2AxiStream_U0_n_22,Mat2AxiStream_U0_n_23,Mat2AxiStream_U0_n_24,Mat2AxiStream_U0_n_25,Mat2AxiStream_U0_n_26,Mat2AxiStream_U0_n_27,Mat2AxiStream_U0_n_28,Mat2AxiStream_U0_n_29,Mat2AxiStream_U0_n_30,Mat2AxiStream_U0_n_31,Mat2AxiStream_U0_n_32,Mat2AxiStream_U0_n_33,Mat2AxiStream_U0_n_34}),
        .E(ap_enable_reg_pp0_iter2_reg),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .\SRL_SIG_reg[0][31] ({rows_c12_U_n_4,rows_c12_U_n_5,rows_c12_U_n_6,rows_c12_U_n_7,rows_c12_U_n_8,rows_c12_U_n_9,rows_c12_U_n_10,rows_c12_U_n_11,rows_c12_U_n_12,rows_c12_U_n_13,rows_c12_U_n_14,rows_c12_U_n_15,rows_c12_U_n_16,rows_c12_U_n_17,rows_c12_U_n_18,rows_c12_U_n_19,rows_c12_U_n_20,rows_c12_U_n_21,rows_c12_U_n_22,rows_c12_U_n_23,rows_c12_U_n_24,rows_c_U_n_2,rows_c_U_n_3,rows_c_U_n_4,rows_c_U_n_5,rows_c_U_n_6,rows_c_U_n_7,rows_c_U_n_8,rows_c_U_n_9,rows_c_U_n_10,rows_c_U_n_11,rows_c_U_n_12}),
        .\SRL_SIG_reg[0][31]_0 ({cols_c13_U_n_4,cols_c13_U_n_5,cols_c13_U_n_6,cols_c13_U_n_7,cols_c13_U_n_8,cols_c13_U_n_9,cols_c13_U_n_10,cols_c13_U_n_11,cols_c13_U_n_12,cols_c13_U_n_13,cols_c13_U_n_14,cols_c13_U_n_15,cols_c13_U_n_16,cols_c13_U_n_17,cols_c13_U_n_18,cols_c13_U_n_19,cols_c13_U_n_20,cols_c13_U_n_21,cols_c13_U_n_22,cols_c13_U_n_23,cols_c13_U_n_24,cols_c_U_n_2,cols_c_U_n_3,cols_c_U_n_4,cols_c_U_n_5,cols_c_U_n_6,cols_c_U_n_7,cols_c_U_n_8,cols_c_U_n_9,cols_c_U_n_10,cols_c_U_n_11,cols_c_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_empty_n(cols_c13_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .ldata_full_n(ldata_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg[1]),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .rows_c12_empty_n(rows_c12_empty_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce),
        .\tmp_V_reg_428_reg[7] (\tmp_V_reg_428_reg[7] ));
  base_threshold_accel_0_0_threshold_accel_Mat2Axi_Block_split35_proc Mat2Axi_Block_split35_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(axibound_V_U_n_21),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_12),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_13),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_14),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_15),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_16),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_17),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_18),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_11),
        .\ap_return_preg_reg[8]_1 (p_channel_U_n_20),
        .ap_rst_n_inv(ap_rst_n_inv));
  base_threshold_accel_0_0_threshold_accel_Mat2Axi_entry16 Mat2Axi_entry16_U0
       (.E(Mat2Axi_entry16_U0_n_1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg[1]),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .cols_c13_full_n(cols_c13_full_n),
        .cols_c_full_n(cols_c_full_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_60_ap_done(grp_Mat2Axi_fu_60_ap_done),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .rows_c12_full_n(rows_c12_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(\cols_c_i_U/shiftReg_ce ),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(rows_c12_U_n_25),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  base_threshold_accel_0_0_threshold_accel_addrbound addrbound_U0
       (.A({rows_c_U_n_13,rows_c_U_n_14,rows_c_U_n_15,rows_c_U_n_16,rows_c_U_n_17,rows_c_U_n_18,rows_c_U_n_19,rows_c_U_n_20,rows_c_U_n_21,rows_c_U_n_22,rows_c_U_n_23}),
        .B({cols_c_U_n_13,cols_c_U_n_14,cols_c_U_n_15,cols_c_U_n_16,cols_c_U_n_17,cols_c_U_n_18,cols_c_U_n_19,cols_c_U_n_20,cols_c_U_n_21,cols_c_U_n_22,cols_c_U_n_23}),
        .D(data),
        .E(addrbound_U0_n_1),
        .Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_3),
        .ap_done_reg_reg_0(addrbound_U0_n_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .internal_empty_n_reg(addrbound_U0_n_2),
        .rows_c_empty_n(rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x axibound_V_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10}),
        .Mat2Axi_Block_split35_proc_U0_ap_start(Mat2Axi_Block_split35_proc_U0_ap_start),
        .Q(ap_CS_fsm_state10),
        .S(axibound_V_U_n_20),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] [70:62]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .gmem2_BVALID(gmem2_BVALID),
        .icmp_ln1402_fu_152_p2_carry(i_V_reg_105_reg),
        .icmp_ln878_fu_116_p2(icmp_ln878_fu_116_p2),
        .internal_full_n_reg_0(axibound_V_U_n_21),
        .internal_full_n_reg_1(AxiStream2Axi_U0_n_23),
        .\mOutPtr_reg[0]_0 (AxiStream2Axi_U0_n_2),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_14));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0 cols_c13_U
       (.E(Mat2Axi_entry16_U0_n_1),
        .Q({cols_c13_U_n_2,cols_c13_U_n_3}),
        .\SRL_SIG_reg[0][31] ({cols_c13_U_n_4,cols_c13_U_n_5,cols_c13_U_n_6,cols_c13_U_n_7,cols_c13_U_n_8,cols_c13_U_n_9,cols_c13_U_n_10,cols_c13_U_n_11,cols_c13_U_n_12,cols_c13_U_n_13,cols_c13_U_n_14,cols_c13_U_n_15,cols_c13_U_n_16,cols_c13_U_n_17,cols_c13_U_n_18,cols_c13_U_n_19,cols_c13_U_n_20,cols_c13_U_n_21,cols_c13_U_n_22,cols_c13_U_n_23,cols_c13_U_n_24}),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] [31:11]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_empty_n(cols_c13_empty_n),
        .cols_c13_full_n(cols_c13_full_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S cols_c_U
       (.B({cols_c_U_n_13,cols_c_U_n_14,cols_c_U_n_15,cols_c_U_n_16,cols_c_U_n_17,cols_c_U_n_18,cols_c_U_n_19,cols_c_U_n_20,cols_c_U_n_21,cols_c_U_n_22,cols_c_U_n_23}),
        .E(addrbound_U0_n_1),
        .Q({cols_c13_U_n_2,cols_c13_U_n_3}),
        .\SRL_SIG_reg[0][10] ({cols_c_U_n_2,cols_c_U_n_3,cols_c_U_n_4,cols_c_U_n_5,cols_c_U_n_6,cols_c_U_n_7,cols_c_U_n_8,cols_c_U_n_9,cols_c_U_n_10,cols_c_U_n_11,cols_c_U_n_12}),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][31] [10:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .internal_full_n_reg_0(addrbound_U0_n_4),
        .\mOutPtr_reg[1]_0 (addrbound_U0_n_2),
        .shiftReg_ce(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x dout_c_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .Q(AxiStream2Axi_U0_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_c_empty_n(dout_c_empty_n),
        .dout_c_full_n(dout_c_full_n),
        .\gmem2_addr_reg_167_reg[61] (\gmem2_addr_reg_167_reg[61] ),
        .\mOutPtr_reg[2]_0 (AxiStream2Axi_U0_n_15),
        .out(dout_c_dout),
        .shiftReg_ce(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6 ldata_U
       (.D({Mat2AxiStream_U0_n_3,Mat2AxiStream_U0_n_4,Mat2AxiStream_U0_n_5,Mat2AxiStream_U0_n_6,Mat2AxiStream_U0_n_7,Mat2AxiStream_U0_n_8,Mat2AxiStream_U0_n_9,Mat2AxiStream_U0_n_10,Mat2AxiStream_U0_n_11,Mat2AxiStream_U0_n_12,Mat2AxiStream_U0_n_13,Mat2AxiStream_U0_n_14,Mat2AxiStream_U0_n_15,Mat2AxiStream_U0_n_16,Mat2AxiStream_U0_n_17,Mat2AxiStream_U0_n_18,Mat2AxiStream_U0_n_19,Mat2AxiStream_U0_n_20,Mat2AxiStream_U0_n_21,Mat2AxiStream_U0_n_22,Mat2AxiStream_U0_n_23,Mat2AxiStream_U0_n_24,Mat2AxiStream_U0_n_25,Mat2AxiStream_U0_n_26,Mat2AxiStream_U0_n_27,Mat2AxiStream_U0_n_28,Mat2AxiStream_U0_n_29,Mat2AxiStream_U0_n_30,Mat2AxiStream_U0_n_31,Mat2AxiStream_U0_n_32,Mat2AxiStream_U0_n_33,Mat2AxiStream_U0_n_34}),
        .\SRL_SIG_reg[0][31] ({ldata_U_n_2,ldata_U_n_3,ldata_U_n_4,ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9,ldata_U_n_10,ldata_U_n_11,ldata_U_n_12,ldata_U_n_13,ldata_U_n_14,ldata_U_n_15,ldata_U_n_16,ldata_U_n_17,ldata_U_n_18,ldata_U_n_19,ldata_U_n_20,ldata_U_n_21,ldata_U_n_22,ldata_U_n_23,ldata_U_n_24,ldata_U_n_25,ldata_U_n_26,ldata_U_n_27,ldata_U_n_28,ldata_U_n_29,ldata_U_n_30,ldata_U_n_31,ldata_U_n_32,ldata_U_n_33}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(AxiStream2Axi_U0_n_21),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_1),
        .p_11_in(p_11_in),
        .shiftReg_ce(shiftReg_ce));
  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7 p_channel_U
       (.D({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10}),
        .Mat2Axi_Block_split35_proc_U0_ap_start(Mat2Axi_Block_split35_proc_U0_ap_start),
        .Q(addrbound_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_12),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_13),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_14),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_15),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_16),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_17),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_18),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_20),
        .\SRL_SIG_reg[0][8]_0 (data),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_0(ap_done_reg_3),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_11),
        .shiftReg_ce(shiftReg_ce_2));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8 rows_c12_U
       (.E(Mat2Axi_entry16_U0_n_1),
        .Q({rows_c12_U_n_2,rows_c12_U_n_3}),
        .\SRL_SIG_reg[0][31] ({rows_c12_U_n_4,rows_c12_U_n_5,rows_c12_U_n_6,rows_c12_U_n_7,rows_c12_U_n_8,rows_c12_U_n_9,rows_c12_U_n_10,rows_c12_U_n_11,rows_c12_U_n_12,rows_c12_U_n_13,rows_c12_U_n_14,rows_c12_U_n_15,rows_c12_U_n_16,rows_c12_U_n_17,rows_c12_U_n_18,rows_c12_U_n_19,rows_c12_U_n_20,rows_c12_U_n_21,rows_c12_U_n_22,rows_c12_U_n_23,rows_c12_U_n_24}),
        .\SRL_SIG_reg[0][31]_0 (Q[31:11]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_full_n(cols_c13_full_n),
        .cols_c_full_n(cols_c_full_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(rows_c12_U_n_25),
        .rows_c12_empty_n(rows_c12_empty_n),
        .rows_c12_full_n(rows_c12_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
  base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9 rows_c_U
       (.A({rows_c_U_n_13,rows_c_U_n_14,rows_c_U_n_15,rows_c_U_n_16,rows_c_U_n_17,rows_c_U_n_18,rows_c_U_n_19,rows_c_U_n_20,rows_c_U_n_21,rows_c_U_n_22,rows_c_U_n_23}),
        .E(addrbound_U0_n_1),
        .Q(Q[10:0]),
        .\SRL_SIG_reg[0][10] ({rows_c_U_n_2,rows_c_U_n_3,rows_c_U_n_4,rows_c_U_n_5,rows_c_U_n_6,rows_c_U_n_7,rows_c_U_n_8,rows_c_U_n_9,rows_c_U_n_10,rows_c_U_n_11,rows_c_U_n_12}),
        .\SRL_SIG_reg[0][10]_0 ({rows_c12_U_n_2,rows_c12_U_n_3}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(addrbound_U0_n_4),
        .\mOutPtr_reg[1]_0 (addrbound_U0_n_2),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_start_for_Mat2AxiStream_U0 start_for_Mat2AxiStream_U0_U
       (.Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .\mOutPtr_reg[1]_0 (start_for_addrbound_U0_U_n_2),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
  base_threshold_accel_0_0_threshold_accel_start_for_addrbound_U0 start_for_addrbound_U0_U
       (.Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .internal_full_n_reg_0(start_for_addrbound_U0_U_n_2),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module base_threshold_accel_0_0_threshold_accel_Mat2AxiStream
   (shiftReg_ce,
    shiftReg_ce_0,
    E,
    D,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Mat2AxiStream_U0_ap_start,
    rows_c12_empty_n,
    cols_c13_empty_n,
    ldata_full_n,
    out_mat_data_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \tmp_V_reg_428_reg[7] );
  output shiftReg_ce;
  output shiftReg_ce_0;
  output [0:0]E;
  output [31:0]D;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input Mat2AxiStream_U0_ap_start;
  input rows_c12_empty_n;
  input cols_c13_empty_n;
  input ldata_full_n;
  input out_mat_data_empty_n;
  input [0:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [7:0]\tmp_V_reg_428_reg[7] ;

  wire [31:0]D;
  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_cols_bound_per_npc_read;
  wire MatStream2AxiStream_U0_n_35;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_empty_n;
  wire cols_c_i_U_n_10;
  wire cols_c_i_U_n_11;
  wire cols_c_i_U_n_12;
  wire cols_c_i_U_n_13;
  wire cols_c_i_U_n_14;
  wire cols_c_i_U_n_15;
  wire cols_c_i_U_n_16;
  wire cols_c_i_U_n_17;
  wire cols_c_i_U_n_18;
  wire cols_c_i_U_n_19;
  wire cols_c_i_U_n_2;
  wire cols_c_i_U_n_20;
  wire cols_c_i_U_n_21;
  wire cols_c_i_U_n_22;
  wire cols_c_i_U_n_23;
  wire cols_c_i_U_n_24;
  wire cols_c_i_U_n_25;
  wire cols_c_i_U_n_26;
  wire cols_c_i_U_n_27;
  wire cols_c_i_U_n_28;
  wire cols_c_i_U_n_29;
  wire cols_c_i_U_n_3;
  wire cols_c_i_U_n_30;
  wire cols_c_i_U_n_31;
  wire cols_c_i_U_n_32;
  wire cols_c_i_U_n_33;
  wire cols_c_i_U_n_4;
  wire cols_c_i_U_n_5;
  wire cols_c_i_U_n_6;
  wire cols_c_i_U_n_7;
  wire cols_c_i_U_n_8;
  wire cols_c_i_U_n_9;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire last_blk_pxl_width13_U0_ap_continue;
  wire last_blk_pxl_width13_U0_n_3;
  wire last_blk_pxl_width13_U0_n_4;
  wire ldata_full_n;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_data_empty_n;
  wire p_channel_U_n_0;
  wire [3:3]p_channel_dout;
  wire rows_c12_empty_n;
  wire rows_c_i_U_n_10;
  wire rows_c_i_U_n_11;
  wire rows_c_i_U_n_12;
  wire rows_c_i_U_n_13;
  wire rows_c_i_U_n_14;
  wire rows_c_i_U_n_15;
  wire rows_c_i_U_n_16;
  wire rows_c_i_U_n_17;
  wire rows_c_i_U_n_18;
  wire rows_c_i_U_n_19;
  wire rows_c_i_U_n_2;
  wire rows_c_i_U_n_20;
  wire rows_c_i_U_n_21;
  wire rows_c_i_U_n_22;
  wire rows_c_i_U_n_23;
  wire rows_c_i_U_n_24;
  wire rows_c_i_U_n_25;
  wire rows_c_i_U_n_26;
  wire rows_c_i_U_n_27;
  wire rows_c_i_U_n_28;
  wire rows_c_i_U_n_29;
  wire rows_c_i_U_n_3;
  wire rows_c_i_U_n_30;
  wire rows_c_i_U_n_31;
  wire rows_c_i_U_n_32;
  wire rows_c_i_U_n_33;
  wire rows_c_i_U_n_4;
  wire rows_c_i_U_n_5;
  wire rows_c_i_U_n_6;
  wire rows_c_i_U_n_7;
  wire rows_c_i_U_n_8;
  wire rows_c_i_U_n_9;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [7:0]\tmp_V_reg_428_reg[7] ;

  base_threshold_accel_0_0_threshold_accel_MatStream2AxiStream MatStream2AxiStream_U0
       (.A({rows_c_i_U_n_2,rows_c_i_U_n_3,rows_c_i_U_n_4,rows_c_i_U_n_5,rows_c_i_U_n_6,rows_c_i_U_n_7,rows_c_i_U_n_8,rows_c_i_U_n_9,rows_c_i_U_n_10,rows_c_i_U_n_11,rows_c_i_U_n_12,rows_c_i_U_n_13,rows_c_i_U_n_14,rows_c_i_U_n_15,rows_c_i_U_n_16,rows_c_i_U_n_17,rows_c_i_U_n_18}),
        .D({cols_c_i_U_n_2,cols_c_i_U_n_3,cols_c_i_U_n_4,cols_c_i_U_n_5,cols_c_i_U_n_6,cols_c_i_U_n_7,cols_c_i_U_n_8,cols_c_i_U_n_9,cols_c_i_U_n_10,cols_c_i_U_n_11,cols_c_i_U_n_12,cols_c_i_U_n_13,cols_c_i_U_n_14,cols_c_i_U_n_15,cols_c_i_U_n_16,cols_c_i_U_n_17,cols_c_i_U_n_18,cols_c_i_U_n_19,cols_c_i_U_n_20,cols_c_i_U_n_21,cols_c_i_U_n_22,cols_c_i_U_n_23,cols_c_i_U_n_24,cols_c_i_U_n_25,cols_c_i_U_n_26,cols_c_i_U_n_27,cols_c_i_U_n_28,cols_c_i_U_n_29,cols_c_i_U_n_30,cols_c_i_U_n_31,cols_c_i_U_n_32,cols_c_i_U_n_33}),
        .E(E),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .MatStream2AxiStream_U0_cols_bound_per_npc_read(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg(MatStream2AxiStream_U0_n_35),
        .internal_empty_n_reg_0(internal_empty_n_reg),
        .internal_empty_n_reg_1(internal_empty_n_reg_0),
        .ldata_full_n(ldata_full_n),
        .\localbuffer_V_fu_80_reg[31]_0 (D),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .p_channel_dout(p_channel_dout),
        .\rows_read_reg_366_reg[31]_0 ({rows_c_i_U_n_19,rows_c_i_U_n_20,rows_c_i_U_n_21,rows_c_i_U_n_22,rows_c_i_U_n_23,rows_c_i_U_n_24,rows_c_i_U_n_25,rows_c_i_U_n_26,rows_c_i_U_n_27,rows_c_i_U_n_28,rows_c_i_U_n_29,rows_c_i_U_n_30,rows_c_i_U_n_31,rows_c_i_U_n_32,rows_c_i_U_n_33}),
        .shiftReg_ce_0(shiftReg_ce_0),
        .\tmp_V_reg_428_reg[7]_0 (\tmp_V_reg_428_reg[7] ));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x cols_c_i_U
       (.D({cols_c_i_U_n_2,cols_c_i_U_n_3,cols_c_i_U_n_4,cols_c_i_U_n_5,cols_c_i_U_n_6,cols_c_i_U_n_7,cols_c_i_U_n_8,cols_c_i_U_n_9,cols_c_i_U_n_10,cols_c_i_U_n_11,cols_c_i_U_n_12,cols_c_i_U_n_13,cols_c_i_U_n_14,cols_c_i_U_n_15,cols_c_i_U_n_16,cols_c_i_U_n_17,cols_c_i_U_n_18,cols_c_i_U_n_19,cols_c_i_U_n_20,cols_c_i_U_n_21,cols_c_i_U_n_22,cols_c_i_U_n_23,cols_c_i_U_n_24,cols_c_i_U_n_25,cols_c_i_U_n_26,cols_c_i_U_n_27,cols_c_i_U_n_28,cols_c_i_U_n_29,cols_c_i_U_n_30,cols_c_i_U_n_31,cols_c_i_U_n_32,cols_c_i_U_n_33}),
        .E(shiftReg_ce),
        .MatStream2AxiStream_U0_cols_bound_per_npc_read(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .cols_c_i_full_n(cols_c_i_full_n),
        .\mOutPtr_reg[1]_0 (last_blk_pxl_width13_U0_n_3));
  base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width13 last_blk_pxl_width13_U0
       (.E(shiftReg_ce),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c13_empty_n(cols_c13_empty_n),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .cols_c_i_full_n(cols_c_i_full_n),
        .internal_empty_n_reg(last_blk_pxl_width13_U0_n_3),
        .last_blk_pxl_width13_U0_ap_continue(last_blk_pxl_width13_U0_ap_continue),
        .\return_r_preg_reg[3]_0 (last_blk_pxl_width13_U0_n_4),
        .rows_c12_empty_n(rows_c12_empty_n),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .rows_c_i_full_n(rows_c_i_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S p_channel_U
       (.E(shiftReg_ce),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .MatStream2AxiStream_U0_cols_bound_per_npc_read(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_0),
        .\SRL_SIG_reg[0][3]_0 (last_blk_pxl_width13_U0_n_4),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .last_blk_pxl_width13_U0_ap_continue(last_blk_pxl_width13_U0_ap_continue),
        .\mOutPtr_reg[1]_0 (MatStream2AxiStream_U0_n_35),
        .p_channel_dout(p_channel_dout),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce_1));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14 rows_c_i_U
       (.A({rows_c_i_U_n_2,rows_c_i_U_n_3,rows_c_i_U_n_4,rows_c_i_U_n_5,rows_c_i_U_n_6,rows_c_i_U_n_7,rows_c_i_U_n_8,rows_c_i_U_n_9,rows_c_i_U_n_10,rows_c_i_U_n_11,rows_c_i_U_n_12,rows_c_i_U_n_13,rows_c_i_U_n_14,rows_c_i_U_n_15,rows_c_i_U_n_16,rows_c_i_U_n_17,rows_c_i_U_n_18}),
        .E(shiftReg_ce),
        .MatStream2AxiStream_U0_cols_bound_per_npc_read(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .\SRL_SIG_reg[0][31] ({rows_c_i_U_n_19,rows_c_i_U_n_20,rows_c_i_U_n_21,rows_c_i_U_n_22,rows_c_i_U_n_23,rows_c_i_U_n_24,rows_c_i_U_n_25,rows_c_i_U_n_26,rows_c_i_U_n_27,rows_c_i_U_n_28,rows_c_i_U_n_29,rows_c_i_U_n_30,rows_c_i_U_n_31,rows_c_i_U_n_32,rows_c_i_U_n_33}),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (last_blk_pxl_width13_U0_n_3),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .rows_c_i_full_n(rows_c_i_full_n));
endmodule

module base_threshold_accel_0_0_threshold_accel_Mat2Axi_Block_split35_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[8]_1 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [8:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[8]_1 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [8:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[8]_1 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[8]_0 ),
        .D(\ap_return_preg_reg[8]_1 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_Mat2Axi_entry16
   (start_once_reg,
    E,
    shiftReg_ce,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk,
    shiftReg_ce_0,
    cols_c_full_n,
    dout_c_full_n,
    rows_c_full_n,
    cols_c13_full_n,
    rows_c12_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_for_Mat2AxiStream_U0_full_n,
    start_for_addrbound_U0_full_n,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    ap_rst_n,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    grp_Mat2Axi_fu_60_ap_done,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0);
  output start_once_reg;
  output [0:0]E;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_0;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;
  input shiftReg_ce_0;
  input cols_c_full_n;
  input dout_c_full_n;
  input rows_c_full_n;
  input cols_c13_full_n;
  input rows_c12_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_for_Mat2AxiStream_U0_full_n;
  input start_for_addrbound_U0_full_n;
  input [0:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  input grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input ap_rst_n;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input grp_Mat2Axi_fu_60_ap_done;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;

  wire [0:0]E;
  wire \SRL_SIG_reg[3][2]_srl4_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire [0:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  wire cols_c13_full_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire rows_c12_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[3][2]_srl4_i_4__0_n_0 ),
        .I1(cols_c_full_n),
        .I2(dout_c_full_n),
        .I3(rows_c_full_n),
        .I4(cols_c13_full_n),
        .I5(rows_c12_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hA888)) 
    \SRL_SIG_reg[3][2]_srl4_i_4__0 
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg),
        .I1(start_once_reg),
        .I2(start_for_Mat2AxiStream_U0_full_n),
        .I3(start_for_addrbound_U0_full_n),
        .O(\SRL_SIG_reg[3][2]_srl4_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h02020200AAAAAA00)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .I4(grp_Mat2Axi_fu_60_ap_done),
        .I5(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_i_1
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0),
        .O(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Mat2Axi_fu_60_ap_start_reg_i_1
       (.I0(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg),
        .I1(shiftReg_ce),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(grp_Mat2Axi_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__9 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_MatStream2AxiStream
   (Q,
    shiftReg_ce_0,
    E,
    \localbuffer_V_fu_80_reg[31]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    ap_clk,
    D,
    A,
    p_channel_dout,
    ap_rst_n_inv,
    ap_rst_n,
    MatStream2AxiStream_U0_cols_bound_per_npc_read,
    ldata_full_n,
    out_mat_data_empty_n,
    MatStream2AxiStream_U0_ap_start,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \rows_read_reg_366_reg[31]_0 ,
    \tmp_V_reg_428_reg[7]_0 );
  output [0:0]Q;
  output shiftReg_ce_0;
  output [0:0]E;
  output [31:0]\localbuffer_V_fu_80_reg[31]_0 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output mOutPtr110_out;
  output internal_empty_n_reg_1;
  input ap_clk;
  input [31:0]D;
  input [16:0]A;
  input [0:0]p_channel_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input MatStream2AxiStream_U0_cols_bound_per_npc_read;
  input ldata_full_n;
  input out_mat_data_empty_n;
  input MatStream2AxiStream_U0_ap_start;
  input [0:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [14:0]\rows_read_reg_366_reg[31]_0 ;
  input [7:0]\tmp_V_reg_428_reg[7]_0 ;

  wire [16:0]A;
  wire [31:0]D;
  wire [0:0]E;
  wire MatStream2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_cols_bound_per_npc_read;
  wire [0:0]Q;
  wire \SRL_SIG[0][31]_i_3_n_0 ;
  wire \SRL_SIG[0][31]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_2__4_n_0 ;
  wire \ap_CS_fsm[9]_i_2__1_n_0 ;
  wire \ap_CS_fsm[9]_i_3__0_n_0 ;
  wire \ap_CS_fsm[9]_i_4__0_n_0 ;
  wire \ap_CS_fsm[9]_i_5__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bLast_fu_230_p2_carry__0_i_1_n_0;
  wire bLast_fu_230_p2_carry__0_i_2_n_0;
  wire bLast_fu_230_p2_carry__0_i_3_n_0;
  wire bLast_fu_230_p2_carry__0_i_4_n_0;
  wire bLast_fu_230_p2_carry__0_i_5_n_0;
  wire bLast_fu_230_p2_carry__0_i_6_n_0;
  wire bLast_fu_230_p2_carry__0_i_7_n_0;
  wire bLast_fu_230_p2_carry__0_i_8_n_0;
  wire bLast_fu_230_p2_carry__0_n_0;
  wire bLast_fu_230_p2_carry__0_n_1;
  wire bLast_fu_230_p2_carry__0_n_2;
  wire bLast_fu_230_p2_carry__0_n_3;
  wire bLast_fu_230_p2_carry__1_i_1_n_0;
  wire bLast_fu_230_p2_carry__1_i_2_n_0;
  wire bLast_fu_230_p2_carry__1_i_3_n_0;
  wire bLast_fu_230_p2_carry__1_i_4_n_0;
  wire bLast_fu_230_p2_carry__1_i_5_n_0;
  wire bLast_fu_230_p2_carry__1_n_1;
  wire bLast_fu_230_p2_carry__1_n_2;
  wire bLast_fu_230_p2_carry__1_n_3;
  wire bLast_fu_230_p2_carry_i_1_n_0;
  wire bLast_fu_230_p2_carry_i_2_n_0;
  wire bLast_fu_230_p2_carry_i_3_n_0;
  wire bLast_fu_230_p2_carry_i_4_n_0;
  wire bLast_fu_230_p2_carry_i_5_n_0;
  wire bLast_fu_230_p2_carry_i_6_n_0;
  wire bLast_fu_230_p2_carry_i_7_n_0;
  wire bLast_fu_230_p2_carry_i_8_n_0;
  wire bLast_fu_230_p2_carry_n_0;
  wire bLast_fu_230_p2_carry_n_1;
  wire bLast_fu_230_p2_carry_n_2;
  wire bLast_fu_230_p2_carry_n_3;
  wire [31:0]cols_bound_per_npc_read_reg_371;
  wire [5:3]filled_V_1_fu_286_p2;
  wire [5:0]filled_V_1_reg_448_reg;
  wire filled_V_reg_138;
  wire filled_V_reg_1380;
  wire \filled_V_reg_138_reg_n_0_[0] ;
  wire \filled_V_reg_138_reg_n_0_[1] ;
  wire \filled_V_reg_138_reg_n_0_[2] ;
  wire \filled_V_reg_138_reg_n_0_[3] ;
  wire \filled_V_reg_138_reg_n_0_[4] ;
  wire \filled_V_reg_138_reg_n_0_[5] ;
  wire icmp_ln1324_fu_200_p2;
  wire icmp_ln1324_fu_200_p2_carry__0_i_1_n_0;
  wire icmp_ln1324_fu_200_p2_carry__0_i_2_n_0;
  wire icmp_ln1324_fu_200_p2_carry__0_i_3_n_0;
  wire icmp_ln1324_fu_200_p2_carry__0_i_4_n_0;
  wire icmp_ln1324_fu_200_p2_carry__0_n_0;
  wire icmp_ln1324_fu_200_p2_carry__0_n_1;
  wire icmp_ln1324_fu_200_p2_carry__0_n_2;
  wire icmp_ln1324_fu_200_p2_carry__0_n_3;
  wire icmp_ln1324_fu_200_p2_carry__1_i_1_n_0;
  wire icmp_ln1324_fu_200_p2_carry__1_i_2_n_0;
  wire icmp_ln1324_fu_200_p2_carry__1_i_3_n_0;
  wire icmp_ln1324_fu_200_p2_carry__1_i_4_n_0;
  wire icmp_ln1324_fu_200_p2_carry__1_n_0;
  wire icmp_ln1324_fu_200_p2_carry__1_n_1;
  wire icmp_ln1324_fu_200_p2_carry__1_n_2;
  wire icmp_ln1324_fu_200_p2_carry__1_n_3;
  wire icmp_ln1324_fu_200_p2_carry__2_i_1_n_0;
  wire icmp_ln1324_fu_200_p2_carry__2_i_2_n_0;
  wire icmp_ln1324_fu_200_p2_carry__2_i_3_n_0;
  wire icmp_ln1324_fu_200_p2_carry__2_i_4_n_0;
  wire icmp_ln1324_fu_200_p2_carry__2_n_0;
  wire icmp_ln1324_fu_200_p2_carry__2_n_1;
  wire icmp_ln1324_fu_200_p2_carry__2_n_2;
  wire icmp_ln1324_fu_200_p2_carry__2_n_3;
  wire icmp_ln1324_fu_200_p2_carry__3_i_1_n_0;
  wire icmp_ln1324_fu_200_p2_carry__3_i_2_n_0;
  wire icmp_ln1324_fu_200_p2_carry__3_i_3_n_0;
  wire icmp_ln1324_fu_200_p2_carry__3_i_4_n_0;
  wire icmp_ln1324_fu_200_p2_carry__3_n_0;
  wire icmp_ln1324_fu_200_p2_carry__3_n_1;
  wire icmp_ln1324_fu_200_p2_carry__3_n_2;
  wire icmp_ln1324_fu_200_p2_carry__3_n_3;
  wire icmp_ln1324_fu_200_p2_carry__4_i_1_n_0;
  wire icmp_ln1324_fu_200_p2_carry__4_i_2_n_0;
  wire icmp_ln1324_fu_200_p2_carry__4_n_3;
  wire icmp_ln1324_fu_200_p2_carry_i_1_n_0;
  wire icmp_ln1324_fu_200_p2_carry_i_2_n_0;
  wire icmp_ln1324_fu_200_p2_carry_i_3_n_0;
  wire icmp_ln1324_fu_200_p2_carry_i_4_n_0;
  wire icmp_ln1324_fu_200_p2_carry_n_0;
  wire icmp_ln1324_fu_200_p2_carry_n_1;
  wire icmp_ln1324_fu_200_p2_carry_n_2;
  wire icmp_ln1324_fu_200_p2_carry_n_3;
  wire icmp_ln1324_reg_413;
  wire \icmp_ln1324_reg_413[0]_i_1_n_0 ;
  wire \icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ;
  wire \icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ;
  wire \icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1_n_0 ;
  wire \icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ;
  wire icmp_ln1329_fu_195_p2_carry__0_i_10_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_11_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_12_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_13_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_14_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_15_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_16_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_1_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_2_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_3_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_4_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_5_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_6_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_7_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_8_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_i_9_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_n_0;
  wire icmp_ln1329_fu_195_p2_carry__0_n_1;
  wire icmp_ln1329_fu_195_p2_carry__0_n_2;
  wire icmp_ln1329_fu_195_p2_carry__0_n_3;
  wire icmp_ln1329_fu_195_p2_carry__1_i_10_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_11_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_12_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_13_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_14_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_15_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_16_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_1_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_2_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_3_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_4_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_5_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_6_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_7_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_8_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_i_9_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_n_0;
  wire icmp_ln1329_fu_195_p2_carry__1_n_1;
  wire icmp_ln1329_fu_195_p2_carry__1_n_2;
  wire icmp_ln1329_fu_195_p2_carry__1_n_3;
  wire icmp_ln1329_fu_195_p2_carry__2_i_10_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_11_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_12_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_13_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_14_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_1_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_2_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_3_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_4_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_5_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_6_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_7_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_8_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_i_9_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_n_0;
  wire icmp_ln1329_fu_195_p2_carry__2_n_1;
  wire icmp_ln1329_fu_195_p2_carry__2_n_2;
  wire icmp_ln1329_fu_195_p2_carry__2_n_3;
  wire icmp_ln1329_fu_195_p2_carry_i_10_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_11_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_12_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_13_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_14_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_15_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_16_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_17_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_1_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_2_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_3_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_4_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_5_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_6_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_7_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_8_n_0;
  wire icmp_ln1329_fu_195_p2_carry_i_9_n_0;
  wire icmp_ln1329_fu_195_p2_carry_n_0;
  wire icmp_ln1329_fu_195_p2_carry_n_1;
  wire icmp_ln1329_fu_195_p2_carry_n_2;
  wire icmp_ln1329_fu_195_p2_carry_n_3;
  wire icmp_ln1329_reg_408;
  wire \icmp_ln1329_reg_408[0]_i_1_n_0 ;
  wire icmp_ln878_fu_252_p2;
  wire icmp_ln878_reg_433;
  wire \icmp_ln878_reg_433[0]_i_1_n_0 ;
  wire \icmp_ln878_reg_433[0]_i_3_n_0 ;
  wire icmp_ln878_reg_433_pp0_iter3_reg;
  wire \icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1_n_0 ;
  wire indvar_flatten_reg_115;
  wire indvar_flatten_reg_1150;
  wire \indvar_flatten_reg_115[0]_i_4_n_0 ;
  wire [63:0]indvar_flatten_reg_115_reg;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_0 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_1 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_2 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_115_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[44]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[48]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[52]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[56]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[60]_i_1_n_7 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_115_reg[8]_i_1_n_7 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire j_1_reg_417;
  wire \j_1_reg_417[0]_i_3_n_0 ;
  wire \j_1_reg_417[0]_i_4_n_0 ;
  wire \j_1_reg_417[0]_i_5_n_0 ;
  wire \j_1_reg_417[0]_i_6_n_0 ;
  wire \j_1_reg_417[12]_i_2_n_0 ;
  wire \j_1_reg_417[12]_i_3_n_0 ;
  wire \j_1_reg_417[12]_i_4_n_0 ;
  wire \j_1_reg_417[12]_i_5_n_0 ;
  wire \j_1_reg_417[16]_i_2_n_0 ;
  wire \j_1_reg_417[16]_i_3_n_0 ;
  wire \j_1_reg_417[16]_i_4_n_0 ;
  wire \j_1_reg_417[16]_i_5_n_0 ;
  wire \j_1_reg_417[20]_i_2_n_0 ;
  wire \j_1_reg_417[20]_i_3_n_0 ;
  wire \j_1_reg_417[20]_i_4_n_0 ;
  wire \j_1_reg_417[20]_i_5_n_0 ;
  wire \j_1_reg_417[24]_i_2_n_0 ;
  wire \j_1_reg_417[24]_i_3_n_0 ;
  wire \j_1_reg_417[24]_i_4_n_0 ;
  wire \j_1_reg_417[24]_i_5_n_0 ;
  wire \j_1_reg_417[28]_i_2_n_0 ;
  wire \j_1_reg_417[28]_i_3_n_0 ;
  wire \j_1_reg_417[28]_i_4_n_0 ;
  wire \j_1_reg_417[4]_i_2_n_0 ;
  wire \j_1_reg_417[4]_i_3_n_0 ;
  wire \j_1_reg_417[4]_i_4_n_0 ;
  wire \j_1_reg_417[4]_i_5_n_0 ;
  wire \j_1_reg_417[8]_i_2_n_0 ;
  wire \j_1_reg_417[8]_i_3_n_0 ;
  wire \j_1_reg_417[8]_i_4_n_0 ;
  wire \j_1_reg_417[8]_i_5_n_0 ;
  wire [30:0]j_1_reg_417_reg;
  wire \j_1_reg_417_reg[0]_i_2_n_0 ;
  wire \j_1_reg_417_reg[0]_i_2_n_1 ;
  wire \j_1_reg_417_reg[0]_i_2_n_2 ;
  wire \j_1_reg_417_reg[0]_i_2_n_3 ;
  wire \j_1_reg_417_reg[0]_i_2_n_4 ;
  wire \j_1_reg_417_reg[0]_i_2_n_5 ;
  wire \j_1_reg_417_reg[0]_i_2_n_6 ;
  wire \j_1_reg_417_reg[0]_i_2_n_7 ;
  wire \j_1_reg_417_reg[12]_i_1_n_0 ;
  wire \j_1_reg_417_reg[12]_i_1_n_1 ;
  wire \j_1_reg_417_reg[12]_i_1_n_2 ;
  wire \j_1_reg_417_reg[12]_i_1_n_3 ;
  wire \j_1_reg_417_reg[12]_i_1_n_4 ;
  wire \j_1_reg_417_reg[12]_i_1_n_5 ;
  wire \j_1_reg_417_reg[12]_i_1_n_6 ;
  wire \j_1_reg_417_reg[12]_i_1_n_7 ;
  wire \j_1_reg_417_reg[16]_i_1_n_0 ;
  wire \j_1_reg_417_reg[16]_i_1_n_1 ;
  wire \j_1_reg_417_reg[16]_i_1_n_2 ;
  wire \j_1_reg_417_reg[16]_i_1_n_3 ;
  wire \j_1_reg_417_reg[16]_i_1_n_4 ;
  wire \j_1_reg_417_reg[16]_i_1_n_5 ;
  wire \j_1_reg_417_reg[16]_i_1_n_6 ;
  wire \j_1_reg_417_reg[16]_i_1_n_7 ;
  wire \j_1_reg_417_reg[20]_i_1_n_0 ;
  wire \j_1_reg_417_reg[20]_i_1_n_1 ;
  wire \j_1_reg_417_reg[20]_i_1_n_2 ;
  wire \j_1_reg_417_reg[20]_i_1_n_3 ;
  wire \j_1_reg_417_reg[20]_i_1_n_4 ;
  wire \j_1_reg_417_reg[20]_i_1_n_5 ;
  wire \j_1_reg_417_reg[20]_i_1_n_6 ;
  wire \j_1_reg_417_reg[20]_i_1_n_7 ;
  wire \j_1_reg_417_reg[24]_i_1_n_0 ;
  wire \j_1_reg_417_reg[24]_i_1_n_1 ;
  wire \j_1_reg_417_reg[24]_i_1_n_2 ;
  wire \j_1_reg_417_reg[24]_i_1_n_3 ;
  wire \j_1_reg_417_reg[24]_i_1_n_4 ;
  wire \j_1_reg_417_reg[24]_i_1_n_5 ;
  wire \j_1_reg_417_reg[24]_i_1_n_6 ;
  wire \j_1_reg_417_reg[24]_i_1_n_7 ;
  wire \j_1_reg_417_reg[28]_i_1_n_2 ;
  wire \j_1_reg_417_reg[28]_i_1_n_3 ;
  wire \j_1_reg_417_reg[28]_i_1_n_5 ;
  wire \j_1_reg_417_reg[28]_i_1_n_6 ;
  wire \j_1_reg_417_reg[28]_i_1_n_7 ;
  wire \j_1_reg_417_reg[4]_i_1_n_0 ;
  wire \j_1_reg_417_reg[4]_i_1_n_1 ;
  wire \j_1_reg_417_reg[4]_i_1_n_2 ;
  wire \j_1_reg_417_reg[4]_i_1_n_3 ;
  wire \j_1_reg_417_reg[4]_i_1_n_4 ;
  wire \j_1_reg_417_reg[4]_i_1_n_5 ;
  wire \j_1_reg_417_reg[4]_i_1_n_6 ;
  wire \j_1_reg_417_reg[4]_i_1_n_7 ;
  wire \j_1_reg_417_reg[8]_i_1_n_0 ;
  wire \j_1_reg_417_reg[8]_i_1_n_1 ;
  wire \j_1_reg_417_reg[8]_i_1_n_2 ;
  wire \j_1_reg_417_reg[8]_i_1_n_3 ;
  wire \j_1_reg_417_reg[8]_i_1_n_4 ;
  wire \j_1_reg_417_reg[8]_i_1_n_5 ;
  wire \j_1_reg_417_reg[8]_i_1_n_6 ;
  wire \j_1_reg_417_reg[8]_i_1_n_7 ;
  wire [30:0]j_reg_126;
  wire j_reg_1260;
  wire j_reg_126_0;
  wire [3:3]last_blk_width_read_reg_388;
  wire ldata_full_n;
  wire [27:0]localbuffer_V_3_fu_336_p3;
  wire [15:15]localbuffer_V_3_reg_459;
  wire localbuffer_V_3_reg_4590;
  wire \localbuffer_V_3_reg_459[0]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[16]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[16]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[16]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[17]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[1]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[20]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[22]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[22]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[22]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[23]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[24]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[24]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[25]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[25]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[25]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[26]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[26]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[26]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[26]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[28]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[28]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[28]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[28]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[29]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[29]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[29]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[29]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[2]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[2]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[30]_i_1_n_0 ;
  wire \localbuffer_V_3_reg_459[30]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[30]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[31]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[31]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[31]_i_5_n_0 ;
  wire \localbuffer_V_3_reg_459[3]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[3]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[4]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[5]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[5]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[5]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459[5]_i_5_n_0 ;
  wire \localbuffer_V_3_reg_459[6]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[7]_i_2_n_0 ;
  wire \localbuffer_V_3_reg_459[7]_i_3_n_0 ;
  wire \localbuffer_V_3_reg_459[7]_i_4_n_0 ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[0] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[10] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[11] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[12] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[13] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[14] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[15] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[16] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[17] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[18] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[19] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[1] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[20] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[21] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[22] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[23] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[24] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[25] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[26] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[27] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[28] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[29] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[2] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[30] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[31] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[3] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[4] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[5] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[6] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[7] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[8] ;
  wire \localbuffer_V_3_reg_459_reg_n_0_[9] ;
  wire [31:0]localbuffer_V_fu_80;
  wire \localbuffer_V_fu_80[31]_i_2_n_0 ;
  wire [31:0]\localbuffer_V_fu_80_reg[31]_0 ;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [63:0]mul_ln1310_reg_398;
  wire out_mat_data_empty_n;
  wire [31:0]p_1_in;
  wire [0:0]p_channel_dout;
  wire [31:0]ret_2_fu_305_p2;
  wire [31:0]ret_2_reg_453;
  wire ret_2_reg_4530;
  wire \ret_2_reg_453[0]_i_2_n_0 ;
  wire \ret_2_reg_453[0]_i_3_n_0 ;
  wire \ret_2_reg_453[10]_i_2_n_0 ;
  wire \ret_2_reg_453[11]_i_2_n_0 ;
  wire \ret_2_reg_453[12]_i_2_n_0 ;
  wire \ret_2_reg_453[13]_i_2_n_0 ;
  wire \ret_2_reg_453[14]_i_2_n_0 ;
  wire \ret_2_reg_453[15]_i_2_n_0 ;
  wire \ret_2_reg_453[16]_i_2_n_0 ;
  wire \ret_2_reg_453[16]_i_3_n_0 ;
  wire \ret_2_reg_453[16]_i_4_n_0 ;
  wire \ret_2_reg_453[17]_i_2_n_0 ;
  wire \ret_2_reg_453[17]_i_3_n_0 ;
  wire \ret_2_reg_453[17]_i_4_n_0 ;
  wire \ret_2_reg_453[17]_i_5_n_0 ;
  wire \ret_2_reg_453[18]_i_2_n_0 ;
  wire \ret_2_reg_453[19]_i_2_n_0 ;
  wire \ret_2_reg_453[1]_i_2_n_0 ;
  wire \ret_2_reg_453[1]_i_3_n_0 ;
  wire \ret_2_reg_453[20]_i_2_n_0 ;
  wire \ret_2_reg_453[21]_i_2_n_0 ;
  wire \ret_2_reg_453[22]_i_2_n_0 ;
  wire \ret_2_reg_453[23]_i_2_n_0 ;
  wire \ret_2_reg_453[24]_i_2_n_0 ;
  wire \ret_2_reg_453[24]_i_3_n_0 ;
  wire \ret_2_reg_453[25]_i_2_n_0 ;
  wire \ret_2_reg_453[25]_i_3_n_0 ;
  wire \ret_2_reg_453[26]_i_2_n_0 ;
  wire \ret_2_reg_453[26]_i_3_n_0 ;
  wire \ret_2_reg_453[26]_i_4_n_0 ;
  wire \ret_2_reg_453[27]_i_2_n_0 ;
  wire \ret_2_reg_453[28]_i_2_n_0 ;
  wire \ret_2_reg_453[28]_i_3_n_0 ;
  wire \ret_2_reg_453[28]_i_4_n_0 ;
  wire \ret_2_reg_453[28]_i_5_n_0 ;
  wire \ret_2_reg_453[28]_i_6_n_0 ;
  wire \ret_2_reg_453[29]_i_2_n_0 ;
  wire \ret_2_reg_453[29]_i_3_n_0 ;
  wire \ret_2_reg_453[29]_i_4_n_0 ;
  wire \ret_2_reg_453[29]_i_5_n_0 ;
  wire \ret_2_reg_453[29]_i_6_n_0 ;
  wire \ret_2_reg_453[2]_i_2_n_0 ;
  wire \ret_2_reg_453[30]_i_2_n_0 ;
  wire \ret_2_reg_453[30]_i_3_n_0 ;
  wire \ret_2_reg_453[30]_i_4_n_0 ;
  wire \ret_2_reg_453[30]_i_5_n_0 ;
  wire \ret_2_reg_453[30]_i_6_n_0 ;
  wire \ret_2_reg_453[31]_i_3_n_0 ;
  wire \ret_2_reg_453[31]_i_4_n_0 ;
  wire \ret_2_reg_453[31]_i_5_n_0 ;
  wire \ret_2_reg_453[31]_i_6_n_0 ;
  wire \ret_2_reg_453[3]_i_2_n_0 ;
  wire \ret_2_reg_453[4]_i_2_n_0 ;
  wire \ret_2_reg_453[5]_i_2_n_0 ;
  wire \ret_2_reg_453[6]_i_2_n_0 ;
  wire \ret_2_reg_453[7]_i_2_n_0 ;
  wire \ret_2_reg_453[8]_i_2_n_0 ;
  wire \ret_2_reg_453[9]_i_2_n_0 ;
  wire [6:1]ret_fu_262_p2;
  wire [6:1]ret_reg_437;
  wire ret_reg_4370;
  wire \ret_reg_437[3]_i_2_n_0 ;
  wire \ret_reg_437[4]_i_2_n_0 ;
  wire \ret_reg_437[6]_i_3_n_0 ;
  wire \ret_reg_437[6]_i_4_n_0 ;
  wire [31:17]rows_read_reg_366;
  wire [14:0]\rows_read_reg_366_reg[31]_0 ;
  wire shiftReg_ce_0;
  wire [31:0]sub_i_fu_180_p2;
  wire sub_i_fu_180_p2_carry__0_i_1_n_0;
  wire sub_i_fu_180_p2_carry__0_i_2_n_0;
  wire sub_i_fu_180_p2_carry__0_i_3_n_0;
  wire sub_i_fu_180_p2_carry__0_i_4_n_0;
  wire sub_i_fu_180_p2_carry__0_n_0;
  wire sub_i_fu_180_p2_carry__0_n_1;
  wire sub_i_fu_180_p2_carry__0_n_2;
  wire sub_i_fu_180_p2_carry__0_n_3;
  wire sub_i_fu_180_p2_carry__1_i_1_n_0;
  wire sub_i_fu_180_p2_carry__1_i_2_n_0;
  wire sub_i_fu_180_p2_carry__1_i_3_n_0;
  wire sub_i_fu_180_p2_carry__1_i_4_n_0;
  wire sub_i_fu_180_p2_carry__1_n_0;
  wire sub_i_fu_180_p2_carry__1_n_1;
  wire sub_i_fu_180_p2_carry__1_n_2;
  wire sub_i_fu_180_p2_carry__1_n_3;
  wire sub_i_fu_180_p2_carry__2_i_1_n_0;
  wire sub_i_fu_180_p2_carry__2_i_2_n_0;
  wire sub_i_fu_180_p2_carry__2_i_3_n_0;
  wire sub_i_fu_180_p2_carry__2_i_4_n_0;
  wire sub_i_fu_180_p2_carry__2_n_0;
  wire sub_i_fu_180_p2_carry__2_n_1;
  wire sub_i_fu_180_p2_carry__2_n_2;
  wire sub_i_fu_180_p2_carry__2_n_3;
  wire sub_i_fu_180_p2_carry__3_i_1_n_0;
  wire sub_i_fu_180_p2_carry__3_i_2_n_0;
  wire sub_i_fu_180_p2_carry__3_i_3_n_0;
  wire sub_i_fu_180_p2_carry__3_i_4_n_0;
  wire sub_i_fu_180_p2_carry__3_n_0;
  wire sub_i_fu_180_p2_carry__3_n_1;
  wire sub_i_fu_180_p2_carry__3_n_2;
  wire sub_i_fu_180_p2_carry__3_n_3;
  wire sub_i_fu_180_p2_carry__4_i_1_n_0;
  wire sub_i_fu_180_p2_carry__4_i_2_n_0;
  wire sub_i_fu_180_p2_carry__4_i_3_n_0;
  wire sub_i_fu_180_p2_carry__4_i_4_n_0;
  wire sub_i_fu_180_p2_carry__4_n_0;
  wire sub_i_fu_180_p2_carry__4_n_1;
  wire sub_i_fu_180_p2_carry__4_n_2;
  wire sub_i_fu_180_p2_carry__4_n_3;
  wire sub_i_fu_180_p2_carry__5_i_1_n_0;
  wire sub_i_fu_180_p2_carry__5_i_2_n_0;
  wire sub_i_fu_180_p2_carry__5_i_3_n_0;
  wire sub_i_fu_180_p2_carry__5_i_4_n_0;
  wire sub_i_fu_180_p2_carry__5_n_0;
  wire sub_i_fu_180_p2_carry__5_n_1;
  wire sub_i_fu_180_p2_carry__5_n_2;
  wire sub_i_fu_180_p2_carry__5_n_3;
  wire sub_i_fu_180_p2_carry__6_i_1_n_0;
  wire sub_i_fu_180_p2_carry__6_i_2_n_0;
  wire sub_i_fu_180_p2_carry__6_i_3_n_0;
  wire sub_i_fu_180_p2_carry__6_n_2;
  wire sub_i_fu_180_p2_carry__6_n_3;
  wire sub_i_fu_180_p2_carry_i_1_n_0;
  wire sub_i_fu_180_p2_carry_i_2_n_0;
  wire sub_i_fu_180_p2_carry_i_3_n_0;
  wire sub_i_fu_180_p2_carry_i_4_n_0;
  wire sub_i_fu_180_p2_carry_n_0;
  wire sub_i_fu_180_p2_carry_n_1;
  wire sub_i_fu_180_p2_carry_n_2;
  wire sub_i_fu_180_p2_carry_n_3;
  wire [31:0]sub_i_reg_393;
  wire [4:0]sub_ln546_reg_443;
  wire \sub_ln546_reg_443[3]_i_1_n_0 ;
  wire \sub_ln546_reg_443[4]_i_1_n_0 ;
  wire [63:0]\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 ;
  wire [7:0]tmp_V_reg_428;
  wire [7:0]\tmp_V_reg_428_reg[7]_0 ;
  wire \xf_bits_per_clock_reg_422[3]_i_1_n_0 ;
  wire \xf_bits_per_clock_reg_422_reg_n_0_[3] ;
  wire [0:0]zext_ln1347_fu_258_p1;
  wire [2:1]zext_ln1347_fu_258_p1__0;
  wire [3:0]NLW_bLast_fu_230_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_230_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_230_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_230_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_200_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_200_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_200_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_200_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_200_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1324_fu_200_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_200_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_195_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_195_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_195_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_195_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_reg_115_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_1_reg_417_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_1_reg_417_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_180_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_180_p2_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(localbuffer_V_fu_80[0]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[0] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[0]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(localbuffer_V_fu_80[10]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[10] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[10]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(localbuffer_V_fu_80[11]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[11] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[11]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(localbuffer_V_fu_80[12]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[12] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[12]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(localbuffer_V_fu_80[13]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[13] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[13]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(localbuffer_V_fu_80[14]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[14] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[14]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(localbuffer_V_fu_80[15]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[15] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[15]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(localbuffer_V_fu_80[16]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[16] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[16]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(localbuffer_V_fu_80[17]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[17] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[17]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(localbuffer_V_fu_80[18]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[18] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[18]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(localbuffer_V_fu_80[19]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[19] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[19]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(localbuffer_V_fu_80[1]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[1] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[1]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(localbuffer_V_fu_80[20]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[20] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[20]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(localbuffer_V_fu_80[21]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[21] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[21]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(localbuffer_V_fu_80[22]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[22] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[22]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(localbuffer_V_fu_80[23]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[23] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[23]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(localbuffer_V_fu_80[24]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[24] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[24]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(localbuffer_V_fu_80[25]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[25] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[25]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(localbuffer_V_fu_80[26]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[26] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[26]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(localbuffer_V_fu_80[27]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[27] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[27]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(localbuffer_V_fu_80[28]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[28] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[28]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(localbuffer_V_fu_80[29]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[29] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[29]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(localbuffer_V_fu_80[2]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[2] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[2]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][30]_i_1__1 
       (.I0(localbuffer_V_fu_80[30]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[30] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[30]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \SRL_SIG[0][31]_i_1__4 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .O(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][31]_i_2__0 
       (.I0(localbuffer_V_fu_80[31]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[31] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[31]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [31]));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(ldata_full_n),
        .I1(ap_CS_fsm_state14),
        .I2(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .O(\SRL_SIG[0][31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \SRL_SIG[0][31]_i_4 
       (.I0(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_CS_fsm_state14),
        .I3(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .O(\SRL_SIG[0][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(localbuffer_V_fu_80[3]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[3] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[3]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(localbuffer_V_fu_80[4]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[4] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[4]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(localbuffer_V_fu_80[5]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[5] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[5]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(localbuffer_V_fu_80[6]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[6] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[6]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(localbuffer_V_fu_80[7]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[7] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[7]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(localbuffer_V_fu_80[8]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[8] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[8]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(localbuffer_V_fu_80[9]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .I3(\localbuffer_V_3_reg_459_reg_n_0_[9] ),
        .I4(\SRL_SIG[0][31]_i_3_n_0 ),
        .I5(ret_2_reg_453[9]),
        .O(\localbuffer_V_fu_80_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hA8A8FFA8)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_state14),
        .I1(ldata_full_n),
        .I2(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .I3(Q),
        .I4(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm[1]_i_2__4_n_0 ),
        .I1(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .I4(\ap_CS_fsm_reg_n_0_[3] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(\ap_CS_fsm_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm_reg_n_0_[2] ),
        .I4(\ap_CS_fsm_reg_n_0_[4] ),
        .I5(\ap_CS_fsm_reg_n_0_[5] ),
        .O(\ap_CS_fsm[1]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(\ap_CS_fsm[9]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(\ap_CS_fsm[9]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I3(ap_CS_fsm_state14),
        .I4(ldata_full_n),
        .I5(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .O(ap_NS_fsm[9]));
  LUT4 #(
    .INIT(16'hAAFB)) 
    \ap_CS_fsm[9]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .O(\ap_CS_fsm[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h040404FF04040404)) 
    \ap_CS_fsm[9]_i_3__0 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(ldata_full_n),
        .I4(icmp_ln878_reg_433_pp0_iter3_reg),
        .I5(\ap_CS_fsm[9]_i_5__0_n_0 ),
        .O(\ap_CS_fsm[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[9]_i_4__0 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(\filled_V_reg_138_reg_n_0_[4] ),
        .I2(\filled_V_reg_138_reg_n_0_[1] ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[5] ),
        .I5(\filled_V_reg_138_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_5__0 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_0),
        .I1(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_5__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(icmp_ln1324_fu_200_p2),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  CARRY4 bLast_fu_230_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_230_p2_carry_n_0,bLast_fu_230_p2_carry_n_1,bLast_fu_230_p2_carry_n_2,bLast_fu_230_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_230_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_230_p2_carry_i_1_n_0,bLast_fu_230_p2_carry_i_2_n_0,bLast_fu_230_p2_carry_i_3_n_0,bLast_fu_230_p2_carry_i_4_n_0}));
  CARRY4 bLast_fu_230_p2_carry__0
       (.CI(bLast_fu_230_p2_carry_n_0),
        .CO({bLast_fu_230_p2_carry__0_n_0,bLast_fu_230_p2_carry__0_n_1,bLast_fu_230_p2_carry__0_n_2,bLast_fu_230_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_230_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_230_p2_carry__0_i_1_n_0,bLast_fu_230_p2_carry__0_i_2_n_0,bLast_fu_230_p2_carry__0_i_3_n_0,bLast_fu_230_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__0_i_1
       (.I0(j_reg_126[23]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[23]),
        .I3(bLast_fu_230_p2_carry__0_i_5_n_0),
        .O(bLast_fu_230_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__0_i_2
       (.I0(j_reg_126[18]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[18]),
        .I3(bLast_fu_230_p2_carry__0_i_6_n_0),
        .O(bLast_fu_230_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__0_i_3
       (.I0(j_reg_126[16]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[16]),
        .I3(bLast_fu_230_p2_carry__0_i_7_n_0),
        .O(bLast_fu_230_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__0_i_4
       (.I0(j_reg_126[14]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[14]),
        .I3(bLast_fu_230_p2_carry__0_i_8_n_0),
        .O(bLast_fu_230_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry__0_i_5
       (.I0(j_reg_126[21]),
        .I1(sub_i_reg_393[21]),
        .I2(j_reg_126[22]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[22]),
        .O(bLast_fu_230_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry__0_i_6
       (.I0(j_reg_126[19]),
        .I1(sub_i_reg_393[19]),
        .I2(j_reg_126[20]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[20]),
        .O(bLast_fu_230_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry__0_i_7
       (.I0(j_reg_126[15]),
        .I1(sub_i_reg_393[15]),
        .I2(j_reg_126[17]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[17]),
        .O(bLast_fu_230_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry__0_i_8
       (.I0(j_reg_126[12]),
        .I1(sub_i_reg_393[12]),
        .I2(j_reg_126[13]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[13]),
        .O(bLast_fu_230_p2_carry__0_i_8_n_0));
  CARRY4 bLast_fu_230_p2_carry__1
       (.CI(bLast_fu_230_p2_carry__0_n_0),
        .CO({NLW_bLast_fu_230_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_230_p2_carry__1_n_1,bLast_fu_230_p2_carry__1_n_2,bLast_fu_230_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_230_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_230_p2_carry__1_i_1_n_0,bLast_fu_230_p2_carry__1_i_2_n_0,bLast_fu_230_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__1_i_1
       (.I0(j_reg_126[30]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[30]),
        .I3(sub_i_reg_393[31]),
        .O(bLast_fu_230_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__1_i_2
       (.I0(j_reg_126[27]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[27]),
        .I3(bLast_fu_230_p2_carry__1_i_4_n_0),
        .O(bLast_fu_230_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry__1_i_3
       (.I0(j_reg_126[26]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[26]),
        .I3(bLast_fu_230_p2_carry__1_i_5_n_0),
        .O(bLast_fu_230_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry__1_i_4
       (.I0(j_reg_126[29]),
        .I1(sub_i_reg_393[29]),
        .I2(j_reg_126[28]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[28]),
        .O(bLast_fu_230_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry__1_i_5
       (.I0(j_reg_126[24]),
        .I1(sub_i_reg_393[24]),
        .I2(j_reg_126[25]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[25]),
        .O(bLast_fu_230_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry_i_1
       (.I0(j_reg_126[11]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[11]),
        .I3(bLast_fu_230_p2_carry_i_5_n_0),
        .O(bLast_fu_230_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry_i_2
       (.I0(j_reg_126[8]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[8]),
        .I3(bLast_fu_230_p2_carry_i_6_n_0),
        .O(bLast_fu_230_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry_i_3
       (.I0(j_reg_126[5]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[5]),
        .I3(bLast_fu_230_p2_carry_i_7_n_0),
        .O(bLast_fu_230_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_230_p2_carry_i_4
       (.I0(j_reg_126[2]),
        .I1(icmp_ln1329_reg_408),
        .I2(sub_i_reg_393[2]),
        .I3(bLast_fu_230_p2_carry_i_8_n_0),
        .O(bLast_fu_230_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry_i_5
       (.I0(j_reg_126[9]),
        .I1(sub_i_reg_393[9]),
        .I2(j_reg_126[10]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[10]),
        .O(bLast_fu_230_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry_i_6
       (.I0(j_reg_126[6]),
        .I1(sub_i_reg_393[6]),
        .I2(j_reg_126[7]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[7]),
        .O(bLast_fu_230_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry_i_7
       (.I0(j_reg_126[3]),
        .I1(sub_i_reg_393[3]),
        .I2(j_reg_126[4]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[4]),
        .O(bLast_fu_230_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h6FFFF6CC)) 
    bLast_fu_230_p2_carry_i_8
       (.I0(j_reg_126[0]),
        .I1(sub_i_reg_393[0]),
        .I2(j_reg_126[1]),
        .I3(icmp_ln1329_reg_408),
        .I4(sub_i_reg_393[1]),
        .O(bLast_fu_230_p2_carry_i_8_n_0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(cols_bound_per_npc_read_reg_371[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(cols_bound_per_npc_read_reg_371[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(cols_bound_per_npc_read_reg_371[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(cols_bound_per_npc_read_reg_371[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(cols_bound_per_npc_read_reg_371[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(cols_bound_per_npc_read_reg_371[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(cols_bound_per_npc_read_reg_371[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(cols_bound_per_npc_read_reg_371[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(cols_bound_per_npc_read_reg_371[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(cols_bound_per_npc_read_reg_371[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(cols_bound_per_npc_read_reg_371[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(cols_bound_per_npc_read_reg_371[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(cols_bound_per_npc_read_reg_371[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(cols_bound_per_npc_read_reg_371[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(cols_bound_per_npc_read_reg_371[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(cols_bound_per_npc_read_reg_371[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(cols_bound_per_npc_read_reg_371[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(cols_bound_per_npc_read_reg_371[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(cols_bound_per_npc_read_reg_371[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(cols_bound_per_npc_read_reg_371[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(cols_bound_per_npc_read_reg_371[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(cols_bound_per_npc_read_reg_371[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(cols_bound_per_npc_read_reg_371[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(cols_bound_per_npc_read_reg_371[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(cols_bound_per_npc_read_reg_371[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(cols_bound_per_npc_read_reg_371[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(cols_bound_per_npc_read_reg_371[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(cols_bound_per_npc_read_reg_371[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(cols_bound_per_npc_read_reg_371[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(cols_bound_per_npc_read_reg_371[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(cols_bound_per_npc_read_reg_371[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(cols_bound_per_npc_read_reg_371[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h65666A66)) 
    \filled_V_1_reg_448[3]_i_1 
       (.I0(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(filled_V_1_reg_448_reg[3]),
        .O(filled_V_1_fu_286_p2[3]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \filled_V_1_reg_448[4]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[4] ),
        .I1(filled_V_1_reg_448_reg[4]),
        .I2(filled_V_1_reg_448_reg[3]),
        .I3(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I4(\filled_V_reg_138_reg_n_0_[3] ),
        .I5(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .O(filled_V_1_fu_286_p2[4]));
  LUT3 #(
    .INIT(8'h02)) 
    \filled_V_1_reg_448[5]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \filled_V_1_reg_448[5]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I2(filled_V_1_reg_448_reg[5]),
        .I3(\sub_ln546_reg_443[4]_i_1_n_0 ),
        .I4(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .I5(\sub_ln546_reg_443[3]_i_1_n_0 ),
        .O(filled_V_1_fu_286_p2[5]));
  FDRE \filled_V_1_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1347_fu_258_p1),
        .Q(filled_V_1_reg_448_reg[0]),
        .R(1'b0));
  FDRE \filled_V_1_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1347_fu_258_p1__0[1]),
        .Q(filled_V_1_reg_448_reg[1]),
        .R(1'b0));
  FDRE \filled_V_1_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(zext_ln1347_fu_258_p1__0[2]),
        .Q(filled_V_1_reg_448_reg[2]),
        .R(1'b0));
  FDRE \filled_V_1_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(filled_V_1_fu_286_p2[3]),
        .Q(filled_V_1_reg_448_reg[3]),
        .R(1'b0));
  FDRE \filled_V_1_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(filled_V_1_fu_286_p2[4]),
        .Q(filled_V_1_reg_448_reg[4]),
        .R(1'b0));
  FDRE \filled_V_1_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(filled_V_1_fu_286_p2[5]),
        .Q(filled_V_1_reg_448_reg[5]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \filled_V_reg_138[5]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .O(filled_V_reg_138));
  LUT3 #(
    .INIT(8'h04)) 
    \filled_V_reg_138[5]_i_2 
       (.I0(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .O(filled_V_reg_1380));
  FDRE \filled_V_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(filled_V_reg_1380),
        .D(filled_V_1_reg_448_reg[0]),
        .Q(\filled_V_reg_138_reg_n_0_[0] ),
        .R(filled_V_reg_138));
  FDRE \filled_V_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(filled_V_reg_1380),
        .D(filled_V_1_reg_448_reg[1]),
        .Q(\filled_V_reg_138_reg_n_0_[1] ),
        .R(filled_V_reg_138));
  FDRE \filled_V_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(filled_V_reg_1380),
        .D(filled_V_1_reg_448_reg[2]),
        .Q(\filled_V_reg_138_reg_n_0_[2] ),
        .R(filled_V_reg_138));
  FDRE \filled_V_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(filled_V_reg_1380),
        .D(filled_V_1_reg_448_reg[3]),
        .Q(\filled_V_reg_138_reg_n_0_[3] ),
        .R(filled_V_reg_138));
  FDRE \filled_V_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(filled_V_reg_1380),
        .D(filled_V_1_reg_448_reg[4]),
        .Q(\filled_V_reg_138_reg_n_0_[4] ),
        .R(filled_V_reg_138));
  FDRE \filled_V_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(filled_V_reg_1380),
        .D(filled_V_1_reg_448_reg[5]),
        .Q(\filled_V_reg_138_reg_n_0_[5] ),
        .R(filled_V_reg_138));
  CARRY4 icmp_ln1324_fu_200_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1324_fu_200_p2_carry_n_0,icmp_ln1324_fu_200_p2_carry_n_1,icmp_ln1324_fu_200_p2_carry_n_2,icmp_ln1324_fu_200_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_200_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_200_p2_carry_i_1_n_0,icmp_ln1324_fu_200_p2_carry_i_2_n_0,icmp_ln1324_fu_200_p2_carry_i_3_n_0,icmp_ln1324_fu_200_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1324_fu_200_p2_carry__0
       (.CI(icmp_ln1324_fu_200_p2_carry_n_0),
        .CO({icmp_ln1324_fu_200_p2_carry__0_n_0,icmp_ln1324_fu_200_p2_carry__0_n_1,icmp_ln1324_fu_200_p2_carry__0_n_2,icmp_ln1324_fu_200_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_200_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_200_p2_carry__0_i_1_n_0,icmp_ln1324_fu_200_p2_carry__0_i_2_n_0,icmp_ln1324_fu_200_p2_carry__0_i_3_n_0,icmp_ln1324_fu_200_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__0_i_1
       (.I0(indvar_flatten_reg_115_reg[22]),
        .I1(mul_ln1310_reg_398[22]),
        .I2(indvar_flatten_reg_115_reg[21]),
        .I3(mul_ln1310_reg_398[21]),
        .I4(mul_ln1310_reg_398[23]),
        .I5(indvar_flatten_reg_115_reg[23]),
        .O(icmp_ln1324_fu_200_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__0_i_2
       (.I0(indvar_flatten_reg_115_reg[18]),
        .I1(mul_ln1310_reg_398[18]),
        .I2(indvar_flatten_reg_115_reg[19]),
        .I3(mul_ln1310_reg_398[19]),
        .I4(mul_ln1310_reg_398[20]),
        .I5(indvar_flatten_reg_115_reg[20]),
        .O(icmp_ln1324_fu_200_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__0_i_3
       (.I0(indvar_flatten_reg_115_reg[15]),
        .I1(mul_ln1310_reg_398[15]),
        .I2(indvar_flatten_reg_115_reg[16]),
        .I3(mul_ln1310_reg_398[16]),
        .I4(mul_ln1310_reg_398[17]),
        .I5(indvar_flatten_reg_115_reg[17]),
        .O(icmp_ln1324_fu_200_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__0_i_4
       (.I0(indvar_flatten_reg_115_reg[13]),
        .I1(mul_ln1310_reg_398[13]),
        .I2(indvar_flatten_reg_115_reg[12]),
        .I3(mul_ln1310_reg_398[12]),
        .I4(mul_ln1310_reg_398[14]),
        .I5(indvar_flatten_reg_115_reg[14]),
        .O(icmp_ln1324_fu_200_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln1324_fu_200_p2_carry__1
       (.CI(icmp_ln1324_fu_200_p2_carry__0_n_0),
        .CO({icmp_ln1324_fu_200_p2_carry__1_n_0,icmp_ln1324_fu_200_p2_carry__1_n_1,icmp_ln1324_fu_200_p2_carry__1_n_2,icmp_ln1324_fu_200_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_200_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_200_p2_carry__1_i_1_n_0,icmp_ln1324_fu_200_p2_carry__1_i_2_n_0,icmp_ln1324_fu_200_p2_carry__1_i_3_n_0,icmp_ln1324_fu_200_p2_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__1_i_1
       (.I0(indvar_flatten_reg_115_reg[33]),
        .I1(mul_ln1310_reg_398[33]),
        .I2(indvar_flatten_reg_115_reg[34]),
        .I3(mul_ln1310_reg_398[34]),
        .I4(mul_ln1310_reg_398[35]),
        .I5(indvar_flatten_reg_115_reg[35]),
        .O(icmp_ln1324_fu_200_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__1_i_2
       (.I0(indvar_flatten_reg_115_reg[30]),
        .I1(mul_ln1310_reg_398[30]),
        .I2(indvar_flatten_reg_115_reg[31]),
        .I3(mul_ln1310_reg_398[31]),
        .I4(mul_ln1310_reg_398[32]),
        .I5(indvar_flatten_reg_115_reg[32]),
        .O(icmp_ln1324_fu_200_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__1_i_3
       (.I0(indvar_flatten_reg_115_reg[27]),
        .I1(mul_ln1310_reg_398[27]),
        .I2(indvar_flatten_reg_115_reg[28]),
        .I3(mul_ln1310_reg_398[28]),
        .I4(mul_ln1310_reg_398[29]),
        .I5(indvar_flatten_reg_115_reg[29]),
        .O(icmp_ln1324_fu_200_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__1_i_4
       (.I0(indvar_flatten_reg_115_reg[25]),
        .I1(mul_ln1310_reg_398[25]),
        .I2(indvar_flatten_reg_115_reg[24]),
        .I3(mul_ln1310_reg_398[24]),
        .I4(mul_ln1310_reg_398[26]),
        .I5(indvar_flatten_reg_115_reg[26]),
        .O(icmp_ln1324_fu_200_p2_carry__1_i_4_n_0));
  CARRY4 icmp_ln1324_fu_200_p2_carry__2
       (.CI(icmp_ln1324_fu_200_p2_carry__1_n_0),
        .CO({icmp_ln1324_fu_200_p2_carry__2_n_0,icmp_ln1324_fu_200_p2_carry__2_n_1,icmp_ln1324_fu_200_p2_carry__2_n_2,icmp_ln1324_fu_200_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_200_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_200_p2_carry__2_i_1_n_0,icmp_ln1324_fu_200_p2_carry__2_i_2_n_0,icmp_ln1324_fu_200_p2_carry__2_i_3_n_0,icmp_ln1324_fu_200_p2_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__2_i_1
       (.I0(indvar_flatten_reg_115_reg[45]),
        .I1(mul_ln1310_reg_398[45]),
        .I2(indvar_flatten_reg_115_reg[46]),
        .I3(mul_ln1310_reg_398[46]),
        .I4(mul_ln1310_reg_398[47]),
        .I5(indvar_flatten_reg_115_reg[47]),
        .O(icmp_ln1324_fu_200_p2_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__2_i_2
       (.I0(indvar_flatten_reg_115_reg[42]),
        .I1(mul_ln1310_reg_398[42]),
        .I2(indvar_flatten_reg_115_reg[43]),
        .I3(mul_ln1310_reg_398[43]),
        .I4(mul_ln1310_reg_398[44]),
        .I5(indvar_flatten_reg_115_reg[44]),
        .O(icmp_ln1324_fu_200_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__2_i_3
       (.I0(indvar_flatten_reg_115_reg[40]),
        .I1(mul_ln1310_reg_398[40]),
        .I2(indvar_flatten_reg_115_reg[39]),
        .I3(mul_ln1310_reg_398[39]),
        .I4(mul_ln1310_reg_398[41]),
        .I5(indvar_flatten_reg_115_reg[41]),
        .O(icmp_ln1324_fu_200_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__2_i_4
       (.I0(indvar_flatten_reg_115_reg[36]),
        .I1(mul_ln1310_reg_398[36]),
        .I2(indvar_flatten_reg_115_reg[37]),
        .I3(mul_ln1310_reg_398[37]),
        .I4(mul_ln1310_reg_398[38]),
        .I5(indvar_flatten_reg_115_reg[38]),
        .O(icmp_ln1324_fu_200_p2_carry__2_i_4_n_0));
  CARRY4 icmp_ln1324_fu_200_p2_carry__3
       (.CI(icmp_ln1324_fu_200_p2_carry__2_n_0),
        .CO({icmp_ln1324_fu_200_p2_carry__3_n_0,icmp_ln1324_fu_200_p2_carry__3_n_1,icmp_ln1324_fu_200_p2_carry__3_n_2,icmp_ln1324_fu_200_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_200_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_200_p2_carry__3_i_1_n_0,icmp_ln1324_fu_200_p2_carry__3_i_2_n_0,icmp_ln1324_fu_200_p2_carry__3_i_3_n_0,icmp_ln1324_fu_200_p2_carry__3_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__3_i_1
       (.I0(indvar_flatten_reg_115_reg[57]),
        .I1(mul_ln1310_reg_398[57]),
        .I2(indvar_flatten_reg_115_reg[58]),
        .I3(mul_ln1310_reg_398[58]),
        .I4(mul_ln1310_reg_398[59]),
        .I5(indvar_flatten_reg_115_reg[59]),
        .O(icmp_ln1324_fu_200_p2_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__3_i_2
       (.I0(indvar_flatten_reg_115_reg[56]),
        .I1(mul_ln1310_reg_398[56]),
        .I2(indvar_flatten_reg_115_reg[54]),
        .I3(mul_ln1310_reg_398[54]),
        .I4(mul_ln1310_reg_398[55]),
        .I5(indvar_flatten_reg_115_reg[55]),
        .O(icmp_ln1324_fu_200_p2_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__3_i_3
       (.I0(indvar_flatten_reg_115_reg[51]),
        .I1(mul_ln1310_reg_398[51]),
        .I2(indvar_flatten_reg_115_reg[52]),
        .I3(mul_ln1310_reg_398[52]),
        .I4(mul_ln1310_reg_398[53]),
        .I5(indvar_flatten_reg_115_reg[53]),
        .O(icmp_ln1324_fu_200_p2_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__3_i_4
       (.I0(indvar_flatten_reg_115_reg[48]),
        .I1(mul_ln1310_reg_398[48]),
        .I2(indvar_flatten_reg_115_reg[49]),
        .I3(mul_ln1310_reg_398[49]),
        .I4(mul_ln1310_reg_398[50]),
        .I5(indvar_flatten_reg_115_reg[50]),
        .O(icmp_ln1324_fu_200_p2_carry__3_i_4_n_0));
  CARRY4 icmp_ln1324_fu_200_p2_carry__4
       (.CI(icmp_ln1324_fu_200_p2_carry__3_n_0),
        .CO({NLW_icmp_ln1324_fu_200_p2_carry__4_CO_UNCONNECTED[3:2],icmp_ln1324_fu_200_p2,icmp_ln1324_fu_200_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_200_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1324_fu_200_p2_carry__4_i_1_n_0,icmp_ln1324_fu_200_p2_carry__4_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1324_fu_200_p2_carry__4_i_1
       (.I0(mul_ln1310_reg_398[63]),
        .I1(indvar_flatten_reg_115_reg[63]),
        .O(icmp_ln1324_fu_200_p2_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry__4_i_2
       (.I0(indvar_flatten_reg_115_reg[60]),
        .I1(mul_ln1310_reg_398[60]),
        .I2(indvar_flatten_reg_115_reg[61]),
        .I3(mul_ln1310_reg_398[61]),
        .I4(mul_ln1310_reg_398[62]),
        .I5(indvar_flatten_reg_115_reg[62]),
        .O(icmp_ln1324_fu_200_p2_carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry_i_1
       (.I0(indvar_flatten_reg_115_reg[10]),
        .I1(mul_ln1310_reg_398[10]),
        .I2(indvar_flatten_reg_115_reg[9]),
        .I3(mul_ln1310_reg_398[9]),
        .I4(mul_ln1310_reg_398[11]),
        .I5(indvar_flatten_reg_115_reg[11]),
        .O(icmp_ln1324_fu_200_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry_i_2
       (.I0(indvar_flatten_reg_115_reg[8]),
        .I1(mul_ln1310_reg_398[8]),
        .I2(indvar_flatten_reg_115_reg[6]),
        .I3(mul_ln1310_reg_398[6]),
        .I4(mul_ln1310_reg_398[7]),
        .I5(indvar_flatten_reg_115_reg[7]),
        .O(icmp_ln1324_fu_200_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry_i_3
       (.I0(indvar_flatten_reg_115_reg[3]),
        .I1(mul_ln1310_reg_398[3]),
        .I2(indvar_flatten_reg_115_reg[4]),
        .I3(mul_ln1310_reg_398[4]),
        .I4(mul_ln1310_reg_398[5]),
        .I5(indvar_flatten_reg_115_reg[5]),
        .O(icmp_ln1324_fu_200_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_200_p2_carry_i_4
       (.I0(indvar_flatten_reg_115_reg[0]),
        .I1(mul_ln1310_reg_398[0]),
        .I2(indvar_flatten_reg_115_reg[1]),
        .I3(mul_ln1310_reg_398[1]),
        .I4(mul_ln1310_reg_398[2]),
        .I5(indvar_flatten_reg_115_reg[2]),
        .O(icmp_ln1324_fu_200_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1324_reg_413[0]_i_1 
       (.I0(icmp_ln1324_fu_200_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I3(icmp_ln1324_reg_413),
        .O(\icmp_ln1324_reg_413[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln1324_reg_413),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I3(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1324_reg_413_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_413_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1 
       (.I0(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1324_reg_413_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_413_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1 
       (.I0(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .O(\icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1324_reg_413_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_413_pp0_iter3_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1324_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_413[0]_i_1_n_0 ),
        .Q(icmp_ln1324_reg_413),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_195_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1329_fu_195_p2_carry_n_0,icmp_ln1329_fu_195_p2_carry_n_1,icmp_ln1329_fu_195_p2_carry_n_2,icmp_ln1329_fu_195_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_195_p2_carry_i_1_n_0,icmp_ln1329_fu_195_p2_carry_i_2_n_0,icmp_ln1329_fu_195_p2_carry_i_3_n_0,icmp_ln1329_fu_195_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_195_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_195_p2_carry_i_5_n_0,icmp_ln1329_fu_195_p2_carry_i_6_n_0,icmp_ln1329_fu_195_p2_carry_i_7_n_0,icmp_ln1329_fu_195_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_195_p2_carry__0
       (.CI(icmp_ln1329_fu_195_p2_carry_n_0),
        .CO({icmp_ln1329_fu_195_p2_carry__0_n_0,icmp_ln1329_fu_195_p2_carry__0_n_1,icmp_ln1329_fu_195_p2_carry__0_n_2,icmp_ln1329_fu_195_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_195_p2_carry__0_i_1_n_0,icmp_ln1329_fu_195_p2_carry__0_i_2_n_0,icmp_ln1329_fu_195_p2_carry__0_i_3_n_0,icmp_ln1329_fu_195_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_195_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_195_p2_carry__0_i_5_n_0,icmp_ln1329_fu_195_p2_carry__0_i_6_n_0,icmp_ln1329_fu_195_p2_carry__0_i_7_n_0,icmp_ln1329_fu_195_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_371[15]),
        .I1(icmp_ln1329_fu_195_p2_carry__0_i_9_n_0),
        .I2(cols_bound_per_npc_read_reg_371[14]),
        .I3(j_reg_126[14]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[14]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_10
       (.I0(j_1_reg_417_reg[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[13]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_11
       (.I0(j_1_reg_417_reg[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[11]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_12
       (.I0(j_1_reg_417_reg[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[9]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_13
       (.I0(j_1_reg_417_reg[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[14]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_14
       (.I0(j_1_reg_417_reg[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[12]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_15
       (.I0(j_1_reg_417_reg[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[10]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_16
       (.I0(j_1_reg_417_reg[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[8]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_371[13]),
        .I1(icmp_ln1329_fu_195_p2_carry__0_i_10_n_0),
        .I2(cols_bound_per_npc_read_reg_371[12]),
        .I3(j_reg_126[12]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[12]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_371[11]),
        .I1(icmp_ln1329_fu_195_p2_carry__0_i_11_n_0),
        .I2(cols_bound_per_npc_read_reg_371[10]),
        .I3(j_reg_126[10]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[10]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_371[9]),
        .I1(icmp_ln1329_fu_195_p2_carry__0_i_12_n_0),
        .I2(cols_bound_per_npc_read_reg_371[8]),
        .I3(j_reg_126[8]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[8]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__0_i_5
       (.I0(j_1_reg_417_reg[15]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[15]),
        .I3(cols_bound_per_npc_read_reg_371[15]),
        .I4(icmp_ln1329_fu_195_p2_carry__0_i_13_n_0),
        .I5(cols_bound_per_npc_read_reg_371[14]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__0_i_6
       (.I0(j_1_reg_417_reg[13]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[13]),
        .I3(cols_bound_per_npc_read_reg_371[13]),
        .I4(icmp_ln1329_fu_195_p2_carry__0_i_14_n_0),
        .I5(cols_bound_per_npc_read_reg_371[12]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__0_i_7
       (.I0(j_1_reg_417_reg[11]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[11]),
        .I3(cols_bound_per_npc_read_reg_371[11]),
        .I4(icmp_ln1329_fu_195_p2_carry__0_i_15_n_0),
        .I5(cols_bound_per_npc_read_reg_371[10]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__0_i_8
       (.I0(j_1_reg_417_reg[9]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[9]),
        .I3(cols_bound_per_npc_read_reg_371[9]),
        .I4(icmp_ln1329_fu_195_p2_carry__0_i_16_n_0),
        .I5(cols_bound_per_npc_read_reg_371[8]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__0_i_9
       (.I0(j_1_reg_417_reg[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[15]),
        .O(icmp_ln1329_fu_195_p2_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_195_p2_carry__1
       (.CI(icmp_ln1329_fu_195_p2_carry__0_n_0),
        .CO({icmp_ln1329_fu_195_p2_carry__1_n_0,icmp_ln1329_fu_195_p2_carry__1_n_1,icmp_ln1329_fu_195_p2_carry__1_n_2,icmp_ln1329_fu_195_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_195_p2_carry__1_i_1_n_0,icmp_ln1329_fu_195_p2_carry__1_i_2_n_0,icmp_ln1329_fu_195_p2_carry__1_i_3_n_0,icmp_ln1329_fu_195_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_195_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_195_p2_carry__1_i_5_n_0,icmp_ln1329_fu_195_p2_carry__1_i_6_n_0,icmp_ln1329_fu_195_p2_carry__1_i_7_n_0,icmp_ln1329_fu_195_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_371[23]),
        .I1(icmp_ln1329_fu_195_p2_carry__1_i_9_n_0),
        .I2(cols_bound_per_npc_read_reg_371[22]),
        .I3(j_reg_126[22]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[22]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_10
       (.I0(j_1_reg_417_reg[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[21]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_11
       (.I0(j_1_reg_417_reg[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[19]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_12
       (.I0(j_1_reg_417_reg[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[17]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_13
       (.I0(j_1_reg_417_reg[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[22]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_14
       (.I0(j_1_reg_417_reg[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[20]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_15
       (.I0(j_1_reg_417_reg[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[18]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_16
       (.I0(j_1_reg_417_reg[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[16]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_371[21]),
        .I1(icmp_ln1329_fu_195_p2_carry__1_i_10_n_0),
        .I2(cols_bound_per_npc_read_reg_371[20]),
        .I3(j_reg_126[20]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[20]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_371[19]),
        .I1(icmp_ln1329_fu_195_p2_carry__1_i_11_n_0),
        .I2(cols_bound_per_npc_read_reg_371[18]),
        .I3(j_reg_126[18]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[18]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_371[17]),
        .I1(icmp_ln1329_fu_195_p2_carry__1_i_12_n_0),
        .I2(cols_bound_per_npc_read_reg_371[16]),
        .I3(j_reg_126[16]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[16]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__1_i_5
       (.I0(j_1_reg_417_reg[23]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[23]),
        .I3(cols_bound_per_npc_read_reg_371[23]),
        .I4(icmp_ln1329_fu_195_p2_carry__1_i_13_n_0),
        .I5(cols_bound_per_npc_read_reg_371[22]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__1_i_6
       (.I0(j_1_reg_417_reg[21]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[21]),
        .I3(cols_bound_per_npc_read_reg_371[21]),
        .I4(icmp_ln1329_fu_195_p2_carry__1_i_14_n_0),
        .I5(cols_bound_per_npc_read_reg_371[20]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__1_i_7
       (.I0(j_1_reg_417_reg[19]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[19]),
        .I3(cols_bound_per_npc_read_reg_371[19]),
        .I4(icmp_ln1329_fu_195_p2_carry__1_i_15_n_0),
        .I5(cols_bound_per_npc_read_reg_371[18]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__1_i_8
       (.I0(j_1_reg_417_reg[17]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[17]),
        .I3(cols_bound_per_npc_read_reg_371[17]),
        .I4(icmp_ln1329_fu_195_p2_carry__1_i_16_n_0),
        .I5(cols_bound_per_npc_read_reg_371[16]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__1_i_9
       (.I0(j_1_reg_417_reg[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[23]),
        .O(icmp_ln1329_fu_195_p2_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_195_p2_carry__2
       (.CI(icmp_ln1329_fu_195_p2_carry__1_n_0),
        .CO({icmp_ln1329_fu_195_p2_carry__2_n_0,icmp_ln1329_fu_195_p2_carry__2_n_1,icmp_ln1329_fu_195_p2_carry__2_n_2,icmp_ln1329_fu_195_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_195_p2_carry__2_i_1_n_0,icmp_ln1329_fu_195_p2_carry__2_i_2_n_0,icmp_ln1329_fu_195_p2_carry__2_i_3_n_0,icmp_ln1329_fu_195_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_195_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_195_p2_carry__2_i_5_n_0,icmp_ln1329_fu_195_p2_carry__2_i_6_n_0,icmp_ln1329_fu_195_p2_carry__2_i_7_n_0,icmp_ln1329_fu_195_p2_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'h04000444)) 
    icmp_ln1329_fu_195_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_371[31]),
        .I1(cols_bound_per_npc_read_reg_371[30]),
        .I2(j_1_reg_417_reg[30]),
        .I3(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I4(j_reg_126[30]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__2_i_10
       (.I0(j_1_reg_417_reg[27]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[27]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__2_i_11
       (.I0(j_1_reg_417_reg[25]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[25]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__2_i_12
       (.I0(j_1_reg_417_reg[28]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[28]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__2_i_13
       (.I0(j_1_reg_417_reg[26]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[26]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__2_i_14
       (.I0(j_1_reg_417_reg[24]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[24]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_14_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_371[29]),
        .I1(icmp_ln1329_fu_195_p2_carry__2_i_9_n_0),
        .I2(cols_bound_per_npc_read_reg_371[28]),
        .I3(j_reg_126[28]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[28]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_371[27]),
        .I1(icmp_ln1329_fu_195_p2_carry__2_i_10_n_0),
        .I2(cols_bound_per_npc_read_reg_371[26]),
        .I3(j_reg_126[26]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[26]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_371[25]),
        .I1(icmp_ln1329_fu_195_p2_carry__2_i_11_n_0),
        .I2(cols_bound_per_npc_read_reg_371[24]),
        .I3(j_reg_126[24]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[24]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'h45401015)) 
    icmp_ln1329_fu_195_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_371[31]),
        .I1(j_1_reg_417_reg[30]),
        .I2(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I3(j_reg_126[30]),
        .I4(cols_bound_per_npc_read_reg_371[30]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__2_i_6
       (.I0(j_1_reg_417_reg[29]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[29]),
        .I3(cols_bound_per_npc_read_reg_371[29]),
        .I4(icmp_ln1329_fu_195_p2_carry__2_i_12_n_0),
        .I5(cols_bound_per_npc_read_reg_371[28]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__2_i_7
       (.I0(j_1_reg_417_reg[27]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[27]),
        .I3(cols_bound_per_npc_read_reg_371[27]),
        .I4(icmp_ln1329_fu_195_p2_carry__2_i_13_n_0),
        .I5(cols_bound_per_npc_read_reg_371[26]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry__2_i_8
       (.I0(j_1_reg_417_reg[25]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[25]),
        .I3(cols_bound_per_npc_read_reg_371[25]),
        .I4(icmp_ln1329_fu_195_p2_carry__2_i_14_n_0),
        .I5(cols_bound_per_npc_read_reg_371[24]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry__2_i_9
       (.I0(j_1_reg_417_reg[29]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[29]),
        .O(icmp_ln1329_fu_195_p2_carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_371[7]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_9_n_0),
        .I2(cols_bound_per_npc_read_reg_371[6]),
        .I3(j_reg_126[6]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[6]),
        .O(icmp_ln1329_fu_195_p2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    icmp_ln1329_fu_195_p2_carry_i_10
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1324_reg_413),
        .O(icmp_ln1329_fu_195_p2_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_11
       (.I0(j_1_reg_417_reg[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[5]),
        .O(icmp_ln1329_fu_195_p2_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_12
       (.I0(j_1_reg_417_reg[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[3]),
        .O(icmp_ln1329_fu_195_p2_carry_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_13
       (.I0(j_1_reg_417_reg[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[1]),
        .O(icmp_ln1329_fu_195_p2_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_14
       (.I0(j_1_reg_417_reg[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[6]),
        .O(icmp_ln1329_fu_195_p2_carry_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_15
       (.I0(j_1_reg_417_reg[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[4]),
        .O(icmp_ln1329_fu_195_p2_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_16
       (.I0(j_1_reg_417_reg[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[2]),
        .O(icmp_ln1329_fu_195_p2_carry_i_16_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_17
       (.I0(j_1_reg_417_reg[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[0]),
        .O(icmp_ln1329_fu_195_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_371[5]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_11_n_0),
        .I2(cols_bound_per_npc_read_reg_371[4]),
        .I3(j_reg_126[4]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[4]),
        .O(icmp_ln1329_fu_195_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_371[3]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_12_n_0),
        .I2(cols_bound_per_npc_read_reg_371[2]),
        .I3(j_reg_126[2]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[2]),
        .O(icmp_ln1329_fu_195_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln1329_fu_195_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_371[1]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_13_n_0),
        .I2(cols_bound_per_npc_read_reg_371[0]),
        .I3(j_reg_126[0]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I5(j_1_reg_417_reg[0]),
        .O(icmp_ln1329_fu_195_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry_i_5
       (.I0(j_1_reg_417_reg[7]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[7]),
        .I3(cols_bound_per_npc_read_reg_371[7]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_14_n_0),
        .I5(cols_bound_per_npc_read_reg_371[6]),
        .O(icmp_ln1329_fu_195_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry_i_6
       (.I0(j_1_reg_417_reg[5]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[5]),
        .I3(cols_bound_per_npc_read_reg_371[5]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_15_n_0),
        .I5(cols_bound_per_npc_read_reg_371[4]),
        .O(icmp_ln1329_fu_195_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry_i_7
       (.I0(j_1_reg_417_reg[3]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[3]),
        .I3(cols_bound_per_npc_read_reg_371[3]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_16_n_0),
        .I5(cols_bound_per_npc_read_reg_371[2]),
        .O(icmp_ln1329_fu_195_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1329_fu_195_p2_carry_i_8
       (.I0(j_1_reg_417_reg[1]),
        .I1(icmp_ln1329_fu_195_p2_carry_i_10_n_0),
        .I2(j_reg_126[1]),
        .I3(cols_bound_per_npc_read_reg_371[1]),
        .I4(icmp_ln1329_fu_195_p2_carry_i_17_n_0),
        .I5(cols_bound_per_npc_read_reg_371[0]),
        .O(icmp_ln1329_fu_195_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    icmp_ln1329_fu_195_p2_carry_i_9
       (.I0(j_1_reg_417_reg[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[7]),
        .O(icmp_ln1329_fu_195_p2_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1329_reg_408[0]_i_1 
       (.I0(icmp_ln1329_fu_195_p2_carry__2_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I3(icmp_ln1329_reg_408),
        .O(\icmp_ln1329_reg_408[0]_i_1_n_0 ));
  FDRE \icmp_ln1329_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1329_reg_408[0]_i_1_n_0 ),
        .Q(icmp_ln1329_reg_408),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln878_reg_433[0]_i_1 
       (.I0(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .O(\icmp_ln878_reg_433[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h001D1D1D1D1D1D1D)) 
    \icmp_ln878_reg_433[0]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I2(filled_V_1_reg_448_reg[5]),
        .I3(\sub_ln546_reg_443[4]_i_1_n_0 ),
        .I4(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .I5(\sub_ln546_reg_443[3]_i_1_n_0 ),
        .O(icmp_ln878_fu_252_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_reg_433[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .O(\icmp_ln878_reg_433[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1 
       (.I0(icmp_ln878_reg_433),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(icmp_ln878_reg_433_pp0_iter3_reg),
        .O(\icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln878_reg_433_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_433_pp0_iter3_reg[0]_i_1_n_0 ),
        .Q(icmp_ln878_reg_433_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_reg_433_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(icmp_ln878_fu_252_p2),
        .Q(icmp_ln878_reg_433),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \indvar_flatten_reg_115[0]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln1324_fu_200_p2),
        .I4(ap_CS_fsm_state8),
        .O(indvar_flatten_reg_115));
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten_reg_115[0]_i_2 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln1324_fu_200_p2),
        .O(indvar_flatten_reg_1150));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_115[0]_i_4 
       (.I0(indvar_flatten_reg_115_reg[0]),
        .O(\indvar_flatten_reg_115[0]_i_4_n_0 ));
  FDRE \indvar_flatten_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_115_reg[0]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_115_reg[0]_i_3_n_0 ,\indvar_flatten_reg_115_reg[0]_i_3_n_1 ,\indvar_flatten_reg_115_reg[0]_i_3_n_2 ,\indvar_flatten_reg_115_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_115_reg[0]_i_3_n_4 ,\indvar_flatten_reg_115_reg[0]_i_3_n_5 ,\indvar_flatten_reg_115_reg[0]_i_3_n_6 ,\indvar_flatten_reg_115_reg[0]_i_3_n_7 }),
        .S({indvar_flatten_reg_115_reg[3:1],\indvar_flatten_reg_115[0]_i_4_n_0 }));
  FDRE \indvar_flatten_reg_115_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[10]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[11]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[12]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[12]_i_1_n_0 ,\indvar_flatten_reg_115_reg[12]_i_1_n_1 ,\indvar_flatten_reg_115_reg[12]_i_1_n_2 ,\indvar_flatten_reg_115_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[12]_i_1_n_4 ,\indvar_flatten_reg_115_reg[12]_i_1_n_5 ,\indvar_flatten_reg_115_reg[12]_i_1_n_6 ,\indvar_flatten_reg_115_reg[12]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[15:12]));
  FDRE \indvar_flatten_reg_115_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[13]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[14]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[15]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[16]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[16]_i_1_n_0 ,\indvar_flatten_reg_115_reg[16]_i_1_n_1 ,\indvar_flatten_reg_115_reg[16]_i_1_n_2 ,\indvar_flatten_reg_115_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[16]_i_1_n_4 ,\indvar_flatten_reg_115_reg[16]_i_1_n_5 ,\indvar_flatten_reg_115_reg[16]_i_1_n_6 ,\indvar_flatten_reg_115_reg[16]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[19:16]));
  FDRE \indvar_flatten_reg_115_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[17]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[18]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[19]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_3_n_6 ),
        .Q(indvar_flatten_reg_115_reg[1]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[20]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[20]_i_1_n_0 ,\indvar_flatten_reg_115_reg[20]_i_1_n_1 ,\indvar_flatten_reg_115_reg[20]_i_1_n_2 ,\indvar_flatten_reg_115_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[20]_i_1_n_4 ,\indvar_flatten_reg_115_reg[20]_i_1_n_5 ,\indvar_flatten_reg_115_reg[20]_i_1_n_6 ,\indvar_flatten_reg_115_reg[20]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[23:20]));
  FDRE \indvar_flatten_reg_115_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[21]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[22]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[23]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[24]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[24]_i_1_n_0 ,\indvar_flatten_reg_115_reg[24]_i_1_n_1 ,\indvar_flatten_reg_115_reg[24]_i_1_n_2 ,\indvar_flatten_reg_115_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[24]_i_1_n_4 ,\indvar_flatten_reg_115_reg[24]_i_1_n_5 ,\indvar_flatten_reg_115_reg[24]_i_1_n_6 ,\indvar_flatten_reg_115_reg[24]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[27:24]));
  FDRE \indvar_flatten_reg_115_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[25]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[26]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[27]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[28]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[28]_i_1_n_0 ,\indvar_flatten_reg_115_reg[28]_i_1_n_1 ,\indvar_flatten_reg_115_reg[28]_i_1_n_2 ,\indvar_flatten_reg_115_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[28]_i_1_n_4 ,\indvar_flatten_reg_115_reg[28]_i_1_n_5 ,\indvar_flatten_reg_115_reg[28]_i_1_n_6 ,\indvar_flatten_reg_115_reg[28]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[31:28]));
  FDRE \indvar_flatten_reg_115_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[29]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_3_n_5 ),
        .Q(indvar_flatten_reg_115_reg[2]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[30]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[31]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[32]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[32]_i_1_n_0 ,\indvar_flatten_reg_115_reg[32]_i_1_n_1 ,\indvar_flatten_reg_115_reg[32]_i_1_n_2 ,\indvar_flatten_reg_115_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[32]_i_1_n_4 ,\indvar_flatten_reg_115_reg[32]_i_1_n_5 ,\indvar_flatten_reg_115_reg[32]_i_1_n_6 ,\indvar_flatten_reg_115_reg[32]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[35:32]));
  FDRE \indvar_flatten_reg_115_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[33]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[34]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[32]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[35]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[36]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[36]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[36]_i_1_n_0 ,\indvar_flatten_reg_115_reg[36]_i_1_n_1 ,\indvar_flatten_reg_115_reg[36]_i_1_n_2 ,\indvar_flatten_reg_115_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[36]_i_1_n_4 ,\indvar_flatten_reg_115_reg[36]_i_1_n_5 ,\indvar_flatten_reg_115_reg[36]_i_1_n_6 ,\indvar_flatten_reg_115_reg[36]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[39:36]));
  FDRE \indvar_flatten_reg_115_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[37]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[38]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[36]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[39]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[0]_i_3_n_4 ),
        .Q(indvar_flatten_reg_115_reg[3]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[40]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[40]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[40]_i_1_n_0 ,\indvar_flatten_reg_115_reg[40]_i_1_n_1 ,\indvar_flatten_reg_115_reg[40]_i_1_n_2 ,\indvar_flatten_reg_115_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[40]_i_1_n_4 ,\indvar_flatten_reg_115_reg[40]_i_1_n_5 ,\indvar_flatten_reg_115_reg[40]_i_1_n_6 ,\indvar_flatten_reg_115_reg[40]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[43:40]));
  FDRE \indvar_flatten_reg_115_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[41]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[42] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[42]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[43] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[40]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[43]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[44] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[44]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[44]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[44]_i_1_n_0 ,\indvar_flatten_reg_115_reg[44]_i_1_n_1 ,\indvar_flatten_reg_115_reg[44]_i_1_n_2 ,\indvar_flatten_reg_115_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[44]_i_1_n_4 ,\indvar_flatten_reg_115_reg[44]_i_1_n_5 ,\indvar_flatten_reg_115_reg[44]_i_1_n_6 ,\indvar_flatten_reg_115_reg[44]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[47:44]));
  FDRE \indvar_flatten_reg_115_reg[45] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[45]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[46] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[46]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[47] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[44]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[47]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[48] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[48]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[48]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[48]_i_1_n_0 ,\indvar_flatten_reg_115_reg[48]_i_1_n_1 ,\indvar_flatten_reg_115_reg[48]_i_1_n_2 ,\indvar_flatten_reg_115_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[48]_i_1_n_4 ,\indvar_flatten_reg_115_reg[48]_i_1_n_5 ,\indvar_flatten_reg_115_reg[48]_i_1_n_6 ,\indvar_flatten_reg_115_reg[48]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[51:48]));
  FDRE \indvar_flatten_reg_115_reg[49] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[49]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[4]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[0]_i_3_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[4]_i_1_n_0 ,\indvar_flatten_reg_115_reg[4]_i_1_n_1 ,\indvar_flatten_reg_115_reg[4]_i_1_n_2 ,\indvar_flatten_reg_115_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[4]_i_1_n_4 ,\indvar_flatten_reg_115_reg[4]_i_1_n_5 ,\indvar_flatten_reg_115_reg[4]_i_1_n_6 ,\indvar_flatten_reg_115_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[7:4]));
  FDRE \indvar_flatten_reg_115_reg[50] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[50]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[51] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[48]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[51]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[52] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[52]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[52]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[52]_i_1_n_0 ,\indvar_flatten_reg_115_reg[52]_i_1_n_1 ,\indvar_flatten_reg_115_reg[52]_i_1_n_2 ,\indvar_flatten_reg_115_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[52]_i_1_n_4 ,\indvar_flatten_reg_115_reg[52]_i_1_n_5 ,\indvar_flatten_reg_115_reg[52]_i_1_n_6 ,\indvar_flatten_reg_115_reg[52]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[55:52]));
  FDRE \indvar_flatten_reg_115_reg[53] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[53]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[54] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[54]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[55] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[52]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[55]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[56] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[56]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[56]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[56]_i_1_n_0 ,\indvar_flatten_reg_115_reg[56]_i_1_n_1 ,\indvar_flatten_reg_115_reg[56]_i_1_n_2 ,\indvar_flatten_reg_115_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[56]_i_1_n_4 ,\indvar_flatten_reg_115_reg[56]_i_1_n_5 ,\indvar_flatten_reg_115_reg[56]_i_1_n_6 ,\indvar_flatten_reg_115_reg[56]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[59:56]));
  FDRE \indvar_flatten_reg_115_reg[57] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[57]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[58] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[58]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[59] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[56]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[59]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[5]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[60] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[60]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[60]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[56]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_reg_115_reg[60]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_115_reg[60]_i_1_n_1 ,\indvar_flatten_reg_115_reg[60]_i_1_n_2 ,\indvar_flatten_reg_115_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[60]_i_1_n_4 ,\indvar_flatten_reg_115_reg[60]_i_1_n_5 ,\indvar_flatten_reg_115_reg[60]_i_1_n_6 ,\indvar_flatten_reg_115_reg[60]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[63:60]));
  FDRE \indvar_flatten_reg_115_reg[61] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[61]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[62] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[62]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[63] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[60]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[63]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_115_reg[6]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_reg_115_reg[7]),
        .R(indvar_flatten_reg_115));
  FDRE \indvar_flatten_reg_115_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_115_reg[8]),
        .R(indvar_flatten_reg_115));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_115_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_115_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_115_reg[8]_i_1_n_0 ,\indvar_flatten_reg_115_reg[8]_i_1_n_1 ,\indvar_flatten_reg_115_reg[8]_i_1_n_2 ,\indvar_flatten_reg_115_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_115_reg[8]_i_1_n_4 ,\indvar_flatten_reg_115_reg[8]_i_1_n_5 ,\indvar_flatten_reg_115_reg[8]_i_1_n_6 ,\indvar_flatten_reg_115_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_reg_115_reg[11:8]));
  FDRE \indvar_flatten_reg_115_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\indvar_flatten_reg_115_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_reg_115_reg[9]),
        .R(indvar_flatten_reg_115));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    internal_full_n_i_2__20
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    internal_full_n_i_3__6
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(\icmp_ln1324_reg_413_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(out_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'h00000040)) 
    \j_1_reg_417[0]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln1324_fu_200_p2),
        .I4(icmp_ln1329_fu_195_p2_carry__2_n_0),
        .O(j_1_reg_417));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[0]_i_3 
       (.I0(j_1_reg_417_reg[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[3]),
        .O(\j_1_reg_417[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[0]_i_4 
       (.I0(j_1_reg_417_reg[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[2]),
        .O(\j_1_reg_417[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[0]_i_5 
       (.I0(j_1_reg_417_reg[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[1]),
        .O(\j_1_reg_417[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \j_1_reg_417[0]_i_6 
       (.I0(j_reg_126[0]),
        .I1(icmp_ln1324_reg_413),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(j_1_reg_417_reg[0]),
        .O(\j_1_reg_417[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[12]_i_2 
       (.I0(j_1_reg_417_reg[15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[15]),
        .O(\j_1_reg_417[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[12]_i_3 
       (.I0(j_1_reg_417_reg[14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[14]),
        .O(\j_1_reg_417[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[12]_i_4 
       (.I0(j_1_reg_417_reg[13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[13]),
        .O(\j_1_reg_417[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[12]_i_5 
       (.I0(j_1_reg_417_reg[12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[12]),
        .O(\j_1_reg_417[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[16]_i_2 
       (.I0(j_1_reg_417_reg[19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[19]),
        .O(\j_1_reg_417[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[16]_i_3 
       (.I0(j_1_reg_417_reg[18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[18]),
        .O(\j_1_reg_417[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[16]_i_4 
       (.I0(j_1_reg_417_reg[17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[17]),
        .O(\j_1_reg_417[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[16]_i_5 
       (.I0(j_1_reg_417_reg[16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[16]),
        .O(\j_1_reg_417[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[20]_i_2 
       (.I0(j_1_reg_417_reg[23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[23]),
        .O(\j_1_reg_417[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[20]_i_3 
       (.I0(j_1_reg_417_reg[22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[22]),
        .O(\j_1_reg_417[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[20]_i_4 
       (.I0(j_1_reg_417_reg[21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[21]),
        .O(\j_1_reg_417[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[20]_i_5 
       (.I0(j_1_reg_417_reg[20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[20]),
        .O(\j_1_reg_417[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[24]_i_2 
       (.I0(j_1_reg_417_reg[27]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[27]),
        .O(\j_1_reg_417[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[24]_i_3 
       (.I0(j_1_reg_417_reg[26]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[26]),
        .O(\j_1_reg_417[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[24]_i_4 
       (.I0(j_1_reg_417_reg[25]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[25]),
        .O(\j_1_reg_417[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[24]_i_5 
       (.I0(j_1_reg_417_reg[24]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[24]),
        .O(\j_1_reg_417[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[28]_i_2 
       (.I0(j_1_reg_417_reg[30]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[30]),
        .O(\j_1_reg_417[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[28]_i_3 
       (.I0(j_1_reg_417_reg[29]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[29]),
        .O(\j_1_reg_417[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[28]_i_4 
       (.I0(j_1_reg_417_reg[28]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[28]),
        .O(\j_1_reg_417[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[4]_i_2 
       (.I0(j_1_reg_417_reg[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[7]),
        .O(\j_1_reg_417[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[4]_i_3 
       (.I0(j_1_reg_417_reg[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[6]),
        .O(\j_1_reg_417[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[4]_i_4 
       (.I0(j_1_reg_417_reg[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[5]),
        .O(\j_1_reg_417[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[4]_i_5 
       (.I0(j_1_reg_417_reg[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[4]),
        .O(\j_1_reg_417[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[8]_i_2 
       (.I0(j_1_reg_417_reg[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[11]),
        .O(\j_1_reg_417[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[8]_i_3 
       (.I0(j_1_reg_417_reg[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[10]),
        .O(\j_1_reg_417[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[8]_i_4 
       (.I0(j_1_reg_417_reg[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[9]),
        .O(\j_1_reg_417[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_1_reg_417[8]_i_5 
       (.I0(j_1_reg_417_reg[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_reg_413),
        .I4(j_reg_126[8]),
        .O(\j_1_reg_417[8]_i_5_n_0 ));
  FDSE \j_1_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[0]_i_2_n_7 ),
        .Q(j_1_reg_417_reg[0]),
        .S(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_1_reg_417_reg[0]_i_2_n_0 ,\j_1_reg_417_reg[0]_i_2_n_1 ,\j_1_reg_417_reg[0]_i_2_n_2 ,\j_1_reg_417_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_1_reg_417_reg[0]_i_2_n_4 ,\j_1_reg_417_reg[0]_i_2_n_5 ,\j_1_reg_417_reg[0]_i_2_n_6 ,\j_1_reg_417_reg[0]_i_2_n_7 }),
        .S({\j_1_reg_417[0]_i_3_n_0 ,\j_1_reg_417[0]_i_4_n_0 ,\j_1_reg_417[0]_i_5_n_0 ,\j_1_reg_417[0]_i_6_n_0 }));
  FDRE \j_1_reg_417_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[8]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[10]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[8]_i_1_n_4 ),
        .Q(j_1_reg_417_reg[11]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[12]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[12]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[12]_i_1 
       (.CI(\j_1_reg_417_reg[8]_i_1_n_0 ),
        .CO({\j_1_reg_417_reg[12]_i_1_n_0 ,\j_1_reg_417_reg[12]_i_1_n_1 ,\j_1_reg_417_reg[12]_i_1_n_2 ,\j_1_reg_417_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_1_reg_417_reg[12]_i_1_n_4 ,\j_1_reg_417_reg[12]_i_1_n_5 ,\j_1_reg_417_reg[12]_i_1_n_6 ,\j_1_reg_417_reg[12]_i_1_n_7 }),
        .S({\j_1_reg_417[12]_i_2_n_0 ,\j_1_reg_417[12]_i_3_n_0 ,\j_1_reg_417[12]_i_4_n_0 ,\j_1_reg_417[12]_i_5_n_0 }));
  FDRE \j_1_reg_417_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[12]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[13]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[12]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[14]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[12]_i_1_n_4 ),
        .Q(j_1_reg_417_reg[15]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[16]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[16]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[16]_i_1 
       (.CI(\j_1_reg_417_reg[12]_i_1_n_0 ),
        .CO({\j_1_reg_417_reg[16]_i_1_n_0 ,\j_1_reg_417_reg[16]_i_1_n_1 ,\j_1_reg_417_reg[16]_i_1_n_2 ,\j_1_reg_417_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_1_reg_417_reg[16]_i_1_n_4 ,\j_1_reg_417_reg[16]_i_1_n_5 ,\j_1_reg_417_reg[16]_i_1_n_6 ,\j_1_reg_417_reg[16]_i_1_n_7 }),
        .S({\j_1_reg_417[16]_i_2_n_0 ,\j_1_reg_417[16]_i_3_n_0 ,\j_1_reg_417[16]_i_4_n_0 ,\j_1_reg_417[16]_i_5_n_0 }));
  FDRE \j_1_reg_417_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[16]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[17]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[16]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[18]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[16]_i_1_n_4 ),
        .Q(j_1_reg_417_reg[19]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[0]_i_2_n_6 ),
        .Q(j_1_reg_417_reg[1]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[20]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[20]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[20]_i_1 
       (.CI(\j_1_reg_417_reg[16]_i_1_n_0 ),
        .CO({\j_1_reg_417_reg[20]_i_1_n_0 ,\j_1_reg_417_reg[20]_i_1_n_1 ,\j_1_reg_417_reg[20]_i_1_n_2 ,\j_1_reg_417_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_1_reg_417_reg[20]_i_1_n_4 ,\j_1_reg_417_reg[20]_i_1_n_5 ,\j_1_reg_417_reg[20]_i_1_n_6 ,\j_1_reg_417_reg[20]_i_1_n_7 }),
        .S({\j_1_reg_417[20]_i_2_n_0 ,\j_1_reg_417[20]_i_3_n_0 ,\j_1_reg_417[20]_i_4_n_0 ,\j_1_reg_417[20]_i_5_n_0 }));
  FDRE \j_1_reg_417_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[20]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[21]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[20]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[22]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[20]_i_1_n_4 ),
        .Q(j_1_reg_417_reg[23]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[24]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[24]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[24]_i_1 
       (.CI(\j_1_reg_417_reg[20]_i_1_n_0 ),
        .CO({\j_1_reg_417_reg[24]_i_1_n_0 ,\j_1_reg_417_reg[24]_i_1_n_1 ,\j_1_reg_417_reg[24]_i_1_n_2 ,\j_1_reg_417_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_1_reg_417_reg[24]_i_1_n_4 ,\j_1_reg_417_reg[24]_i_1_n_5 ,\j_1_reg_417_reg[24]_i_1_n_6 ,\j_1_reg_417_reg[24]_i_1_n_7 }),
        .S({\j_1_reg_417[24]_i_2_n_0 ,\j_1_reg_417[24]_i_3_n_0 ,\j_1_reg_417[24]_i_4_n_0 ,\j_1_reg_417[24]_i_5_n_0 }));
  FDRE \j_1_reg_417_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[24]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[25]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[24]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[26]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[24]_i_1_n_4 ),
        .Q(j_1_reg_417_reg[27]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[28]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[28]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[28]_i_1 
       (.CI(\j_1_reg_417_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_1_reg_417_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_1_reg_417_reg[28]_i_1_n_2 ,\j_1_reg_417_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_1_reg_417_reg[28]_i_1_O_UNCONNECTED [3],\j_1_reg_417_reg[28]_i_1_n_5 ,\j_1_reg_417_reg[28]_i_1_n_6 ,\j_1_reg_417_reg[28]_i_1_n_7 }),
        .S({1'b0,\j_1_reg_417[28]_i_2_n_0 ,\j_1_reg_417[28]_i_3_n_0 ,\j_1_reg_417[28]_i_4_n_0 }));
  FDRE \j_1_reg_417_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[28]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[29]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[0]_i_2_n_5 ),
        .Q(j_1_reg_417_reg[2]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[28]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[30]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[0]_i_2_n_4 ),
        .Q(j_1_reg_417_reg[3]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[4]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[4]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[4]_i_1 
       (.CI(\j_1_reg_417_reg[0]_i_2_n_0 ),
        .CO({\j_1_reg_417_reg[4]_i_1_n_0 ,\j_1_reg_417_reg[4]_i_1_n_1 ,\j_1_reg_417_reg[4]_i_1_n_2 ,\j_1_reg_417_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_1_reg_417_reg[4]_i_1_n_4 ,\j_1_reg_417_reg[4]_i_1_n_5 ,\j_1_reg_417_reg[4]_i_1_n_6 ,\j_1_reg_417_reg[4]_i_1_n_7 }),
        .S({\j_1_reg_417[4]_i_2_n_0 ,\j_1_reg_417[4]_i_3_n_0 ,\j_1_reg_417[4]_i_4_n_0 ,\j_1_reg_417[4]_i_5_n_0 }));
  FDRE \j_1_reg_417_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[4]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[5]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[4]_i_1_n_5 ),
        .Q(j_1_reg_417_reg[6]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[4]_i_1_n_4 ),
        .Q(j_1_reg_417_reg[7]),
        .R(j_1_reg_417));
  FDRE \j_1_reg_417_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[8]_i_1_n_7 ),
        .Q(j_1_reg_417_reg[8]),
        .R(j_1_reg_417));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_1_reg_417_reg[8]_i_1 
       (.CI(\j_1_reg_417_reg[4]_i_1_n_0 ),
        .CO({\j_1_reg_417_reg[8]_i_1_n_0 ,\j_1_reg_417_reg[8]_i_1_n_1 ,\j_1_reg_417_reg[8]_i_1_n_2 ,\j_1_reg_417_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_1_reg_417_reg[8]_i_1_n_4 ,\j_1_reg_417_reg[8]_i_1_n_5 ,\j_1_reg_417_reg[8]_i_1_n_6 ,\j_1_reg_417_reg[8]_i_1_n_7 }),
        .S({\j_1_reg_417[8]_i_2_n_0 ,\j_1_reg_417[8]_i_3_n_0 ,\j_1_reg_417[8]_i_4_n_0 ,\j_1_reg_417[8]_i_5_n_0 }));
  FDRE \j_1_reg_417_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1150),
        .D(\j_1_reg_417_reg[8]_i_1_n_6 ),
        .Q(j_1_reg_417_reg[9]),
        .R(j_1_reg_417));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \j_reg_126[30]_i_1 
       (.I0(icmp_ln1324_reg_413),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I4(ap_CS_fsm_state8),
        .O(j_reg_126_0));
  LUT4 #(
    .INIT(16'h0040)) 
    \j_reg_126[30]_i_2 
       (.I0(icmp_ln1324_reg_413),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .O(j_reg_1260));
  FDRE \j_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[0]),
        .Q(j_reg_126[0]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[10]),
        .Q(j_reg_126[10]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[11]),
        .Q(j_reg_126[11]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[12] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[12]),
        .Q(j_reg_126[12]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[13] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[13]),
        .Q(j_reg_126[13]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[14] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[14]),
        .Q(j_reg_126[14]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[15] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[15]),
        .Q(j_reg_126[15]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[16] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[16]),
        .Q(j_reg_126[16]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[17] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[17]),
        .Q(j_reg_126[17]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[18] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[18]),
        .Q(j_reg_126[18]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[19] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[19]),
        .Q(j_reg_126[19]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[1]),
        .Q(j_reg_126[1]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[20] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[20]),
        .Q(j_reg_126[20]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[21] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[21]),
        .Q(j_reg_126[21]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[22] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[22]),
        .Q(j_reg_126[22]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[23] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[23]),
        .Q(j_reg_126[23]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[24] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[24]),
        .Q(j_reg_126[24]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[25] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[25]),
        .Q(j_reg_126[25]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[26] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[26]),
        .Q(j_reg_126[26]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[27] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[27]),
        .Q(j_reg_126[27]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[28] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[28]),
        .Q(j_reg_126[28]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[29] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[29]),
        .Q(j_reg_126[29]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[2]),
        .Q(j_reg_126[2]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[30] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[30]),
        .Q(j_reg_126[30]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[3]),
        .Q(j_reg_126[3]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[4]),
        .Q(j_reg_126[4]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[5]),
        .Q(j_reg_126[5]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[6]),
        .Q(j_reg_126[6]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[7]),
        .Q(j_reg_126[7]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[8]),
        .Q(j_reg_126[8]),
        .R(j_reg_126_0));
  FDRE \j_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1260),
        .D(j_1_reg_417_reg[9]),
        .Q(j_reg_126[9]),
        .R(j_reg_126_0));
  FDRE \last_blk_width_read_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(p_channel_dout),
        .Q(last_blk_width_read_reg_388),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \localbuffer_V_3_reg_459[0]_i_1 
       (.I0(\localbuffer_V_3_reg_459[5]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[16]_i_2_n_0 ),
        .I2(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .I3(\localbuffer_V_3_reg_459[1]_i_2_n_0 ),
        .I4(sub_ln546_reg_443[0]),
        .I5(\localbuffer_V_3_reg_459[0]_i_2_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[0]_i_2 
       (.I0(tmp_V_reg_428[6]),
        .I1(tmp_V_reg_428[2]),
        .I2(ret_reg_437[1]),
        .I3(tmp_V_reg_428[4]),
        .I4(ret_reg_437[2]),
        .I5(tmp_V_reg_428[0]),
        .O(\localbuffer_V_3_reg_459[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h0000B800)) 
    \localbuffer_V_3_reg_459[10]_i_1 
       (.I0(\localbuffer_V_3_reg_459[26]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[26]_i_3_n_0 ),
        .I3(ret_reg_437[6]),
        .I4(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[10]));
  LUT6 #(
    .INIT(64'h0000000038080000)) 
    \localbuffer_V_3_reg_459[11]_i_1 
       (.I0(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(sub_ln546_reg_443[3]),
        .I3(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .I4(ret_reg_437[6]),
        .I5(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h0000A300)) 
    \localbuffer_V_3_reg_459[12]_i_1 
       (.I0(\localbuffer_V_3_reg_459[28]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[28]_i_3_n_0 ),
        .I2(sub_ln546_reg_443[3]),
        .I3(ret_reg_437[6]),
        .I4(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h0000B800)) 
    \localbuffer_V_3_reg_459[13]_i_1 
       (.I0(\localbuffer_V_3_reg_459[29]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[29]_i_3_n_0 ),
        .I3(ret_reg_437[6]),
        .I4(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \localbuffer_V_3_reg_459[14]_i_1 
       (.I0(\localbuffer_V_3_reg_459[30]_i_2_n_0 ),
        .I1(ret_reg_437[6]),
        .I2(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[14]));
  LUT6 #(
    .INIT(64'h000000008A800000)) 
    \localbuffer_V_3_reg_459[15]_i_1 
       (.I0(sub_ln546_reg_443[3]),
        .I1(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .I2(sub_ln546_reg_443[2]),
        .I3(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I4(ret_reg_437[6]),
        .I5(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[15]));
  LUT5 #(
    .INIT(32'h8A808080)) 
    \localbuffer_V_3_reg_459[16]_i_1 
       (.I0(ret_reg_437[6]),
        .I1(\localbuffer_V_3_reg_459[16]_i_2_n_0 ),
        .I2(sub_ln546_reg_443[4]),
        .I3(\localbuffer_V_3_reg_459[16]_i_3_n_0 ),
        .I4(sub_ln546_reg_443[3]),
        .O(localbuffer_V_3_fu_336_p3[16]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \localbuffer_V_3_reg_459[16]_i_2 
       (.I0(sub_ln546_reg_443[2]),
        .I1(sub_ln546_reg_443[0]),
        .I2(tmp_V_reg_428[0]),
        .I3(sub_ln546_reg_443[1]),
        .I4(sub_ln546_reg_443[3]),
        .O(\localbuffer_V_3_reg_459[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_3_reg_459[16]_i_3 
       (.I0(\localbuffer_V_3_reg_459[28]_i_4_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(\localbuffer_V_3_reg_459[16]_i_4_n_0 ),
        .O(\localbuffer_V_3_reg_459[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \localbuffer_V_3_reg_459[16]_i_4 
       (.I0(tmp_V_reg_428[5]),
        .I1(tmp_V_reg_428[6]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[7]),
        .I4(sub_ln546_reg_443[0]),
        .O(\localbuffer_V_3_reg_459[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h2A080808)) 
    \localbuffer_V_3_reg_459[17]_i_1 
       (.I0(ret_reg_437[6]),
        .I1(sub_ln546_reg_443[4]),
        .I2(\localbuffer_V_3_reg_459[17]_i_2_n_0 ),
        .I3(\localbuffer_V_3_reg_459[25]_i_3_n_0 ),
        .I4(sub_ln546_reg_443[3]),
        .O(localbuffer_V_3_fu_336_p3[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFB)) 
    \localbuffer_V_3_reg_459[17]_i_2 
       (.I0(sub_ln546_reg_443[3]),
        .I1(tmp_V_reg_428[1]),
        .I2(sub_ln546_reg_443[0]),
        .I3(tmp_V_reg_428[0]),
        .I4(sub_ln546_reg_443[1]),
        .I5(sub_ln546_reg_443[2]),
        .O(\localbuffer_V_3_reg_459[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h0C800080)) 
    \localbuffer_V_3_reg_459[18]_i_1 
       (.I0(\localbuffer_V_3_reg_459[26]_i_2_n_0 ),
        .I1(ret_reg_437[6]),
        .I2(sub_ln546_reg_443[4]),
        .I3(sub_ln546_reg_443[3]),
        .I4(\localbuffer_V_3_reg_459[26]_i_3_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[18]));
  LUT6 #(
    .INIT(64'h0202800000008000)) 
    \localbuffer_V_3_reg_459[19]_i_1 
       (.I0(ret_reg_437[6]),
        .I1(sub_ln546_reg_443[3]),
        .I2(sub_ln546_reg_443[2]),
        .I3(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I4(sub_ln546_reg_443[4]),
        .I5(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[19]));
  LUT6 #(
    .INIT(64'hF111F1F1F1111111)) 
    \localbuffer_V_3_reg_459[1]_i_1 
       (.I0(\localbuffer_V_3_reg_459[5]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[17]_i_2_n_0 ),
        .I2(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .I3(\localbuffer_V_3_reg_459[2]_i_3_n_0 ),
        .I4(sub_ln546_reg_443[0]),
        .I5(\localbuffer_V_3_reg_459[1]_i_2_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[1]_i_2 
       (.I0(tmp_V_reg_428[7]),
        .I1(tmp_V_reg_428[3]),
        .I2(ret_reg_437[1]),
        .I3(tmp_V_reg_428[5]),
        .I4(ret_reg_437[2]),
        .I5(tmp_V_reg_428[1]),
        .O(\localbuffer_V_3_reg_459[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \localbuffer_V_3_reg_459[20]_i_1 
       (.I0(ret_reg_437[6]),
        .I1(\localbuffer_V_3_reg_459[28]_i_3_n_0 ),
        .I2(sub_ln546_reg_443[3]),
        .I3(sub_ln546_reg_443[4]),
        .I4(\localbuffer_V_3_reg_459[20]_i_2_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[20]));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \localbuffer_V_3_reg_459[20]_i_2 
       (.I0(\localbuffer_V_3_reg_459[28]_i_4_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[0]),
        .I4(sub_ln546_reg_443[0]),
        .I5(sub_ln546_reg_443[3]),
        .O(\localbuffer_V_3_reg_459[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h22800080)) 
    \localbuffer_V_3_reg_459[21]_i_1 
       (.I0(ret_reg_437[6]),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[29]_i_3_n_0 ),
        .I3(sub_ln546_reg_443[4]),
        .I4(\localbuffer_V_3_reg_459[29]_i_2_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[21]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \localbuffer_V_3_reg_459[22]_i_1 
       (.I0(ret_reg_437[6]),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[22]_i_2_n_0 ),
        .I3(sub_ln546_reg_443[4]),
        .I4(\localbuffer_V_3_reg_459[22]_i_3_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \localbuffer_V_3_reg_459[22]_i_2 
       (.I0(sub_ln546_reg_443[1]),
        .I1(tmp_V_reg_428[7]),
        .I2(sub_ln546_reg_443[0]),
        .I3(sub_ln546_reg_443[2]),
        .O(\localbuffer_V_3_reg_459[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \localbuffer_V_3_reg_459[22]_i_3 
       (.I0(\localbuffer_V_3_reg_459[26]_i_4_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(\localbuffer_V_3_reg_459[22]_i_4_n_0 ),
        .I3(sub_ln546_reg_443[3]),
        .O(\localbuffer_V_3_reg_459[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \localbuffer_V_3_reg_459[22]_i_4 
       (.I0(tmp_V_reg_428[0]),
        .I1(sub_ln546_reg_443[1]),
        .I2(tmp_V_reg_428[1]),
        .I3(sub_ln546_reg_443[0]),
        .I4(tmp_V_reg_428[2]),
        .O(\localbuffer_V_3_reg_459[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    \localbuffer_V_3_reg_459[23]_i_1 
       (.I0(sub_ln546_reg_443[3]),
        .I1(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .I2(sub_ln546_reg_443[2]),
        .I3(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I4(sub_ln546_reg_443[4]),
        .I5(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \localbuffer_V_3_reg_459[24]_i_1 
       (.I0(\localbuffer_V_3_reg_459[24]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[4]),
        .I2(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \localbuffer_V_3_reg_459[24]_i_2 
       (.I0(sub_ln546_reg_443[1]),
        .I1(tmp_V_reg_428[0]),
        .I2(sub_ln546_reg_443[0]),
        .I3(sub_ln546_reg_443[2]),
        .I4(sub_ln546_reg_443[3]),
        .I5(\localbuffer_V_3_reg_459[16]_i_3_n_0 ),
        .O(\localbuffer_V_3_reg_459[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h74000000)) 
    \localbuffer_V_3_reg_459[25]_i_1 
       (.I0(\localbuffer_V_3_reg_459[25]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[25]_i_3_n_0 ),
        .I3(sub_ln546_reg_443[4]),
        .I4(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \localbuffer_V_3_reg_459[25]_i_2 
       (.I0(sub_ln546_reg_443[2]),
        .I1(sub_ln546_reg_443[1]),
        .I2(tmp_V_reg_428[0]),
        .I3(sub_ln546_reg_443[0]),
        .I4(tmp_V_reg_428[1]),
        .O(\localbuffer_V_3_reg_459[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \localbuffer_V_3_reg_459[25]_i_3 
       (.I0(\localbuffer_V_3_reg_459[29]_i_4_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(tmp_V_reg_428[7]),
        .I3(sub_ln546_reg_443[0]),
        .I4(tmp_V_reg_428[6]),
        .I5(sub_ln546_reg_443[1]),
        .O(\localbuffer_V_3_reg_459[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \localbuffer_V_3_reg_459[26]_i_1 
       (.I0(\localbuffer_V_3_reg_459[26]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[26]_i_3_n_0 ),
        .I3(sub_ln546_reg_443[4]),
        .I4(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \localbuffer_V_3_reg_459[26]_i_2 
       (.I0(tmp_V_reg_428[2]),
        .I1(sub_ln546_reg_443[0]),
        .I2(tmp_V_reg_428[1]),
        .I3(sub_ln546_reg_443[1]),
        .I4(tmp_V_reg_428[0]),
        .I5(sub_ln546_reg_443[2]),
        .O(\localbuffer_V_3_reg_459[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    \localbuffer_V_3_reg_459[26]_i_3 
       (.I0(\localbuffer_V_3_reg_459[26]_i_4_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(sub_ln546_reg_443[0]),
        .I3(tmp_V_reg_428[7]),
        .I4(sub_ln546_reg_443[1]),
        .O(\localbuffer_V_3_reg_459[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[26]_i_4 
       (.I0(tmp_V_reg_428[3]),
        .I1(tmp_V_reg_428[4]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[5]),
        .I4(sub_ln546_reg_443[0]),
        .I5(tmp_V_reg_428[6]),
        .O(\localbuffer_V_3_reg_459[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0088800000008000)) 
    \localbuffer_V_3_reg_459[27]_i_1 
       (.I0(sub_ln546_reg_443[4]),
        .I1(ret_reg_437[6]),
        .I2(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I3(sub_ln546_reg_443[2]),
        .I4(sub_ln546_reg_443[3]),
        .I5(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hA3000000)) 
    \localbuffer_V_3_reg_459[28]_i_1 
       (.I0(\localbuffer_V_3_reg_459[28]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[28]_i_3_n_0 ),
        .I2(sub_ln546_reg_443[3]),
        .I3(sub_ln546_reg_443[4]),
        .I4(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \localbuffer_V_3_reg_459[28]_i_2 
       (.I0(sub_ln546_reg_443[0]),
        .I1(tmp_V_reg_428[0]),
        .I2(sub_ln546_reg_443[1]),
        .I3(sub_ln546_reg_443[2]),
        .I4(\localbuffer_V_3_reg_459[28]_i_4_n_0 ),
        .O(\localbuffer_V_3_reg_459[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h557F777FDD7FFF7F)) 
    \localbuffer_V_3_reg_459[28]_i_3 
       (.I0(sub_ln546_reg_443[2]),
        .I1(sub_ln546_reg_443[0]),
        .I2(tmp_V_reg_428[7]),
        .I3(sub_ln546_reg_443[1]),
        .I4(tmp_V_reg_428[6]),
        .I5(tmp_V_reg_428[5]),
        .O(\localbuffer_V_3_reg_459[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[28]_i_4 
       (.I0(tmp_V_reg_428[1]),
        .I1(tmp_V_reg_428[2]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[3]),
        .I4(sub_ln546_reg_443[0]),
        .I5(tmp_V_reg_428[4]),
        .O(\localbuffer_V_3_reg_459[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \localbuffer_V_3_reg_459[29]_i_1 
       (.I0(\localbuffer_V_3_reg_459[29]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[29]_i_3_n_0 ),
        .I3(sub_ln546_reg_443[4]),
        .I4(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \localbuffer_V_3_reg_459[29]_i_2 
       (.I0(tmp_V_reg_428[1]),
        .I1(sub_ln546_reg_443[0]),
        .I2(tmp_V_reg_428[0]),
        .I3(sub_ln546_reg_443[1]),
        .I4(sub_ln546_reg_443[2]),
        .I5(\localbuffer_V_3_reg_459[29]_i_4_n_0 ),
        .O(\localbuffer_V_3_reg_459[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \localbuffer_V_3_reg_459[29]_i_3 
       (.I0(sub_ln546_reg_443[1]),
        .I1(tmp_V_reg_428[6]),
        .I2(sub_ln546_reg_443[0]),
        .I3(tmp_V_reg_428[7]),
        .I4(sub_ln546_reg_443[2]),
        .O(\localbuffer_V_3_reg_459[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[29]_i_4 
       (.I0(tmp_V_reg_428[2]),
        .I1(tmp_V_reg_428[3]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[4]),
        .I4(sub_ln546_reg_443[0]),
        .I5(tmp_V_reg_428[5]),
        .O(\localbuffer_V_3_reg_459[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \localbuffer_V_3_reg_459[2]_i_1 
       (.I0(\localbuffer_V_3_reg_459[5]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[2]_i_2_n_0 ),
        .I2(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .I3(\localbuffer_V_3_reg_459[3]_i_3_n_0 ),
        .I4(sub_ln546_reg_443[0]),
        .I5(\localbuffer_V_3_reg_459[2]_i_3_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \localbuffer_V_3_reg_459[2]_i_2 
       (.I0(\localbuffer_V_3_reg_459[26]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .O(\localbuffer_V_3_reg_459[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \localbuffer_V_3_reg_459[2]_i_3 
       (.I0(tmp_V_reg_428[4]),
        .I1(ret_reg_437[1]),
        .I2(tmp_V_reg_428[6]),
        .I3(ret_reg_437[2]),
        .I4(tmp_V_reg_428[2]),
        .O(\localbuffer_V_3_reg_459[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \localbuffer_V_3_reg_459[30]_i_1 
       (.I0(\localbuffer_V_3_reg_459[30]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[4]),
        .I2(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \localbuffer_V_3_reg_459[30]_i_2 
       (.I0(\localbuffer_V_3_reg_459[30]_i_3_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[7]),
        .I4(sub_ln546_reg_443[0]),
        .I5(sub_ln546_reg_443[2]),
        .O(\localbuffer_V_3_reg_459[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_3_reg_459[30]_i_3 
       (.I0(\localbuffer_V_3_reg_459[22]_i_4_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(\localbuffer_V_3_reg_459[26]_i_4_n_0 ),
        .O(\localbuffer_V_3_reg_459[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \localbuffer_V_3_reg_459[31]_i_1 
       (.I0(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(icmp_ln878_reg_433),
        .I3(ret_reg_437[6]),
        .O(localbuffer_V_3_reg_459));
  LUT3 #(
    .INIT(8'h01)) 
    \localbuffer_V_3_reg_459[31]_i_2 
       (.I0(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I2(icmp_ln878_reg_433),
        .O(localbuffer_V_3_reg_4590));
  LUT6 #(
    .INIT(64'h8A80000000000000)) 
    \localbuffer_V_3_reg_459[31]_i_3 
       (.I0(sub_ln546_reg_443[3]),
        .I1(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .I2(sub_ln546_reg_443[2]),
        .I3(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I4(sub_ln546_reg_443[4]),
        .I5(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[31]_i_4 
       (.I0(tmp_V_reg_428[0]),
        .I1(tmp_V_reg_428[1]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[2]),
        .I4(sub_ln546_reg_443[0]),
        .I5(tmp_V_reg_428[3]),
        .O(\localbuffer_V_3_reg_459[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_3_reg_459[31]_i_5 
       (.I0(tmp_V_reg_428[4]),
        .I1(tmp_V_reg_428[5]),
        .I2(sub_ln546_reg_443[1]),
        .I3(tmp_V_reg_428[6]),
        .I4(sub_ln546_reg_443[0]),
        .I5(tmp_V_reg_428[7]),
        .O(\localbuffer_V_3_reg_459[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF111F1F1F1111111)) 
    \localbuffer_V_3_reg_459[3]_i_1 
       (.I0(\localbuffer_V_3_reg_459[5]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[3]_i_2_n_0 ),
        .I2(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .I3(\localbuffer_V_3_reg_459[4]_i_2_n_0 ),
        .I4(sub_ln546_reg_443[0]),
        .I5(\localbuffer_V_3_reg_459[3]_i_3_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \localbuffer_V_3_reg_459[3]_i_2 
       (.I0(sub_ln546_reg_443[3]),
        .I1(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .I2(sub_ln546_reg_443[2]),
        .O(\localbuffer_V_3_reg_459[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \localbuffer_V_3_reg_459[3]_i_3 
       (.I0(tmp_V_reg_428[5]),
        .I1(ret_reg_437[1]),
        .I2(tmp_V_reg_428[7]),
        .I3(ret_reg_437[2]),
        .I4(tmp_V_reg_428[3]),
        .O(\localbuffer_V_3_reg_459[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44FFF4F444444444)) 
    \localbuffer_V_3_reg_459[4]_i_1 
       (.I0(\localbuffer_V_3_reg_459[5]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[20]_i_2_n_0 ),
        .I2(\localbuffer_V_3_reg_459[4]_i_2_n_0 ),
        .I3(\localbuffer_V_3_reg_459[5]_i_5_n_0 ),
        .I4(sub_ln546_reg_443[0]),
        .I5(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \localbuffer_V_3_reg_459[4]_i_2 
       (.I0(tmp_V_reg_428[6]),
        .I1(ret_reg_437[1]),
        .I2(tmp_V_reg_428[4]),
        .I3(ret_reg_437[2]),
        .O(\localbuffer_V_3_reg_459[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4444444F4FF4444)) 
    \localbuffer_V_3_reg_459[5]_i_1 
       (.I0(\localbuffer_V_3_reg_459[5]_i_2_n_0 ),
        .I1(\localbuffer_V_3_reg_459[5]_i_3_n_0 ),
        .I2(\localbuffer_V_3_reg_459[5]_i_4_n_0 ),
        .I3(sub_ln546_reg_443[0]),
        .I4(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .I5(\localbuffer_V_3_reg_459[5]_i_5_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \localbuffer_V_3_reg_459[5]_i_2 
       (.I0(sub_ln546_reg_443[4]),
        .I1(ret_reg_437[6]),
        .O(\localbuffer_V_3_reg_459[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \localbuffer_V_3_reg_459[5]_i_3 
       (.I0(\localbuffer_V_3_reg_459[29]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .O(\localbuffer_V_3_reg_459[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \localbuffer_V_3_reg_459[5]_i_4 
       (.I0(ret_reg_437[2]),
        .I1(tmp_V_reg_428[6]),
        .I2(ret_reg_437[1]),
        .O(\localbuffer_V_3_reg_459[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hFF47)) 
    \localbuffer_V_3_reg_459[5]_i_5 
       (.I0(tmp_V_reg_428[7]),
        .I1(ret_reg_437[1]),
        .I2(tmp_V_reg_428[5]),
        .I3(ret_reg_437[2]),
        .O(\localbuffer_V_3_reg_459[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \localbuffer_V_3_reg_459[6]_i_1 
       (.I0(sub_ln546_reg_443[4]),
        .I1(ret_reg_437[6]),
        .I2(\localbuffer_V_3_reg_459[22]_i_3_n_0 ),
        .I3(\localbuffer_V_3_reg_459[6]_i_2_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[6]));
  LUT6 #(
    .INIT(64'h0504000400000000)) 
    \localbuffer_V_3_reg_459[6]_i_2 
       (.I0(ret_reg_437[1]),
        .I1(tmp_V_reg_428[6]),
        .I2(ret_reg_437[2]),
        .I3(sub_ln546_reg_443[0]),
        .I4(tmp_V_reg_428[7]),
        .I5(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .O(\localbuffer_V_3_reg_459[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \localbuffer_V_3_reg_459[7]_i_1 
       (.I0(sub_ln546_reg_443[4]),
        .I1(ret_reg_437[6]),
        .I2(\localbuffer_V_3_reg_459[7]_i_2_n_0 ),
        .I3(sub_ln546_reg_443[0]),
        .I4(\localbuffer_V_3_reg_459[7]_i_3_n_0 ),
        .I5(\localbuffer_V_3_reg_459[7]_i_4_n_0 ),
        .O(localbuffer_V_3_fu_336_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \localbuffer_V_3_reg_459[7]_i_2 
       (.I0(\localbuffer_V_3_reg_459[31]_i_5_n_0 ),
        .I1(sub_ln546_reg_443[2]),
        .I2(\localbuffer_V_3_reg_459[31]_i_4_n_0 ),
        .I3(sub_ln546_reg_443[3]),
        .O(\localbuffer_V_3_reg_459[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \localbuffer_V_3_reg_459[7]_i_3 
       (.I0(ret_reg_437[3]),
        .I1(ret_reg_437[6]),
        .I2(ret_reg_437[5]),
        .I3(ret_reg_437[4]),
        .O(\localbuffer_V_3_reg_459[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \localbuffer_V_3_reg_459[7]_i_4 
       (.I0(ret_reg_437[1]),
        .I1(tmp_V_reg_428[7]),
        .I2(ret_reg_437[2]),
        .O(\localbuffer_V_3_reg_459[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \localbuffer_V_3_reg_459[8]_i_1 
       (.I0(\localbuffer_V_3_reg_459[24]_i_2_n_0 ),
        .I1(ret_reg_437[6]),
        .I2(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h00007400)) 
    \localbuffer_V_3_reg_459[9]_i_1 
       (.I0(\localbuffer_V_3_reg_459[25]_i_2_n_0 ),
        .I1(sub_ln546_reg_443[3]),
        .I2(\localbuffer_V_3_reg_459[25]_i_3_n_0 ),
        .I3(ret_reg_437[6]),
        .I4(sub_ln546_reg_443[4]),
        .O(localbuffer_V_3_fu_336_p3[9]));
  FDRE \localbuffer_V_3_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[0]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[10] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[10]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[10] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[11] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[11]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[11] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[12] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[12]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[12] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[13] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[13]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[13] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[14] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[14]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[14] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[15] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[15]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[15] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[16] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[16]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[16] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[17] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[17]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[17] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[18] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[18]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[18] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[19] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[19]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[19] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[1]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[20] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[20]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[20] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[21] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[21]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[21] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[22] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[22]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[22] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[23] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[23]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[23] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[24] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[24]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[24] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[25] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[25]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[25] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[26] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[26]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[26] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[27] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[27]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[27] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[28] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[28]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[28] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[29] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[29]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[29] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[2]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[30] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[30]_i_1_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[30] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[31] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(\localbuffer_V_3_reg_459[31]_i_3_n_0 ),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[31] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[3]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[4]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[5]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[6] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[6]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[7] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[7]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \localbuffer_V_3_reg_459_reg[8] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[8]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[8] ),
        .R(localbuffer_V_3_reg_459));
  FDRE \localbuffer_V_3_reg_459_reg[9] 
       (.C(ap_clk),
        .CE(localbuffer_V_3_reg_4590),
        .D(localbuffer_V_3_fu_336_p3[9]),
        .Q(\localbuffer_V_3_reg_459_reg_n_0_[9] ),
        .R(localbuffer_V_3_reg_459));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[0]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[0] ),
        .I5(ret_2_reg_453[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[10]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[10] ),
        .I5(ret_2_reg_453[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[11]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[11] ),
        .I5(ret_2_reg_453[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[12]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[12] ),
        .I5(ret_2_reg_453[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[13]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[13] ),
        .I5(ret_2_reg_453[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[14]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[14] ),
        .I5(ret_2_reg_453[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[15]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[15] ),
        .I5(ret_2_reg_453[15]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[16]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[16] ),
        .I5(ret_2_reg_453[16]),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[17]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[17] ),
        .I5(ret_2_reg_453[17]),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[18]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[18] ),
        .I5(ret_2_reg_453[18]),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[19]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[19] ),
        .I5(ret_2_reg_453[19]),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[1]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[1] ),
        .I5(ret_2_reg_453[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[20]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[20] ),
        .I5(ret_2_reg_453[20]),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[21]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[21] ),
        .I5(ret_2_reg_453[21]),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[22]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[22] ),
        .I5(ret_2_reg_453[22]),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[23]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[23] ),
        .I5(ret_2_reg_453[23]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[24]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[24] ),
        .I5(ret_2_reg_453[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[25]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[25] ),
        .I5(ret_2_reg_453[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[26]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[26] ),
        .I5(ret_2_reg_453[26]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[27]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[27] ),
        .I5(ret_2_reg_453[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[28]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[28] ),
        .I5(ret_2_reg_453[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[29]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[29] ),
        .I5(ret_2_reg_453[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[2]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[2] ),
        .I5(ret_2_reg_453[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[30]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[30] ),
        .I5(ret_2_reg_453[30]),
        .O(p_1_in[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \localbuffer_V_fu_80[31]_i_2 
       (.I0(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .O(\localbuffer_V_fu_80[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[31]_i_3 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[31] ),
        .I5(ret_2_reg_453[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[3]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[3] ),
        .I5(ret_2_reg_453[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[4]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[4] ),
        .I5(ret_2_reg_453[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[5]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[5] ),
        .I5(ret_2_reg_453[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[6]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[6] ),
        .I5(ret_2_reg_453[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[7]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[7] ),
        .I5(ret_2_reg_453[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[8]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[8] ),
        .I5(ret_2_reg_453[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFF0400FBFF0000)) 
    \localbuffer_V_fu_80[9]_i_1 
       (.I0(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1324_reg_413_pp0_iter3_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[9] ),
        .I5(ret_2_reg_453[9]),
        .O(p_1_in[9]));
  FDRE \localbuffer_V_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(localbuffer_V_fu_80[0]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(localbuffer_V_fu_80[10]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[11]),
        .Q(localbuffer_V_fu_80[11]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[12]),
        .Q(localbuffer_V_fu_80[12]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[13]),
        .Q(localbuffer_V_fu_80[13]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[14]),
        .Q(localbuffer_V_fu_80[14]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[15]),
        .Q(localbuffer_V_fu_80[15]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[16]),
        .Q(localbuffer_V_fu_80[16]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[17]),
        .Q(localbuffer_V_fu_80[17]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[18]),
        .Q(localbuffer_V_fu_80[18]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[19]),
        .Q(localbuffer_V_fu_80[19]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(localbuffer_V_fu_80[1]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[20]),
        .Q(localbuffer_V_fu_80[20]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[21]),
        .Q(localbuffer_V_fu_80[21]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[22]),
        .Q(localbuffer_V_fu_80[22]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[23]),
        .Q(localbuffer_V_fu_80[23]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[24] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[24]),
        .Q(localbuffer_V_fu_80[24]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[25] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[25]),
        .Q(localbuffer_V_fu_80[25]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[26] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[26]),
        .Q(localbuffer_V_fu_80[26]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[27] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[27]),
        .Q(localbuffer_V_fu_80[27]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[28] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[28]),
        .Q(localbuffer_V_fu_80[28]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[29] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[29]),
        .Q(localbuffer_V_fu_80[29]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(localbuffer_V_fu_80[2]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[30] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[30]),
        .Q(localbuffer_V_fu_80[30]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[31] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[31]),
        .Q(localbuffer_V_fu_80[31]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(localbuffer_V_fu_80[3]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(localbuffer_V_fu_80[4]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(localbuffer_V_fu_80[5]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(localbuffer_V_fu_80[6]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(localbuffer_V_fu_80[7]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(localbuffer_V_fu_80[8]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  FDRE \localbuffer_V_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(\localbuffer_V_fu_80[31]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(localbuffer_V_fu_80[9]),
        .R(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__23 
       (.I0(out_mat_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h8880)) 
    \mOutPtr[1]_i_2__6 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(ap_CS_fsm_state14),
        .I2(ldata_full_n),
        .I3(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .O(internal_empty_n_reg));
  base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1 mul_32ns_32ns_64_7_1_U101
       (.A(A),
        .D(D[16:0]),
        .Q(Q),
        .\a_reg0_reg[31] (rows_read_reg_366),
        .ap_clk(ap_clk),
        .buff2_reg(cols_bound_per_npc_read_reg_371),
        .buff4_reg(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 ));
  FDRE \mul_ln1310_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [0]),
        .Q(mul_ln1310_reg_398[0]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [10]),
        .Q(mul_ln1310_reg_398[10]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [11]),
        .Q(mul_ln1310_reg_398[11]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [12]),
        .Q(mul_ln1310_reg_398[12]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [13]),
        .Q(mul_ln1310_reg_398[13]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [14]),
        .Q(mul_ln1310_reg_398[14]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [15]),
        .Q(mul_ln1310_reg_398[15]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [16]),
        .Q(mul_ln1310_reg_398[16]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [17]),
        .Q(mul_ln1310_reg_398[17]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [18]),
        .Q(mul_ln1310_reg_398[18]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [19]),
        .Q(mul_ln1310_reg_398[19]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [1]),
        .Q(mul_ln1310_reg_398[1]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [20]),
        .Q(mul_ln1310_reg_398[20]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [21]),
        .Q(mul_ln1310_reg_398[21]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [22]),
        .Q(mul_ln1310_reg_398[22]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [23]),
        .Q(mul_ln1310_reg_398[23]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [24]),
        .Q(mul_ln1310_reg_398[24]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [25]),
        .Q(mul_ln1310_reg_398[25]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [26]),
        .Q(mul_ln1310_reg_398[26]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [27]),
        .Q(mul_ln1310_reg_398[27]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [28]),
        .Q(mul_ln1310_reg_398[28]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [29]),
        .Q(mul_ln1310_reg_398[29]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [2]),
        .Q(mul_ln1310_reg_398[2]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [30]),
        .Q(mul_ln1310_reg_398[30]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [31]),
        .Q(mul_ln1310_reg_398[31]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [32]),
        .Q(mul_ln1310_reg_398[32]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [33]),
        .Q(mul_ln1310_reg_398[33]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [34]),
        .Q(mul_ln1310_reg_398[34]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [35]),
        .Q(mul_ln1310_reg_398[35]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [36]),
        .Q(mul_ln1310_reg_398[36]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [37]),
        .Q(mul_ln1310_reg_398[37]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [38]),
        .Q(mul_ln1310_reg_398[38]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [39]),
        .Q(mul_ln1310_reg_398[39]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [3]),
        .Q(mul_ln1310_reg_398[3]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [40]),
        .Q(mul_ln1310_reg_398[40]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [41]),
        .Q(mul_ln1310_reg_398[41]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [42]),
        .Q(mul_ln1310_reg_398[42]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [43]),
        .Q(mul_ln1310_reg_398[43]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [44]),
        .Q(mul_ln1310_reg_398[44]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [45]),
        .Q(mul_ln1310_reg_398[45]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [46]),
        .Q(mul_ln1310_reg_398[46]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [47]),
        .Q(mul_ln1310_reg_398[47]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [48]),
        .Q(mul_ln1310_reg_398[48]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [49]),
        .Q(mul_ln1310_reg_398[49]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [4]),
        .Q(mul_ln1310_reg_398[4]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [50]),
        .Q(mul_ln1310_reg_398[50]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [51]),
        .Q(mul_ln1310_reg_398[51]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [52]),
        .Q(mul_ln1310_reg_398[52]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [53]),
        .Q(mul_ln1310_reg_398[53]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [54]),
        .Q(mul_ln1310_reg_398[54]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [55]),
        .Q(mul_ln1310_reg_398[55]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [56]),
        .Q(mul_ln1310_reg_398[56]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [57]),
        .Q(mul_ln1310_reg_398[57]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [58]),
        .Q(mul_ln1310_reg_398[58]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [59]),
        .Q(mul_ln1310_reg_398[59]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [5]),
        .Q(mul_ln1310_reg_398[5]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [60]),
        .Q(mul_ln1310_reg_398[60]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [61]),
        .Q(mul_ln1310_reg_398[61]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [62]),
        .Q(mul_ln1310_reg_398[62]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [63]),
        .Q(mul_ln1310_reg_398[63]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [6]),
        .Q(mul_ln1310_reg_398[6]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [7]),
        .Q(mul_ln1310_reg_398[7]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [8]),
        .Q(mul_ln1310_reg_398[8]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg__0 [9]),
        .Q(mul_ln1310_reg_398[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ret_2_reg_453[0]_i_1 
       (.I0(\ret_2_reg_453[0]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[0]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[1] ),
        .I4(\filled_V_reg_138_reg_n_0_[2] ),
        .I5(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[0]_i_2 
       (.I0(localbuffer_V_fu_80[0]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[0]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[0] ),
        .O(\ret_2_reg_453[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ret_2_reg_453[0]_i_3 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(tmp_V_reg_428[0]),
        .O(\ret_2_reg_453[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000101F)) 
    \ret_2_reg_453[10]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[2] ),
        .I1(\ret_2_reg_453[26]_i_2_n_0 ),
        .I2(\filled_V_reg_138_reg_n_0_[3] ),
        .I3(\ret_2_reg_453[26]_i_3_n_0 ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[10]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[10]_i_2 
       (.I0(localbuffer_V_fu_80[10]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[10]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[10] ),
        .O(\ret_2_reg_453[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000344)) 
    \ret_2_reg_453[11]_i_1 
       (.I0(\ret_2_reg_453[31]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[11]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[11]_i_2 
       (.I0(localbuffer_V_fu_80[11]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[11]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[11] ),
        .O(\ret_2_reg_453[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004744)) 
    \ret_2_reg_453[12]_i_1 
       (.I0(\ret_2_reg_453[28]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[28]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[12]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[12]_i_2 
       (.I0(localbuffer_V_fu_80[12]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[12]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[12] ),
        .O(\ret_2_reg_453[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    \ret_2_reg_453[13]_i_1 
       (.I0(\ret_2_reg_453[29]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[29]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\ret_2_reg_453[13]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[13]_i_2 
       (.I0(localbuffer_V_fu_80[13]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[13]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[13] ),
        .O(\ret_2_reg_453[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    \ret_2_reg_453[14]_i_1 
       (.I0(\ret_2_reg_453[30]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[30]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\ret_2_reg_453[14]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[14]_i_2 
       (.I0(localbuffer_V_fu_80[14]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[14]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[14] ),
        .O(\ret_2_reg_453[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004700)) 
    \ret_2_reg_453[15]_i_1 
       (.I0(\ret_2_reg_453[31]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[15]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[15]_i_2 
       (.I0(localbuffer_V_fu_80[15]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[15]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[15] ),
        .O(\ret_2_reg_453[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAABAFFBA)) 
    \ret_2_reg_453[16]_i_1 
       (.I0(\ret_2_reg_453[16]_i_2_n_0 ),
        .I1(\ret_2_reg_453[16]_i_3_n_0 ),
        .I2(\filled_V_reg_138_reg_n_0_[3] ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\ret_2_reg_453[16]_i_4_n_0 ),
        .O(ret_2_fu_305_p2[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[16]_i_2 
       (.I0(localbuffer_V_fu_80[16]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[16]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[16] ),
        .O(\ret_2_reg_453[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_2_reg_453[16]_i_3 
       (.I0(\ret_2_reg_453[28]_i_5_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[28]_i_3_n_0 ),
        .O(\ret_2_reg_453[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ret_2_reg_453[16]_i_4 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(\filled_V_reg_138_reg_n_0_[5] ),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(tmp_V_reg_428[0]),
        .I4(\filled_V_reg_138_reg_n_0_[1] ),
        .I5(\filled_V_reg_138_reg_n_0_[2] ),
        .O(\ret_2_reg_453[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAFBA)) 
    \ret_2_reg_453[17]_i_1 
       (.I0(\ret_2_reg_453[17]_i_2_n_0 ),
        .I1(\ret_2_reg_453[17]_i_3_n_0 ),
        .I2(\filled_V_reg_138_reg_n_0_[3] ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\ret_2_reg_453[17]_i_4_n_0 ),
        .O(ret_2_fu_305_p2[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[17]_i_2 
       (.I0(localbuffer_V_fu_80[17]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[17]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[17] ),
        .O(\ret_2_reg_453[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_2_reg_453[17]_i_3 
       (.I0(\ret_2_reg_453[29]_i_5_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[17]_i_5_n_0 ),
        .O(\ret_2_reg_453[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEFFF)) 
    \ret_2_reg_453[17]_i_4 
       (.I0(\filled_V_reg_138_reg_n_0_[2] ),
        .I1(\filled_V_reg_138_reg_n_0_[1] ),
        .I2(tmp_V_reg_428[0]),
        .I3(\filled_V_reg_138_reg_n_0_[0] ),
        .I4(tmp_V_reg_428[1]),
        .I5(\filled_V_reg_138_reg_n_0_[5] ),
        .O(\ret_2_reg_453[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hCDFDFFFF)) 
    \ret_2_reg_453[17]_i_5 
       (.I0(tmp_V_reg_428[7]),
        .I1(\filled_V_reg_138_reg_n_0_[5] ),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(tmp_V_reg_428[6]),
        .I4(\filled_V_reg_138_reg_n_0_[1] ),
        .O(\ret_2_reg_453[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00110F00)) 
    \ret_2_reg_453[18]_i_1 
       (.I0(\ret_2_reg_453[26]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[26]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[18]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[18]_i_2 
       (.I0(localbuffer_V_fu_80[18]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[18]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[18] ),
        .O(\ret_2_reg_453[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAABBAEAA)) 
    \ret_2_reg_453[19]_i_1 
       (.I0(\ret_2_reg_453[19]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[31]_i_3_n_0 ),
        .O(ret_2_fu_305_p2[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[19]_i_2 
       (.I0(localbuffer_V_fu_80[19]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[19]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[19] ),
        .O(\ret_2_reg_453[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ret_2_reg_453[1]_i_1 
       (.I0(\ret_2_reg_453[1]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[1]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[1] ),
        .I4(\filled_V_reg_138_reg_n_0_[2] ),
        .I5(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[1]_i_2 
       (.I0(localbuffer_V_fu_80[1]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[1]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[1] ),
        .O(\ret_2_reg_453[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \ret_2_reg_453[1]_i_3 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(tmp_V_reg_428[1]),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(tmp_V_reg_428[0]),
        .O(\ret_2_reg_453[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAABBBBAEAA)) 
    \ret_2_reg_453[20]_i_1 
       (.I0(\ret_2_reg_453[20]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[28]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[28]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[20]_i_2 
       (.I0(localbuffer_V_fu_80[20]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[20]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[20] ),
        .O(\ret_2_reg_453[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1F0FA)) 
    \ret_2_reg_453[21]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(\ret_2_reg_453[29]_i_2_n_0 ),
        .I2(\ret_2_reg_453[21]_i_2_n_0 ),
        .I3(\ret_2_reg_453[29]_i_3_n_0 ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[21]_i_2 
       (.I0(localbuffer_V_fu_80[21]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[21]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[21] ),
        .O(\ret_2_reg_453[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF1F1F0FA)) 
    \ret_2_reg_453[22]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(\ret_2_reg_453[30]_i_2_n_0 ),
        .I2(\ret_2_reg_453[22]_i_2_n_0 ),
        .I3(\ret_2_reg_453[30]_i_3_n_0 ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[22]_i_2 
       (.I0(localbuffer_V_fu_80[22]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[22]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[22] ),
        .O(\ret_2_reg_453[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00470000)) 
    \ret_2_reg_453[23]_i_1 
       (.I0(\ret_2_reg_453[31]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[23]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[23]_i_2 
       (.I0(localbuffer_V_fu_80[23]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[23]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[23] ),
        .O(\ret_2_reg_453[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ret_2_reg_453[24]_i_1 
       (.I0(\ret_2_reg_453[24]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[4] ),
        .I2(\ret_2_reg_453[24]_i_3_n_0 ),
        .O(ret_2_fu_305_p2[24]));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \ret_2_reg_453[24]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[2] ),
        .I1(\filled_V_reg_138_reg_n_0_[1] ),
        .I2(\ret_2_reg_453[0]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\ret_2_reg_453[16]_i_3_n_0 ),
        .O(\ret_2_reg_453[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[24]_i_3 
       (.I0(localbuffer_V_fu_80[24]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[24]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[24] ),
        .O(\ret_2_reg_453[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ret_2_reg_453[25]_i_1 
       (.I0(\ret_2_reg_453[25]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[4] ),
        .I2(\ret_2_reg_453[25]_i_3_n_0 ),
        .O(ret_2_fu_305_p2[25]));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \ret_2_reg_453[25]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[2] ),
        .I1(\filled_V_reg_138_reg_n_0_[1] ),
        .I2(\ret_2_reg_453[1]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\ret_2_reg_453[17]_i_3_n_0 ),
        .O(\ret_2_reg_453[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[25]_i_3 
       (.I0(localbuffer_V_fu_80[25]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[25]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[25] ),
        .O(\ret_2_reg_453[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF101F0000)) 
    \ret_2_reg_453[26]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[2] ),
        .I1(\ret_2_reg_453[26]_i_2_n_0 ),
        .I2(\filled_V_reg_138_reg_n_0_[3] ),
        .I3(\ret_2_reg_453[26]_i_3_n_0 ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[26]_i_4_n_0 ),
        .O(ret_2_fu_305_p2[26]));
  LUT6 #(
    .INIT(64'hFCFCF4F7FFFFF4F7)) 
    \ret_2_reg_453[26]_i_2 
       (.I0(tmp_V_reg_428[0]),
        .I1(\filled_V_reg_138_reg_n_0_[1] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[2]),
        .I4(\filled_V_reg_138_reg_n_0_[0] ),
        .I5(tmp_V_reg_428[1]),
        .O(\ret_2_reg_453[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBBBBBBBBBBBB)) 
    \ret_2_reg_453[26]_i_3 
       (.I0(\ret_2_reg_453[30]_i_5_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[5] ),
        .I4(tmp_V_reg_428[7]),
        .I5(\filled_V_reg_138_reg_n_0_[1] ),
        .O(\ret_2_reg_453[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[26]_i_4 
       (.I0(localbuffer_V_fu_80[26]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[26]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[26] ),
        .O(\ret_2_reg_453[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF03440000)) 
    \ret_2_reg_453[27]_i_1 
       (.I0(\ret_2_reg_453[31]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[27]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[27]_i_2 
       (.I0(localbuffer_V_fu_80[27]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[27]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[27] ),
        .O(\ret_2_reg_453[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47440000)) 
    \ret_2_reg_453[28]_i_1 
       (.I0(\ret_2_reg_453[28]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[28]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[28]_i_4_n_0 ),
        .O(ret_2_fu_305_p2[28]));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \ret_2_reg_453[28]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[1] ),
        .I1(tmp_V_reg_428[0]),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[5] ),
        .I4(\filled_V_reg_138_reg_n_0_[2] ),
        .I5(\ret_2_reg_453[28]_i_5_n_0 ),
        .O(\ret_2_reg_453[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF505FFFFF3F3F)) 
    \ret_2_reg_453[28]_i_3 
       (.I0(tmp_V_reg_428[5]),
        .I1(tmp_V_reg_428[6]),
        .I2(\filled_V_reg_138_reg_n_0_[1] ),
        .I3(tmp_V_reg_428[7]),
        .I4(\filled_V_reg_138_reg_n_0_[5] ),
        .I5(\filled_V_reg_138_reg_n_0_[0] ),
        .O(\ret_2_reg_453[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[28]_i_4 
       (.I0(localbuffer_V_fu_80[28]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[28]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[28] ),
        .O(\ret_2_reg_453[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \ret_2_reg_453[28]_i_5 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(tmp_V_reg_428[2]),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(tmp_V_reg_428[1]),
        .I4(\filled_V_reg_138_reg_n_0_[1] ),
        .I5(\ret_2_reg_453[28]_i_6_n_0 ),
        .O(\ret_2_reg_453[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \ret_2_reg_453[28]_i_6 
       (.I0(tmp_V_reg_428[3]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[4]),
        .O(\ret_2_reg_453[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \ret_2_reg_453[29]_i_1 
       (.I0(\ret_2_reg_453[29]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[29]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\ret_2_reg_453[29]_i_4_n_0 ),
        .O(ret_2_fu_305_p2[29]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \ret_2_reg_453[29]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[1] ),
        .I1(\ret_2_reg_453[1]_i_3_n_0 ),
        .I2(\filled_V_reg_138_reg_n_0_[2] ),
        .I3(\ret_2_reg_453[29]_i_5_n_0 ),
        .O(\ret_2_reg_453[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FF7FFFFFFFFF)) 
    \ret_2_reg_453[29]_i_3 
       (.I0(\filled_V_reg_138_reg_n_0_[1] ),
        .I1(tmp_V_reg_428[6]),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[5] ),
        .I4(tmp_V_reg_428[7]),
        .I5(\filled_V_reg_138_reg_n_0_[2] ),
        .O(\ret_2_reg_453[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[29]_i_4 
       (.I0(localbuffer_V_fu_80[29]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[29]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[29] ),
        .O(\ret_2_reg_453[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \ret_2_reg_453[29]_i_5 
       (.I0(tmp_V_reg_428[2]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[3]),
        .I4(\filled_V_reg_138_reg_n_0_[1] ),
        .I5(\ret_2_reg_453[29]_i_6_n_0 ),
        .O(\ret_2_reg_453[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \ret_2_reg_453[29]_i_6 
       (.I0(tmp_V_reg_428[4]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[5]),
        .O(\ret_2_reg_453[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \ret_2_reg_453[2]_i_1 
       (.I0(\ret_2_reg_453[2]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[26]_i_2_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[2]_i_2 
       (.I0(localbuffer_V_fu_80[2]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[2]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[2] ),
        .O(\ret_2_reg_453[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \ret_2_reg_453[30]_i_1 
       (.I0(\ret_2_reg_453[30]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[30]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\ret_2_reg_453[30]_i_4_n_0 ),
        .O(ret_2_fu_305_p2[30]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ret_2_reg_453[30]_i_2 
       (.I0(\ret_2_reg_453[26]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[30]_i_5_n_0 ),
        .O(\ret_2_reg_453[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ret_2_reg_453[30]_i_3 
       (.I0(\filled_V_reg_138_reg_n_0_[1] ),
        .I1(tmp_V_reg_428[7]),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(\filled_V_reg_138_reg_n_0_[0] ),
        .I4(\filled_V_reg_138_reg_n_0_[2] ),
        .O(\ret_2_reg_453[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[30]_i_4 
       (.I0(localbuffer_V_fu_80[30]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[30]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[30] ),
        .O(\ret_2_reg_453[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \ret_2_reg_453[30]_i_5 
       (.I0(tmp_V_reg_428[3]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[4]),
        .I4(\filled_V_reg_138_reg_n_0_[1] ),
        .I5(\ret_2_reg_453[30]_i_6_n_0 ),
        .O(\ret_2_reg_453[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \ret_2_reg_453[30]_i_6 
       (.I0(tmp_V_reg_428[5]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[6]),
        .O(\ret_2_reg_453[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ret_2_reg_453[31]_i_1 
       (.I0(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .O(ret_2_reg_4530));
  LUT6 #(
    .INIT(64'hFFFFFFFF47000000)) 
    \ret_2_reg_453[31]_i_2 
       (.I0(\ret_2_reg_453[31]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .I5(\ret_2_reg_453[31]_i_5_n_0 ),
        .O(ret_2_fu_305_p2[31]));
  LUT6 #(
    .INIT(64'hBBBB8B88BBBB8BBB)) 
    \ret_2_reg_453[31]_i_3 
       (.I0(\ret_2_reg_453[1]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[1] ),
        .I2(tmp_V_reg_428[2]),
        .I3(\filled_V_reg_138_reg_n_0_[0] ),
        .I4(\filled_V_reg_138_reg_n_0_[5] ),
        .I5(tmp_V_reg_428[3]),
        .O(\ret_2_reg_453[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \ret_2_reg_453[31]_i_4 
       (.I0(tmp_V_reg_428[4]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[5]),
        .I4(\filled_V_reg_138_reg_n_0_[1] ),
        .I5(\ret_2_reg_453[31]_i_6_n_0 ),
        .O(\ret_2_reg_453[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[31]_i_5 
       (.I0(localbuffer_V_fu_80[31]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[31]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[31] ),
        .O(\ret_2_reg_453[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hF4F7)) 
    \ret_2_reg_453[31]_i_6 
       (.I0(tmp_V_reg_428[6]),
        .I1(\filled_V_reg_138_reg_n_0_[0] ),
        .I2(\filled_V_reg_138_reg_n_0_[5] ),
        .I3(tmp_V_reg_428[7]),
        .O(\ret_2_reg_453[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \ret_2_reg_453[3]_i_1 
       (.I0(\ret_2_reg_453[3]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[31]_i_3_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .I4(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[3]_i_2 
       (.I0(localbuffer_V_fu_80[3]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[3]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[3] ),
        .O(\ret_2_reg_453[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \ret_2_reg_453[4]_i_1 
       (.I0(\ret_2_reg_453[4]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\ret_2_reg_453[28]_i_2_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[4]_i_2 
       (.I0(localbuffer_V_fu_80[4]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[4]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[4] ),
        .O(\ret_2_reg_453[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \ret_2_reg_453[5]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(\ret_2_reg_453[29]_i_2_n_0 ),
        .I2(\ret_2_reg_453[5]_i_2_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[5]_i_2 
       (.I0(localbuffer_V_fu_80[5]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[5]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[5] ),
        .O(\ret_2_reg_453[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF0F1)) 
    \ret_2_reg_453[6]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(\ret_2_reg_453[30]_i_2_n_0 ),
        .I2(\ret_2_reg_453[6]_i_2_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[6]_i_2 
       (.I0(localbuffer_V_fu_80[6]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[6]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[6] ),
        .O(\ret_2_reg_453[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0047)) 
    \ret_2_reg_453[7]_i_1 
       (.I0(\ret_2_reg_453[31]_i_3_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[2] ),
        .I2(\ret_2_reg_453[31]_i_4_n_0 ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .I4(\ret_2_reg_453[7]_i_2_n_0 ),
        .I5(\filled_V_reg_138_reg_n_0_[4] ),
        .O(ret_2_fu_305_p2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[7]_i_2 
       (.I0(localbuffer_V_fu_80[7]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[7]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[7] ),
        .O(\ret_2_reg_453[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \ret_2_reg_453[8]_i_1 
       (.I0(\ret_2_reg_453[24]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[4] ),
        .I2(\ret_2_reg_453[8]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[8]_i_2 
       (.I0(localbuffer_V_fu_80[8]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[8]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[8] ),
        .O(\ret_2_reg_453[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \ret_2_reg_453[9]_i_1 
       (.I0(\ret_2_reg_453[25]_i_2_n_0 ),
        .I1(\filled_V_reg_138_reg_n_0_[4] ),
        .I2(\ret_2_reg_453[9]_i_2_n_0 ),
        .O(ret_2_fu_305_p2[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ret_2_reg_453[9]_i_2 
       (.I0(localbuffer_V_fu_80[9]),
        .I1(\SRL_SIG[0][31]_i_4_n_0 ),
        .I2(ret_2_reg_453[9]),
        .I3(icmp_ln878_reg_433_pp0_iter3_reg),
        .I4(\localbuffer_V_3_reg_459_reg_n_0_[9] ),
        .O(\ret_2_reg_453[9]_i_2_n_0 ));
  FDRE \ret_2_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[0]),
        .Q(ret_2_reg_453[0]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[10]),
        .Q(ret_2_reg_453[10]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[11]),
        .Q(ret_2_reg_453[11]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[12]),
        .Q(ret_2_reg_453[12]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[13]),
        .Q(ret_2_reg_453[13]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[14] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[14]),
        .Q(ret_2_reg_453[14]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[15] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[15]),
        .Q(ret_2_reg_453[15]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[16] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[16]),
        .Q(ret_2_reg_453[16]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[17] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[17]),
        .Q(ret_2_reg_453[17]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[18] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[18]),
        .Q(ret_2_reg_453[18]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[19] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[19]),
        .Q(ret_2_reg_453[19]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[1]),
        .Q(ret_2_reg_453[1]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[20] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[20]),
        .Q(ret_2_reg_453[20]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[21] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[21]),
        .Q(ret_2_reg_453[21]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[22] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[22]),
        .Q(ret_2_reg_453[22]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[23] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[23]),
        .Q(ret_2_reg_453[23]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[24] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[24]),
        .Q(ret_2_reg_453[24]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[25] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[25]),
        .Q(ret_2_reg_453[25]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[26] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[26]),
        .Q(ret_2_reg_453[26]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[27] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[27]),
        .Q(ret_2_reg_453[27]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[28] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[28]),
        .Q(ret_2_reg_453[28]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[29] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[29]),
        .Q(ret_2_reg_453[29]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[2]),
        .Q(ret_2_reg_453[2]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[30] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[30]),
        .Q(ret_2_reg_453[30]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[31] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[31]),
        .Q(ret_2_reg_453[31]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[3]),
        .Q(ret_2_reg_453[3]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[4]),
        .Q(ret_2_reg_453[4]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[5]),
        .Q(ret_2_reg_453[5]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[6]),
        .Q(ret_2_reg_453[6]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[7]),
        .Q(ret_2_reg_453[7]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[8]),
        .Q(ret_2_reg_453[8]),
        .R(1'b0));
  FDRE \ret_2_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(ret_2_reg_4530),
        .D(ret_2_fu_305_p2[9]),
        .Q(ret_2_reg_453[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_reg_437[1]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[1] ),
        .I1(filled_V_1_reg_448_reg[1]),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(filled_V_1_reg_448_reg[0]),
        .O(ret_fu_262_p2[1]));
  LUT6 #(
    .INIT(64'h333C5555333C5A5A)) 
    \ret_reg_437[2]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[2] ),
        .I1(filled_V_1_reg_448_reg[2]),
        .I2(zext_ln1347_fu_258_p1),
        .I3(filled_V_1_reg_448_reg[1]),
        .I4(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I5(\filled_V_reg_138_reg_n_0_[1] ),
        .O(ret_fu_262_p2[2]));
  LUT6 #(
    .INIT(64'h333C5555333C5A5A)) 
    \ret_reg_437[3]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(filled_V_1_reg_448_reg[3]),
        .I2(\ret_reg_437[3]_i_2_n_0 ),
        .I3(filled_V_1_reg_448_reg[2]),
        .I4(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I5(\filled_V_reg_138_reg_n_0_[2] ),
        .O(ret_fu_262_p2[3]));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \ret_reg_437[3]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[1] ),
        .I1(filled_V_1_reg_448_reg[1]),
        .I2(\filled_V_reg_138_reg_n_0_[0] ),
        .I3(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(filled_V_1_reg_448_reg[0]),
        .O(\ret_reg_437[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \ret_reg_437[4]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[4] ),
        .I1(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(filled_V_1_reg_448_reg[4]),
        .I4(\ret_reg_437[4]_i_2_n_0 ),
        .O(ret_fu_262_p2[4]));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \ret_reg_437[4]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[3] ),
        .I1(filled_V_1_reg_448_reg[3]),
        .I2(\ret_reg_437[3]_i_2_n_0 ),
        .I3(filled_V_1_reg_448_reg[2]),
        .I4(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I5(\filled_V_reg_138_reg_n_0_[2] ),
        .O(\ret_reg_437[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \ret_reg_437[5]_i_1 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(filled_V_1_reg_448_reg[5]),
        .I4(\ret_reg_437[6]_i_4_n_0 ),
        .O(ret_fu_262_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAA8AA8888A888)) 
    \ret_reg_437[6]_i_1 
       (.I0(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .I1(\ret_reg_437[6]_i_3_n_0 ),
        .I2(filled_V_1_reg_448_reg[5]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\filled_V_reg_138_reg_n_0_[5] ),
        .O(ret_reg_4370));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \ret_reg_437[6]_i_2 
       (.I0(\filled_V_reg_138_reg_n_0_[5] ),
        .I1(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(filled_V_1_reg_448_reg[5]),
        .I4(\ret_reg_437[6]_i_4_n_0 ),
        .O(ret_fu_262_p2[6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \ret_reg_437[6]_i_3 
       (.I0(filled_V_1_reg_448_reg[3]),
        .I1(\filled_V_reg_138_reg_n_0_[3] ),
        .I2(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .I4(\icmp_ln878_reg_433[0]_i_3_n_0 ),
        .I5(filled_V_1_reg_448_reg[4]),
        .O(\ret_reg_437[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h00004575)) 
    \ret_reg_437[6]_i_4 
       (.I0(\filled_V_reg_138_reg_n_0_[4] ),
        .I1(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(filled_V_1_reg_448_reg[4]),
        .I4(\ret_reg_437[4]_i_2_n_0 ),
        .O(\ret_reg_437[6]_i_4_n_0 ));
  FDRE \ret_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(ret_fu_262_p2[1]),
        .Q(ret_reg_437[1]),
        .R(1'b0));
  FDRE \ret_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(ret_fu_262_p2[2]),
        .Q(ret_reg_437[2]),
        .R(1'b0));
  FDRE \ret_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(ret_fu_262_p2[3]),
        .Q(ret_reg_437[3]),
        .R(1'b0));
  FDRE \ret_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(ret_fu_262_p2[4]),
        .Q(ret_reg_437[4]),
        .R(1'b0));
  FDRE \ret_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(ret_fu_262_p2[5]),
        .Q(ret_reg_437[5]),
        .R(1'b0));
  FDRE \ret_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(ret_fu_262_p2[6]),
        .Q(ret_reg_437[6]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [0]),
        .Q(rows_read_reg_366[17]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [1]),
        .Q(rows_read_reg_366[18]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [2]),
        .Q(rows_read_reg_366[19]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [3]),
        .Q(rows_read_reg_366[20]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [4]),
        .Q(rows_read_reg_366[21]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [5]),
        .Q(rows_read_reg_366[22]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [6]),
        .Q(rows_read_reg_366[23]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [7]),
        .Q(rows_read_reg_366[24]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [8]),
        .Q(rows_read_reg_366[25]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [9]),
        .Q(rows_read_reg_366[26]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [10]),
        .Q(rows_read_reg_366[27]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [11]),
        .Q(rows_read_reg_366[28]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [12]),
        .Q(rows_read_reg_366[29]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [13]),
        .Q(rows_read_reg_366[30]),
        .R(1'b0));
  FDRE \rows_read_reg_366_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_read_reg_366_reg[31]_0 [14]),
        .Q(rows_read_reg_366[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_180_p2_carry_n_0,sub_i_fu_180_p2_carry_n_1,sub_i_fu_180_p2_carry_n_2,sub_i_fu_180_p2_carry_n_3}),
        .CYINIT(cols_bound_per_npc_read_reg_371[0]),
        .DI(cols_bound_per_npc_read_reg_371[4:1]),
        .O(sub_i_fu_180_p2[4:1]),
        .S({sub_i_fu_180_p2_carry_i_1_n_0,sub_i_fu_180_p2_carry_i_2_n_0,sub_i_fu_180_p2_carry_i_3_n_0,sub_i_fu_180_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__0
       (.CI(sub_i_fu_180_p2_carry_n_0),
        .CO({sub_i_fu_180_p2_carry__0_n_0,sub_i_fu_180_p2_carry__0_n_1,sub_i_fu_180_p2_carry__0_n_2,sub_i_fu_180_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[8:5]),
        .O(sub_i_fu_180_p2[8:5]),
        .S({sub_i_fu_180_p2_carry__0_i_1_n_0,sub_i_fu_180_p2_carry__0_i_2_n_0,sub_i_fu_180_p2_carry__0_i_3_n_0,sub_i_fu_180_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_371[8]),
        .O(sub_i_fu_180_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_371[7]),
        .O(sub_i_fu_180_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_371[6]),
        .O(sub_i_fu_180_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_371[5]),
        .O(sub_i_fu_180_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__1
       (.CI(sub_i_fu_180_p2_carry__0_n_0),
        .CO({sub_i_fu_180_p2_carry__1_n_0,sub_i_fu_180_p2_carry__1_n_1,sub_i_fu_180_p2_carry__1_n_2,sub_i_fu_180_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[12:9]),
        .O(sub_i_fu_180_p2[12:9]),
        .S({sub_i_fu_180_p2_carry__1_i_1_n_0,sub_i_fu_180_p2_carry__1_i_2_n_0,sub_i_fu_180_p2_carry__1_i_3_n_0,sub_i_fu_180_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_371[12]),
        .O(sub_i_fu_180_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_371[11]),
        .O(sub_i_fu_180_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_371[10]),
        .O(sub_i_fu_180_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_371[9]),
        .O(sub_i_fu_180_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__2
       (.CI(sub_i_fu_180_p2_carry__1_n_0),
        .CO({sub_i_fu_180_p2_carry__2_n_0,sub_i_fu_180_p2_carry__2_n_1,sub_i_fu_180_p2_carry__2_n_2,sub_i_fu_180_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[16:13]),
        .O(sub_i_fu_180_p2[16:13]),
        .S({sub_i_fu_180_p2_carry__2_i_1_n_0,sub_i_fu_180_p2_carry__2_i_2_n_0,sub_i_fu_180_p2_carry__2_i_3_n_0,sub_i_fu_180_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_371[16]),
        .O(sub_i_fu_180_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_371[15]),
        .O(sub_i_fu_180_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_371[14]),
        .O(sub_i_fu_180_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_371[13]),
        .O(sub_i_fu_180_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__3
       (.CI(sub_i_fu_180_p2_carry__2_n_0),
        .CO({sub_i_fu_180_p2_carry__3_n_0,sub_i_fu_180_p2_carry__3_n_1,sub_i_fu_180_p2_carry__3_n_2,sub_i_fu_180_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[20:17]),
        .O(sub_i_fu_180_p2[20:17]),
        .S({sub_i_fu_180_p2_carry__3_i_1_n_0,sub_i_fu_180_p2_carry__3_i_2_n_0,sub_i_fu_180_p2_carry__3_i_3_n_0,sub_i_fu_180_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_371[20]),
        .O(sub_i_fu_180_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_371[19]),
        .O(sub_i_fu_180_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_371[18]),
        .O(sub_i_fu_180_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_371[17]),
        .O(sub_i_fu_180_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__4
       (.CI(sub_i_fu_180_p2_carry__3_n_0),
        .CO({sub_i_fu_180_p2_carry__4_n_0,sub_i_fu_180_p2_carry__4_n_1,sub_i_fu_180_p2_carry__4_n_2,sub_i_fu_180_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[24:21]),
        .O(sub_i_fu_180_p2[24:21]),
        .S({sub_i_fu_180_p2_carry__4_i_1_n_0,sub_i_fu_180_p2_carry__4_i_2_n_0,sub_i_fu_180_p2_carry__4_i_3_n_0,sub_i_fu_180_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_371[24]),
        .O(sub_i_fu_180_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_371[23]),
        .O(sub_i_fu_180_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_371[22]),
        .O(sub_i_fu_180_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_371[21]),
        .O(sub_i_fu_180_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__5
       (.CI(sub_i_fu_180_p2_carry__4_n_0),
        .CO({sub_i_fu_180_p2_carry__5_n_0,sub_i_fu_180_p2_carry__5_n_1,sub_i_fu_180_p2_carry__5_n_2,sub_i_fu_180_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[28:25]),
        .O(sub_i_fu_180_p2[28:25]),
        .S({sub_i_fu_180_p2_carry__5_i_1_n_0,sub_i_fu_180_p2_carry__5_i_2_n_0,sub_i_fu_180_p2_carry__5_i_3_n_0,sub_i_fu_180_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_371[28]),
        .O(sub_i_fu_180_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_371[27]),
        .O(sub_i_fu_180_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_371[26]),
        .O(sub_i_fu_180_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_371[25]),
        .O(sub_i_fu_180_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_180_p2_carry__6
       (.CI(sub_i_fu_180_p2_carry__5_n_0),
        .CO({NLW_sub_i_fu_180_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_180_p2_carry__6_n_2,sub_i_fu_180_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_371[30:29]}),
        .O({NLW_sub_i_fu_180_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_180_p2[31:29]}),
        .S({1'b0,sub_i_fu_180_p2_carry__6_i_1_n_0,sub_i_fu_180_p2_carry__6_i_2_n_0,sub_i_fu_180_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_371[31]),
        .O(sub_i_fu_180_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_371[30]),
        .O(sub_i_fu_180_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_371[29]),
        .O(sub_i_fu_180_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_371[4]),
        .O(sub_i_fu_180_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_371[3]),
        .O(sub_i_fu_180_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_371[2]),
        .O(sub_i_fu_180_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_180_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_371[1]),
        .O(sub_i_fu_180_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_393[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_371[0]),
        .O(sub_i_fu_180_p2[0]));
  FDRE \sub_i_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[0]),
        .Q(sub_i_reg_393[0]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[10]),
        .Q(sub_i_reg_393[10]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[11]),
        .Q(sub_i_reg_393[11]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[12]),
        .Q(sub_i_reg_393[12]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[13]),
        .Q(sub_i_reg_393[13]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[14]),
        .Q(sub_i_reg_393[14]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[15]),
        .Q(sub_i_reg_393[15]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[16]),
        .Q(sub_i_reg_393[16]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[17]),
        .Q(sub_i_reg_393[17]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[18]),
        .Q(sub_i_reg_393[18]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[19]),
        .Q(sub_i_reg_393[19]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[1]),
        .Q(sub_i_reg_393[1]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[20]),
        .Q(sub_i_reg_393[20]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[21]),
        .Q(sub_i_reg_393[21]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[22]),
        .Q(sub_i_reg_393[22]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[23]),
        .Q(sub_i_reg_393[23]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[24]),
        .Q(sub_i_reg_393[24]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[25]),
        .Q(sub_i_reg_393[25]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[26]),
        .Q(sub_i_reg_393[26]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[27]),
        .Q(sub_i_reg_393[27]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[28]),
        .Q(sub_i_reg_393[28]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[29]),
        .Q(sub_i_reg_393[29]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[2]),
        .Q(sub_i_reg_393[2]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[30]),
        .Q(sub_i_reg_393[30]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[31]),
        .Q(sub_i_reg_393[31]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[3]),
        .Q(sub_i_reg_393[3]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[4]),
        .Q(sub_i_reg_393[4]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[5]),
        .Q(sub_i_reg_393[5]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[6]),
        .Q(sub_i_reg_393[6]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[7]),
        .Q(sub_i_reg_393[7]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[8]),
        .Q(sub_i_reg_393[8]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_fu_180_p2[9]),
        .Q(sub_i_reg_393[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sub_ln546_reg_443[0]_i_1 
       (.I0(filled_V_1_reg_448_reg[0]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[0] ),
        .O(zext_ln1347_fu_258_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sub_ln546_reg_443[1]_i_1 
       (.I0(filled_V_1_reg_448_reg[1]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[1] ),
        .O(zext_ln1347_fu_258_p1__0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sub_ln546_reg_443[2]_i_1 
       (.I0(filled_V_1_reg_448_reg[2]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[2] ),
        .O(zext_ln1347_fu_258_p1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sub_ln546_reg_443[3]_i_1 
       (.I0(filled_V_1_reg_448_reg[3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[3] ),
        .O(\sub_ln546_reg_443[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sub_ln546_reg_443[4]_i_1 
       (.I0(filled_V_1_reg_448_reg[4]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln1324_reg_413_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_138_reg_n_0_[4] ),
        .O(\sub_ln546_reg_443[4]_i_1_n_0 ));
  FDRE \sub_ln546_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(zext_ln1347_fu_258_p1),
        .Q(sub_ln546_reg_443[0]),
        .R(1'b0));
  FDRE \sub_ln546_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(zext_ln1347_fu_258_p1__0[1]),
        .Q(sub_ln546_reg_443[1]),
        .R(1'b0));
  FDRE \sub_ln546_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(zext_ln1347_fu_258_p1__0[2]),
        .Q(sub_ln546_reg_443[2]),
        .R(1'b0));
  FDRE \sub_ln546_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(\sub_ln546_reg_443[3]_i_1_n_0 ),
        .Q(sub_ln546_reg_443[3]),
        .R(1'b0));
  FDRE \sub_ln546_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(ret_reg_4370),
        .D(\sub_ln546_reg_443[4]_i_1_n_0 ),
        .Q(sub_ln546_reg_443[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [0]),
        .Q(tmp_V_reg_428[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [1]),
        .Q(tmp_V_reg_428[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [2]),
        .Q(tmp_V_reg_428[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [3]),
        .Q(tmp_V_reg_428[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [4]),
        .Q(tmp_V_reg_428[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [5]),
        .Q(tmp_V_reg_428[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [6]),
        .Q(tmp_V_reg_428[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_433[0]_i_1_n_0 ),
        .D(\tmp_V_reg_428_reg[7]_0 [7]),
        .Q(tmp_V_reg_428[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAACFAAAA)) 
    \xf_bits_per_clock_reg_422[3]_i_1 
       (.I0(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_388),
        .I2(bLast_fu_230_p2_carry__1_n_1),
        .I3(\ap_CS_fsm[9]_i_3__0_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(icmp_ln1324_reg_413),
        .O(\xf_bits_per_clock_reg_422[3]_i_1_n_0 ));
  FDRE \xf_bits_per_clock_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\xf_bits_per_clock_reg_422[3]_i_1_n_0 ),
        .Q(\xf_bits_per_clock_reg_422_reg_n_0_[3] ),
        .R(1'b0));
endmodule

module base_threshold_accel_0_0_threshold_accel_Threshold_0_0_32_32_1_s
   (CO,
    Q,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    shiftReg_ce,
    internal_empty_n_reg,
    mOutPtr110_out_0,
    internal_empty_n_reg_0,
    \icmp_ln886_reg_205_reg[0]_0 ,
    \maxval_read_reg_172_reg[7]_0 ,
    ap_clk,
    ap_rst_n,
    Threshold_0_0_32_32_1_U0_maxval_read,
    in_mat_data_empty_n,
    out_mat_data_full_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Threshold_0_0_32_32_1_U0_ap_start,
    start_once_reg,
    \mOutPtr_reg[2] ,
    start_for_Threshold_0_0_32_32_1_U0_full_n,
    ap_rst_n_inv,
    D,
    \height_reg_182_reg[15]_0 ,
    SR,
    out,
    \icmp_ln886_reg_205[0]_i_7_0 ,
    \icmp_ln886_reg_205[0]_i_7_1 ,
    \icmp_ln886_reg_205[0]_i_7_2 ,
    shiftReg_addr,
    in_mat_data_dout,
    \maxval_read_reg_172_reg[7]_1 );
  output [0:0]CO;
  output [2:0]Q;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output shiftReg_ce;
  output internal_empty_n_reg;
  output mOutPtr110_out_0;
  output internal_empty_n_reg_0;
  output \icmp_ln886_reg_205_reg[0]_0 ;
  output [7:0]\maxval_read_reg_172_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input in_mat_data_empty_n;
  input out_mat_data_full_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input start_once_reg;
  input \mOutPtr_reg[2] ;
  input start_for_Threshold_0_0_32_32_1_U0_full_n;
  input ap_rst_n_inv;
  input [15:0]D;
  input [15:0]\height_reg_182_reg[15]_0 ;
  input [0:0]SR;
  input [7:0]out;
  input [7:0]\icmp_ln886_reg_205[0]_i_7_0 ;
  input [7:0]\icmp_ln886_reg_205[0]_i_7_1 ;
  input \icmp_ln886_reg_205[0]_i_7_2 ;
  input shiftReg_addr;
  input [3:0]in_mat_data_dout;
  input [7:0]\maxval_read_reg_172_reg[7]_1 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]height_reg_182;
  wire [15:0]\height_reg_182_reg[15]_0 ;
  wire [12:0]i_V_1_fu_129_p2;
  wire [12:0]i_V_1_reg_187;
  wire \i_V_1_reg_187_reg[12]_i_1_n_1 ;
  wire \i_V_1_reg_187_reg[12]_i_1_n_2 ;
  wire \i_V_1_reg_187_reg[12]_i_1_n_3 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_0 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_1 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_2 ;
  wire \i_V_1_reg_187_reg[4]_i_1_n_3 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_0 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_1 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_2 ;
  wire \i_V_1_reg_187_reg[8]_i_1_n_3 ;
  wire \i_V_reg_99_reg_n_0_[0] ;
  wire \i_V_reg_99_reg_n_0_[10] ;
  wire \i_V_reg_99_reg_n_0_[11] ;
  wire \i_V_reg_99_reg_n_0_[12] ;
  wire \i_V_reg_99_reg_n_0_[1] ;
  wire \i_V_reg_99_reg_n_0_[2] ;
  wire \i_V_reg_99_reg_n_0_[3] ;
  wire \i_V_reg_99_reg_n_0_[4] ;
  wire \i_V_reg_99_reg_n_0_[5] ;
  wire \i_V_reg_99_reg_n_0_[6] ;
  wire \i_V_reg_99_reg_n_0_[7] ;
  wire \i_V_reg_99_reg_n_0_[8] ;
  wire \i_V_reg_99_reg_n_0_[9] ;
  wire \icmp_ln62_reg_201[0]_i_1_n_0 ;
  wire icmp_ln62_reg_201_pp0_iter1_reg;
  wire \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln62_reg_201_reg_n_0_[0] ;
  wire icmp_ln886_fu_155_p2;
  wire icmp_ln886_reg_205;
  wire \icmp_ln886_reg_205[0]_i_10_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_16_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_17_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_18_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_19_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_1_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_3_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_4_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_5_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_6_n_0 ;
  wire [7:0]\icmp_ln886_reg_205[0]_i_7_0 ;
  wire [7:0]\icmp_ln886_reg_205[0]_i_7_1 ;
  wire \icmp_ln886_reg_205[0]_i_7_2 ;
  wire \icmp_ln886_reg_205[0]_i_7_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_8_n_0 ;
  wire \icmp_ln886_reg_205[0]_i_9_n_0 ;
  wire \icmp_ln886_reg_205_reg[0]_0 ;
  wire \icmp_ln886_reg_205_reg[0]_i_2_n_1 ;
  wire \icmp_ln886_reg_205_reg[0]_i_2_n_2 ;
  wire \icmp_ln886_reg_205_reg[0]_i_2_n_3 ;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire j_V_reg_110;
  wire j_V_reg_1100;
  wire \j_V_reg_110[0]_i_4_n_0 ;
  wire [15:0]j_V_reg_110_reg;
  wire \j_V_reg_110_reg[0]_i_3_n_0 ;
  wire \j_V_reg_110_reg[0]_i_3_n_1 ;
  wire \j_V_reg_110_reg[0]_i_3_n_2 ;
  wire \j_V_reg_110_reg[0]_i_3_n_3 ;
  wire \j_V_reg_110_reg[0]_i_3_n_4 ;
  wire \j_V_reg_110_reg[0]_i_3_n_5 ;
  wire \j_V_reg_110_reg[0]_i_3_n_6 ;
  wire \j_V_reg_110_reg[0]_i_3_n_7 ;
  wire \j_V_reg_110_reg[12]_i_1_n_1 ;
  wire \j_V_reg_110_reg[12]_i_1_n_2 ;
  wire \j_V_reg_110_reg[12]_i_1_n_3 ;
  wire \j_V_reg_110_reg[12]_i_1_n_4 ;
  wire \j_V_reg_110_reg[12]_i_1_n_5 ;
  wire \j_V_reg_110_reg[12]_i_1_n_6 ;
  wire \j_V_reg_110_reg[12]_i_1_n_7 ;
  wire \j_V_reg_110_reg[4]_i_1_n_0 ;
  wire \j_V_reg_110_reg[4]_i_1_n_1 ;
  wire \j_V_reg_110_reg[4]_i_1_n_2 ;
  wire \j_V_reg_110_reg[4]_i_1_n_3 ;
  wire \j_V_reg_110_reg[4]_i_1_n_4 ;
  wire \j_V_reg_110_reg[4]_i_1_n_5 ;
  wire \j_V_reg_110_reg[4]_i_1_n_6 ;
  wire \j_V_reg_110_reg[4]_i_1_n_7 ;
  wire \j_V_reg_110_reg[8]_i_1_n_0 ;
  wire \j_V_reg_110_reg[8]_i_1_n_1 ;
  wire \j_V_reg_110_reg[8]_i_1_n_2 ;
  wire \j_V_reg_110_reg[8]_i_1_n_3 ;
  wire \j_V_reg_110_reg[8]_i_1_n_4 ;
  wire \j_V_reg_110_reg[8]_i_1_n_5 ;
  wire \j_V_reg_110_reg[8]_i_1_n_6 ;
  wire \j_V_reg_110_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2] ;
  wire [7:0]\maxval_read_reg_172_reg[7]_0 ;
  wire [7:0]\maxval_read_reg_172_reg[7]_1 ;
  wire [7:0]out;
  wire out_mat_data_full_n;
  wire p_4_in;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire [7:0]thresh_V_reg_167;
  wire [15:0]width_reg_177;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000400)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(icmp_ln886_reg_205),
        .I1(out_mat_data_full_n),
        .I2(icmp_ln62_reg_201_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_11001),
        .O(\icmp_ln886_reg_205_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(out_mat_data_full_n),
        .I1(icmp_ln62_reg_201_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(in_mat_data_empty_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Threshold_0_0_32_32_1_U0_maxval_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\i_V_reg_99_reg_n_0_[12] ),
        .I1(height_reg_182[12]),
        .I2(height_reg_182[13]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\i_V_reg_99_reg_n_0_[11] ),
        .I1(height_reg_182[11]),
        .I2(\i_V_reg_99_reg_n_0_[10] ),
        .I3(height_reg_182[10]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\i_V_reg_99_reg_n_0_[9] ),
        .I1(height_reg_182[9]),
        .I2(\i_V_reg_99_reg_n_0_[8] ),
        .I3(height_reg_182[8]),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(height_reg_182[6]),
        .I1(\i_V_reg_99_reg_n_0_[6] ),
        .I2(\i_V_reg_99_reg_n_0_[7] ),
        .I3(height_reg_182[7]),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(height_reg_182[4]),
        .I1(\i_V_reg_99_reg_n_0_[4] ),
        .I2(\i_V_reg_99_reg_n_0_[5] ),
        .I3(height_reg_182[5]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(height_reg_182[2]),
        .I1(\i_V_reg_99_reg_n_0_[2] ),
        .I2(\i_V_reg_99_reg_n_0_[3] ),
        .I3(height_reg_182[3]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(height_reg_182[0]),
        .I1(\i_V_reg_99_reg_n_0_[0] ),
        .I2(\i_V_reg_99_reg_n_0_[1] ),
        .I3(height_reg_182[1]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\i_V_reg_99_reg_n_0_[7] ),
        .I1(height_reg_182[7]),
        .I2(\i_V_reg_99_reg_n_0_[6] ),
        .I3(height_reg_182[6]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\i_V_reg_99_reg_n_0_[5] ),
        .I1(height_reg_182[5]),
        .I2(\i_V_reg_99_reg_n_0_[4] ),
        .I3(height_reg_182[4]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\i_V_reg_99_reg_n_0_[3] ),
        .I1(height_reg_182[3]),
        .I2(\i_V_reg_99_reg_n_0_[2] ),
        .I3(height_reg_182[2]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00000F08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\i_V_reg_99_reg_n_0_[1] ),
        .I1(height_reg_182[1]),
        .I2(\i_V_reg_99_reg_n_0_[0] ),
        .I3(height_reg_182[0]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(height_reg_182[14]),
        .I1(height_reg_182[15]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\i_V_reg_99_reg_n_0_[12] ),
        .I1(height_reg_182[12]),
        .I2(height_reg_182[13]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(height_reg_182[10]),
        .I1(\i_V_reg_99_reg_n_0_[10] ),
        .I2(\i_V_reg_99_reg_n_0_[11] ),
        .I3(height_reg_182[11]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(height_reg_182[8]),
        .I1(\i_V_reg_99_reg_n_0_[8] ),
        .I2(\i_V_reg_99_reg_n_0_[9] ),
        .I3(height_reg_182[9]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(height_reg_182[15]),
        .I1(height_reg_182[14]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0504040400000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(j_V_reg_110_reg[1]),
        .I1(width_reg_177[1]),
        .I2(j_V_reg_110_reg[0]),
        .I3(width_reg_177[0]),
        .I4(width_reg_177[2]),
        .I5(j_V_reg_110_reg[2]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I3(out_mat_data_full_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(icmp_ln62_reg_201_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(width_reg_177[15]),
        .I1(j_V_reg_110_reg[15]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(j_V_reg_110_reg[13]),
        .I1(width_reg_177[13]),
        .I2(j_V_reg_110_reg[12]),
        .I3(width_reg_177[12]),
        .I4(width_reg_177[14]),
        .I5(j_V_reg_110_reg[14]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(j_V_reg_110_reg[10]),
        .I1(width_reg_177[10]),
        .I2(j_V_reg_110_reg[9]),
        .I3(width_reg_177[9]),
        .I4(width_reg_177[11]),
        .I5(j_V_reg_110_reg[11]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(j_V_reg_110_reg[7]),
        .I1(width_reg_177[7]),
        .I2(j_V_reg_110_reg[6]),
        .I3(width_reg_177[6]),
        .I4(width_reg_177[8]),
        .I5(j_V_reg_110_reg[8]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(j_V_reg_110_reg[4]),
        .I1(width_reg_177[4]),
        .I2(j_V_reg_110_reg[3]),
        .I3(width_reg_177[3]),
        .I4(width_reg_177[5]),
        .I5(j_V_reg_110_reg[5]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 ,\ap_CS_fsm[2]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_0 ,\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .O(p_4_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE \height_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [0]),
        .Q(height_reg_182[0]),
        .R(1'b0));
  FDRE \height_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [10]),
        .Q(height_reg_182[10]),
        .R(1'b0));
  FDRE \height_reg_182_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [11]),
        .Q(height_reg_182[11]),
        .R(1'b0));
  FDRE \height_reg_182_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [12]),
        .Q(height_reg_182[12]),
        .R(1'b0));
  FDRE \height_reg_182_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [13]),
        .Q(height_reg_182[13]),
        .R(1'b0));
  FDRE \height_reg_182_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [14]),
        .Q(height_reg_182[14]),
        .R(1'b0));
  FDRE \height_reg_182_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [15]),
        .Q(height_reg_182[15]),
        .R(1'b0));
  FDRE \height_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [1]),
        .Q(height_reg_182[1]),
        .R(1'b0));
  FDRE \height_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [2]),
        .Q(height_reg_182[2]),
        .R(1'b0));
  FDRE \height_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [3]),
        .Q(height_reg_182[3]),
        .R(1'b0));
  FDRE \height_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [4]),
        .Q(height_reg_182[4]),
        .R(1'b0));
  FDRE \height_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [5]),
        .Q(height_reg_182[5]),
        .R(1'b0));
  FDRE \height_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [6]),
        .Q(height_reg_182[6]),
        .R(1'b0));
  FDRE \height_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [7]),
        .Q(height_reg_182[7]),
        .R(1'b0));
  FDRE \height_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [8]),
        .Q(height_reg_182[8]),
        .R(1'b0));
  FDRE \height_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\height_reg_182_reg[15]_0 [9]),
        .Q(height_reg_182[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_1_reg_187[0]_i_1 
       (.I0(\i_V_reg_99_reg_n_0_[0] ),
        .O(i_V_1_fu_129_p2[0]));
  FDRE \i_V_1_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[0]),
        .Q(i_V_1_reg_187[0]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[10]),
        .Q(i_V_1_reg_187[10]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[11]),
        .Q(i_V_1_reg_187[11]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[12]),
        .Q(i_V_1_reg_187[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_187_reg[12]_i_1 
       (.CI(\i_V_1_reg_187_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED [3],\i_V_1_reg_187_reg[12]_i_1_n_1 ,\i_V_1_reg_187_reg[12]_i_1_n_2 ,\i_V_1_reg_187_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_129_p2[12:9]),
        .S({\i_V_reg_99_reg_n_0_[12] ,\i_V_reg_99_reg_n_0_[11] ,\i_V_reg_99_reg_n_0_[10] ,\i_V_reg_99_reg_n_0_[9] }));
  FDRE \i_V_1_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[1]),
        .Q(i_V_1_reg_187[1]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[2]),
        .Q(i_V_1_reg_187[2]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[3]),
        .Q(i_V_1_reg_187[3]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[4]),
        .Q(i_V_1_reg_187[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_187_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_1_reg_187_reg[4]_i_1_n_0 ,\i_V_1_reg_187_reg[4]_i_1_n_1 ,\i_V_1_reg_187_reg[4]_i_1_n_2 ,\i_V_1_reg_187_reg[4]_i_1_n_3 }),
        .CYINIT(\i_V_reg_99_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_129_p2[4:1]),
        .S({\i_V_reg_99_reg_n_0_[4] ,\i_V_reg_99_reg_n_0_[3] ,\i_V_reg_99_reg_n_0_[2] ,\i_V_reg_99_reg_n_0_[1] }));
  FDRE \i_V_1_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[5]),
        .Q(i_V_1_reg_187[5]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[6]),
        .Q(i_V_1_reg_187[6]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[7]),
        .Q(i_V_1_reg_187[7]),
        .R(1'b0));
  FDRE \i_V_1_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[8]),
        .Q(i_V_1_reg_187[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_187_reg[8]_i_1 
       (.CI(\i_V_1_reg_187_reg[4]_i_1_n_0 ),
        .CO({\i_V_1_reg_187_reg[8]_i_1_n_0 ,\i_V_1_reg_187_reg[8]_i_1_n_1 ,\i_V_1_reg_187_reg[8]_i_1_n_2 ,\i_V_1_reg_187_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_129_p2[8:5]),
        .S({\i_V_reg_99_reg_n_0_[8] ,\i_V_reg_99_reg_n_0_[7] ,\i_V_reg_99_reg_n_0_[6] ,\i_V_reg_99_reg_n_0_[5] }));
  FDRE \i_V_1_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_129_p2[9]),
        .Q(i_V_1_reg_187[9]),
        .R(1'b0));
  FDRE \i_V_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[0]),
        .Q(\i_V_reg_99_reg_n_0_[0] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[10]),
        .Q(\i_V_reg_99_reg_n_0_[10] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[11]),
        .Q(\i_V_reg_99_reg_n_0_[11] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[12]),
        .Q(\i_V_reg_99_reg_n_0_[12] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[1]),
        .Q(\i_V_reg_99_reg_n_0_[1] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[2]),
        .Q(\i_V_reg_99_reg_n_0_[2] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[3]),
        .Q(\i_V_reg_99_reg_n_0_[3] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[4]),
        .Q(\i_V_reg_99_reg_n_0_[4] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[5]),
        .Q(\i_V_reg_99_reg_n_0_[5] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[6]),
        .Q(\i_V_reg_99_reg_n_0_[6] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[7]),
        .Q(\i_V_reg_99_reg_n_0_[7] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[8]),
        .Q(\i_V_reg_99_reg_n_0_[8] ),
        .R(SR));
  FDRE \i_V_reg_99_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(i_V_1_reg_187[9]),
        .Q(\i_V_reg_99_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln62_reg_201[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .O(\icmp_ln62_reg_201[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln62_reg_201_pp0_iter1_reg),
        .O(\icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln62_reg_201_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln62_reg_201_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln62_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln62_reg_201[0]_i_1_n_0 ),
        .Q(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \icmp_ln886_reg_205[0]_i_1 
       (.I0(icmp_ln886_fu_155_p2),
        .I1(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(icmp_ln886_reg_205),
        .O(\icmp_ln886_reg_205[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_10 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [0]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [0]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[0]),
        .I5(\icmp_ln886_reg_205[0]_i_19_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_16 
       (.I0(thresh_V_reg_167[7]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [7]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [7]),
        .O(\icmp_ln886_reg_205[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_17 
       (.I0(thresh_V_reg_167[5]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [5]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [5]),
        .O(\icmp_ln886_reg_205[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_18 
       (.I0(thresh_V_reg_167[3]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [3]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [3]),
        .O(\icmp_ln886_reg_205[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAA659A55)) 
    \icmp_ln886_reg_205[0]_i_19 
       (.I0(thresh_V_reg_167[1]),
        .I1(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_1 [1]),
        .I4(\icmp_ln886_reg_205[0]_i_7_0 [1]),
        .O(\icmp_ln886_reg_205[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_3 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [6]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [6]),
        .I3(thresh_V_reg_167[6]),
        .I4(thresh_V_reg_167[7]),
        .I5(in_mat_data_dout[3]),
        .O(\icmp_ln886_reg_205[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_4 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [4]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [4]),
        .I3(thresh_V_reg_167[4]),
        .I4(thresh_V_reg_167[5]),
        .I5(in_mat_data_dout[2]),
        .O(\icmp_ln886_reg_205[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_5 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [2]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [2]),
        .I3(thresh_V_reg_167[2]),
        .I4(thresh_V_reg_167[3]),
        .I5(in_mat_data_dout[1]),
        .O(\icmp_ln886_reg_205[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \icmp_ln886_reg_205[0]_i_6 
       (.I0(shiftReg_addr),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [0]),
        .I2(\icmp_ln886_reg_205[0]_i_7_0 [0]),
        .I3(thresh_V_reg_167[0]),
        .I4(thresh_V_reg_167[1]),
        .I5(in_mat_data_dout[0]),
        .O(\icmp_ln886_reg_205[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_7 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [6]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [6]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[6]),
        .I5(\icmp_ln886_reg_205[0]_i_16_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_8 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [4]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [4]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[4]),
        .I5(\icmp_ln886_reg_205[0]_i_17_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCAC335300000000)) 
    \icmp_ln886_reg_205[0]_i_9 
       (.I0(\icmp_ln886_reg_205[0]_i_7_0 [2]),
        .I1(\icmp_ln886_reg_205[0]_i_7_1 [2]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\icmp_ln886_reg_205[0]_i_7_2 ),
        .I4(thresh_V_reg_167[2]),
        .I5(\icmp_ln886_reg_205[0]_i_18_n_0 ),
        .O(\icmp_ln886_reg_205[0]_i_9_n_0 ));
  FDRE \icmp_ln886_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln886_reg_205[0]_i_1_n_0 ),
        .Q(icmp_ln886_reg_205),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln886_reg_205_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln886_fu_155_p2,\icmp_ln886_reg_205_reg[0]_i_2_n_1 ,\icmp_ln886_reg_205_reg[0]_i_2_n_2 ,\icmp_ln886_reg_205_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln886_reg_205[0]_i_3_n_0 ,\icmp_ln886_reg_205[0]_i_4_n_0 ,\icmp_ln886_reg_205[0]_i_5_n_0 ,\icmp_ln886_reg_205[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln886_reg_205[0]_i_7_n_0 ,\icmp_ln886_reg_205[0]_i_8_n_0 ,\icmp_ln886_reg_205[0]_i_9_n_0 ,\icmp_ln886_reg_205[0]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \j_V_reg_110[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_V_reg_110));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_V_reg_110[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(j_V_reg_1100));
  LUT1 #(
    .INIT(2'h1)) 
    \j_V_reg_110[0]_i_4 
       (.I0(j_V_reg_110_reg[0]),
        .O(\j_V_reg_110[0]_i_4_n_0 ));
  FDRE \j_V_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_7 ),
        .Q(j_V_reg_110_reg[0]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_V_reg_110_reg[0]_i_3_n_0 ,\j_V_reg_110_reg[0]_i_3_n_1 ,\j_V_reg_110_reg[0]_i_3_n_2 ,\j_V_reg_110_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_110_reg[0]_i_3_n_4 ,\j_V_reg_110_reg[0]_i_3_n_5 ,\j_V_reg_110_reg[0]_i_3_n_6 ,\j_V_reg_110_reg[0]_i_3_n_7 }),
        .S({j_V_reg_110_reg[3:1],\j_V_reg_110[0]_i_4_n_0 }));
  FDRE \j_V_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_110_reg[10]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_110_reg[11]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_110_reg[12]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[12]_i_1 
       (.CI(\j_V_reg_110_reg[8]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED [3],\j_V_reg_110_reg[12]_i_1_n_1 ,\j_V_reg_110_reg[12]_i_1_n_2 ,\j_V_reg_110_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_110_reg[12]_i_1_n_4 ,\j_V_reg_110_reg[12]_i_1_n_5 ,\j_V_reg_110_reg[12]_i_1_n_6 ,\j_V_reg_110_reg[12]_i_1_n_7 }),
        .S(j_V_reg_110_reg[15:12]));
  FDRE \j_V_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_110_reg[13]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[14] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_110_reg[14]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[15] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_110_reg[15]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_6 ),
        .Q(j_V_reg_110_reg[1]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_5 ),
        .Q(j_V_reg_110_reg[2]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[0]_i_3_n_4 ),
        .Q(j_V_reg_110_reg[3]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_110_reg[4]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[4]_i_1 
       (.CI(\j_V_reg_110_reg[0]_i_3_n_0 ),
        .CO({\j_V_reg_110_reg[4]_i_1_n_0 ,\j_V_reg_110_reg[4]_i_1_n_1 ,\j_V_reg_110_reg[4]_i_1_n_2 ,\j_V_reg_110_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_110_reg[4]_i_1_n_4 ,\j_V_reg_110_reg[4]_i_1_n_5 ,\j_V_reg_110_reg[4]_i_1_n_6 ,\j_V_reg_110_reg[4]_i_1_n_7 }),
        .S(j_V_reg_110_reg[7:4]));
  FDRE \j_V_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_110_reg[5]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_110_reg[6]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_110_reg[7]),
        .R(j_V_reg_110));
  FDRE \j_V_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_110_reg[8]),
        .R(j_V_reg_110));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_110_reg[8]_i_1 
       (.CI(\j_V_reg_110_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_110_reg[8]_i_1_n_0 ,\j_V_reg_110_reg[8]_i_1_n_1 ,\j_V_reg_110_reg[8]_i_1_n_2 ,\j_V_reg_110_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_110_reg[8]_i_1_n_4 ,\j_V_reg_110_reg[8]_i_1_n_5 ,\j_V_reg_110_reg[8]_i_1_n_6 ,\j_V_reg_110_reg[8]_i_1_n_7 }),
        .S(j_V_reg_110_reg[11:8]));
  FDRE \j_V_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(j_V_reg_1100),
        .D(\j_V_reg_110_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_110_reg[9]),
        .R(j_V_reg_110));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__20 
       (.I0(\mOutPtr[0]_i_2_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h5655555555555555)) 
    \mOutPtr[0]_i_2 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(in_mat_data_empty_n),
        .O(\mOutPtr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mOutPtr[1]_i_2__8 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(in_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFFF04FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(icmp_ln62_reg_201_pp0_iter1_reg),
        .I5(out_mat_data_full_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    \mOutPtr[1]_i_3__0 
       (.I0(in_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln62_reg_201_reg_n_0_[0] ),
        .I4(ap_block_pp0_stage0_11001),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \mOutPtr[2]_i_2__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Threshold_0_0_32_32_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[2] ),
        .I5(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .O(mOutPtr110_out_0));
  FDRE \maxval_read_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [0]),
        .Q(\maxval_read_reg_172_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [1]),
        .Q(\maxval_read_reg_172_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [2]),
        .Q(\maxval_read_reg_172_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [3]),
        .Q(\maxval_read_reg_172_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [4]),
        .Q(\maxval_read_reg_172_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [5]),
        .Q(\maxval_read_reg_172_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [6]),
        .Q(\maxval_read_reg_172_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \maxval_read_reg_172_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\maxval_read_reg_172_reg[7]_1 [7]),
        .Q(\maxval_read_reg_172_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(thresh_V_reg_167[0]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(thresh_V_reg_167[1]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(thresh_V_reg_167[2]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(thresh_V_reg_167[3]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(thresh_V_reg_167[4]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(thresh_V_reg_167[5]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(thresh_V_reg_167[6]),
        .R(1'b0));
  FDRE \thresh_V_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(thresh_V_reg_167[7]),
        .R(1'b0));
  FDRE \width_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(width_reg_177[0]),
        .R(1'b0));
  FDRE \width_reg_177_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(width_reg_177[10]),
        .R(1'b0));
  FDRE \width_reg_177_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(width_reg_177[11]),
        .R(1'b0));
  FDRE \width_reg_177_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(width_reg_177[12]),
        .R(1'b0));
  FDRE \width_reg_177_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(width_reg_177[13]),
        .R(1'b0));
  FDRE \width_reg_177_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(width_reg_177[14]),
        .R(1'b0));
  FDRE \width_reg_177_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(width_reg_177[15]),
        .R(1'b0));
  FDRE \width_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(width_reg_177[1]),
        .R(1'b0));
  FDRE \width_reg_177_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(width_reg_177[2]),
        .R(1'b0));
  FDRE \width_reg_177_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(width_reg_177[3]),
        .R(1'b0));
  FDRE \width_reg_177_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(width_reg_177[4]),
        .R(1'b0));
  FDRE \width_reg_177_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(width_reg_177[5]),
        .R(1'b0));
  FDRE \width_reg_177_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(width_reg_177[6]),
        .R(1'b0));
  FDRE \width_reg_177_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(width_reg_177[7]),
        .R(1'b0));
  FDRE \width_reg_177_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(width_reg_177[8]),
        .R(1'b0));
  FDRE \width_reg_177_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(width_reg_177[9]),
        .R(1'b0));
endmodule

module base_threshold_accel_0_0_threshold_accel_addrbound
   (ap_done_reg,
    E,
    internal_empty_n_reg,
    Q,
    ap_done_reg_reg_0,
    shiftReg_ce,
    D,
    ap_clk,
    B,
    A,
    shiftReg_ce_0,
    addrbound_U0_ap_start,
    cols_c_empty_n,
    rows_c_empty_n,
    addrbound_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output internal_empty_n_reg;
  output [0:0]Q;
  output ap_done_reg_reg_0;
  output shiftReg_ce;
  output [8:0]D;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input shiftReg_ce_0;
  input addrbound_U0_ap_start;
  input cols_c_empty_n;
  input rows_c_empty_n;
  input addrbound_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [10:0]A;
  wire [10:0]B;
  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG[0][2]_i_2__0_n_0 ;
  wire \SRL_SIG[0][3]_i_2__0_n_0 ;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_start;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state5;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__3_n_0;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire internal_empty_n_reg;
  wire mul_mul_11s_11s_11_4_1_U91_n_0;
  wire mul_mul_11s_11s_11_4_1_U91_n_1;
  wire mul_mul_11s_11s_11_4_1_U91_n_10;
  wire mul_mul_11s_11s_11_4_1_U91_n_2;
  wire mul_mul_11s_11s_11_4_1_U91_n_3;
  wire mul_mul_11s_11s_11_4_1_U91_n_4;
  wire mul_mul_11s_11s_11_4_1_U91_n_5;
  wire mul_mul_11s_11s_11_4_1_U91_n_6;
  wire mul_mul_11s_11s_11_4_1_U91_n_7;
  wire mul_mul_11s_11s_11_4_1_U91_n_8;
  wire mul_mul_11s_11s_11_4_1_U91_n_9;
  wire \return_r_preg[0]_i_1__0_n_0 ;
  wire \return_r_preg[1]_i_1__0_n_0 ;
  wire \return_r_preg[2]_i_1__0_n_0 ;
  wire \return_r_preg[3]_i_1__0_n_0 ;
  wire \return_r_preg[4]_i_1__0_n_0 ;
  wire \return_r_preg[5]_i_1__0_n_0 ;
  wire \return_r_preg[6]_i_1__0_n_0 ;
  wire \return_r_preg[7]_i_1__0_n_0 ;
  wire \return_r_preg[8]_i_1__0_n_0 ;
  wire \return_r_preg[8]_i_2__0_n_0 ;
  wire \return_r_preg_reg_n_0_[0] ;
  wire \return_r_preg_reg_n_0_[1] ;
  wire \return_r_preg_reg_n_0_[2] ;
  wire \return_r_preg_reg_n_0_[3] ;
  wire \return_r_preg_reg_n_0_[4] ;
  wire \return_r_preg_reg_n_0_[5] ;
  wire \return_r_preg_reg_n_0_[6] ;
  wire \return_r_preg_reg_n_0_[7] ;
  wire \return_r_preg_reg_n_0_[8] ;
  wire rows_c_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [13:3]shl_ln_fu_55_p3;

  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(shl_ln_fu_55_p3[5]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(Q),
        .I4(\return_r_preg_reg_n_0_[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h56AAFFFF56AA0000)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .I4(Q),
        .I5(\return_r_preg_reg_n_0_[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(shl_ln_fu_55_p3[7]),
        .I1(\SRL_SIG[0][2]_i_2__0_n_0 ),
        .I2(Q),
        .I3(\return_r_preg_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \SRL_SIG[0][2]_i_2__0 
       (.I0(shl_ln_fu_55_p3[5]),
        .I1(shl_ln_fu_55_p3[4]),
        .I2(shl_ln_fu_55_p3[3]),
        .I3(shl_ln_fu_55_p3[6]),
        .O(\SRL_SIG[0][2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(\SRL_SIG[0][3]_i_2__0_n_0 ),
        .I1(shl_ln_fu_55_p3[8]),
        .I2(Q),
        .I3(\return_r_preg_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \SRL_SIG[0][3]_i_2__0 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .I4(shl_ln_fu_55_p3[7]),
        .O(\SRL_SIG[0][3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(shl_ln_fu_55_p3[9]),
        .I1(\return_r_preg[8]_i_2__0_n_0 ),
        .I2(Q),
        .I3(\return_r_preg_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(shl_ln_fu_55_p3[10]),
        .I1(\return_r_preg[8]_i_2__0_n_0 ),
        .I2(shl_ln_fu_55_p3[9]),
        .I3(Q),
        .I4(\return_r_preg_reg_n_0_[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(shl_ln_fu_55_p3[11]),
        .I1(shl_ln_fu_55_p3[9]),
        .I2(\return_r_preg[8]_i_2__0_n_0 ),
        .I3(shl_ln_fu_55_p3[10]),
        .I4(Q),
        .I5(\return_r_preg_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\return_r_preg[7]_i_1__0_n_0 ),
        .I1(Q),
        .I2(\return_r_preg_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(addrbound_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_2__2 
       (.I0(\return_r_preg[8]_i_1__0_n_0 ),
        .I1(Q),
        .I2(\return_r_preg_reg_n_0_[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEFFFAAAAFFFFAAAA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(rows_c_empty_n),
        .I3(cols_c_empty_n),
        .I4(ap_CS_fsm_state1),
        .I5(addrbound_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(ap_done_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state5),
        .I3(Q),
        .I4(\ap_CS_fsm_reg_n_0_[2] ),
        .I5(\ap_CS_fsm_reg_n_0_[3] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(ap_done_reg),
        .I1(rows_c_empty_n),
        .I2(cols_c_empty_n),
        .I3(ap_CS_fsm_state1),
        .I4(addrbound_U0_ap_start),
        .O(ap_done_reg_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__3
       (.I0(addrbound_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__3_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce_0),
        .I1(addrbound_U0_ap_start),
        .I2(ap_CS_fsm_state1),
        .I3(cols_c_empty_n),
        .I4(rows_c_empty_n),
        .I5(ap_done_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \mOutPtr[1]_i_3 
       (.I0(addrbound_U0_ap_start),
        .I1(ap_CS_fsm_state1),
        .I2(cols_c_empty_n),
        .I3(rows_c_empty_n),
        .I4(ap_done_reg),
        .I5(shiftReg_ce_0),
        .O(internal_empty_n_reg));
  FDRE \mul_ln997_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_10),
        .Q(shl_ln_fu_55_p3[3]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_0),
        .Q(shl_ln_fu_55_p3[13]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_9),
        .Q(shl_ln_fu_55_p3[4]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_8),
        .Q(shl_ln_fu_55_p3[5]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_7),
        .Q(shl_ln_fu_55_p3[6]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_6),
        .Q(shl_ln_fu_55_p3[7]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_5),
        .Q(shl_ln_fu_55_p3[8]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_4),
        .Q(shl_ln_fu_55_p3[9]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_3),
        .Q(shl_ln_fu_55_p3[10]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_2),
        .Q(shl_ln_fu_55_p3[11]),
        .R(1'b0));
  FDRE \mul_ln997_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U91_n_1),
        .Q(shl_ln_fu_55_p3[12]),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1 mul_mul_11s_11s_11_4_1_U91
       (.A(A),
        .B(B),
        .D({mul_mul_11s_11s_11_4_1_U91_n_0,mul_mul_11s_11s_11_4_1_U91_n_1,mul_mul_11s_11s_11_4_1_U91_n_2,mul_mul_11s_11s_11_4_1_U91_n_3,mul_mul_11s_11s_11_4_1_U91_n_4,mul_mul_11s_11s_11_4_1_U91_n_5,mul_mul_11s_11s_11_4_1_U91_n_6,mul_mul_11s_11s_11_4_1_U91_n_7,mul_mul_11s_11s_11_4_1_U91_n_8,mul_mul_11s_11s_11_4_1_U91_n_9,mul_mul_11s_11s_11_4_1_U91_n_10}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \return_r_preg[0]_i_1__0 
       (.I0(shl_ln_fu_55_p3[5]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .O(\return_r_preg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \return_r_preg[1]_i_1__0 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .O(\return_r_preg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \return_r_preg[2]_i_1__0 
       (.I0(shl_ln_fu_55_p3[7]),
        .I1(shl_ln_fu_55_p3[5]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[3]),
        .I4(shl_ln_fu_55_p3[6]),
        .O(\return_r_preg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \return_r_preg[3]_i_1__0 
       (.I0(shl_ln_fu_55_p3[6]),
        .I1(shl_ln_fu_55_p3[3]),
        .I2(shl_ln_fu_55_p3[4]),
        .I3(shl_ln_fu_55_p3[5]),
        .I4(shl_ln_fu_55_p3[7]),
        .I5(shl_ln_fu_55_p3[8]),
        .O(\return_r_preg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \return_r_preg[4]_i_1__0 
       (.I0(shl_ln_fu_55_p3[9]),
        .I1(\return_r_preg[8]_i_2__0_n_0 ),
        .O(\return_r_preg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \return_r_preg[5]_i_1__0 
       (.I0(shl_ln_fu_55_p3[10]),
        .I1(\return_r_preg[8]_i_2__0_n_0 ),
        .I2(shl_ln_fu_55_p3[9]),
        .O(\return_r_preg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \return_r_preg[6]_i_1__0 
       (.I0(shl_ln_fu_55_p3[11]),
        .I1(shl_ln_fu_55_p3[9]),
        .I2(\return_r_preg[8]_i_2__0_n_0 ),
        .I3(shl_ln_fu_55_p3[10]),
        .O(\return_r_preg[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \return_r_preg[7]_i_1__0 
       (.I0(shl_ln_fu_55_p3[12]),
        .I1(shl_ln_fu_55_p3[10]),
        .I2(\return_r_preg[8]_i_2__0_n_0 ),
        .I3(shl_ln_fu_55_p3[9]),
        .I4(shl_ln_fu_55_p3[11]),
        .O(\return_r_preg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \return_r_preg[8]_i_1__0 
       (.I0(shl_ln_fu_55_p3[13]),
        .I1(shl_ln_fu_55_p3[11]),
        .I2(shl_ln_fu_55_p3[9]),
        .I3(\return_r_preg[8]_i_2__0_n_0 ),
        .I4(shl_ln_fu_55_p3[10]),
        .I5(shl_ln_fu_55_p3[12]),
        .O(\return_r_preg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \return_r_preg[8]_i_2__0 
       (.I0(shl_ln_fu_55_p3[8]),
        .I1(shl_ln_fu_55_p3[7]),
        .I2(shl_ln_fu_55_p3[5]),
        .I3(shl_ln_fu_55_p3[4]),
        .I4(shl_ln_fu_55_p3[3]),
        .I5(shl_ln_fu_55_p3[6]),
        .O(\return_r_preg[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[0]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[1]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[2]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[3]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[4]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[5]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[6]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[7]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\return_r_preg[8]_i_1__0_n_0 ),
        .Q(\return_r_preg_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_addrbound4
   (Q,
    ap_done_reg,
    shiftReg_ce,
    shiftReg_ce_0,
    D,
    ap_clk,
    in,
    p_reg_reg,
    addrbound4_U0_ap_start,
    rows_c_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    addrbound4_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output [1:0]Q;
  output ap_done_reg;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output [8:0]D;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg;
  input addrbound4_U0_ap_start;
  input rows_c_empty_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input addrbound4_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [8:0]D;
  wire [1:0]Q;
  wire \SRL_SIG[0][2]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire addrbound4_U0_ap_continue;
  wire addrbound4_U0_ap_start;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire ap_CS_fsm_state5;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]in;
  wire mul_mul_11s_11s_11_4_1_U28_n_0;
  wire mul_mul_11s_11s_11_4_1_U28_n_1;
  wire mul_mul_11s_11s_11_4_1_U28_n_10;
  wire mul_mul_11s_11s_11_4_1_U28_n_2;
  wire mul_mul_11s_11s_11_4_1_U28_n_3;
  wire mul_mul_11s_11s_11_4_1_U28_n_4;
  wire mul_mul_11s_11s_11_4_1_U28_n_5;
  wire mul_mul_11s_11s_11_4_1_U28_n_6;
  wire mul_mul_11s_11s_11_4_1_U28_n_7;
  wire mul_mul_11s_11s_11_4_1_U28_n_8;
  wire mul_mul_11s_11s_11_4_1_U28_n_9;
  wire [10:0]p_reg_reg;
  wire [8:0]return_r_preg;
  wire \return_r_preg[0]_i_1_n_0 ;
  wire \return_r_preg[1]_i_1_n_0 ;
  wire \return_r_preg[2]_i_1_n_0 ;
  wire \return_r_preg[3]_i_1_n_0 ;
  wire \return_r_preg[4]_i_1_n_0 ;
  wire \return_r_preg[5]_i_1_n_0 ;
  wire \return_r_preg[6]_i_1_n_0 ;
  wire \return_r_preg[7]_i_1_n_0 ;
  wire \return_r_preg[8]_i_1_n_0 ;
  wire \return_r_preg[8]_i_2_n_0 ;
  wire rows_c_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [13:3]shl_ln_fu_85_p3;

  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(shl_ln_fu_85_p3[5]),
        .I1(shl_ln_fu_85_p3[3]),
        .I2(shl_ln_fu_85_p3[4]),
        .I3(Q[1]),
        .I4(return_r_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h56AAFFFF56AA0000)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(shl_ln_fu_85_p3[6]),
        .I1(shl_ln_fu_85_p3[3]),
        .I2(shl_ln_fu_85_p3[4]),
        .I3(shl_ln_fu_85_p3[5]),
        .I4(Q[1]),
        .I5(return_r_preg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(shl_ln_fu_85_p3[7]),
        .I1(\SRL_SIG[0][2]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(return_r_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(shl_ln_fu_85_p3[5]),
        .I1(shl_ln_fu_85_p3[4]),
        .I2(shl_ln_fu_85_p3[3]),
        .I3(shl_ln_fu_85_p3[6]),
        .O(\SRL_SIG[0][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(shl_ln_fu_85_p3[8]),
        .I2(Q[1]),
        .I3(return_r_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(shl_ln_fu_85_p3[6]),
        .I1(shl_ln_fu_85_p3[3]),
        .I2(shl_ln_fu_85_p3[4]),
        .I3(shl_ln_fu_85_p3[5]),
        .I4(shl_ln_fu_85_p3[7]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(shl_ln_fu_85_p3[9]),
        .I1(\return_r_preg[8]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(return_r_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(shl_ln_fu_85_p3[10]),
        .I1(\return_r_preg[8]_i_2_n_0 ),
        .I2(shl_ln_fu_85_p3[9]),
        .I3(Q[1]),
        .I4(return_r_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(shl_ln_fu_85_p3[11]),
        .I1(shl_ln_fu_85_p3[9]),
        .I2(\return_r_preg[8]_i_2_n_0 ),
        .I3(shl_ln_fu_85_p3[10]),
        .I4(Q[1]),
        .I5(return_r_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\return_r_preg[7]_i_1_n_0 ),
        .I1(Q[1]),
        .I2(return_r_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(addrbound4_U0_ap_continue),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(shiftReg_ce_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_2__0 
       (.I0(\return_r_preg[8]_i_1_n_0 ),
        .I1(Q[1]),
        .I2(return_r_preg[8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h0040)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_done_reg),
        .I1(addrbound4_U0_ap_start),
        .I2(rows_c_empty_n),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(\ap_CS_fsm_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state5),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg_n_0_[2] ),
        .I5(\ap_CS_fsm_reg_n_0_[3] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(addrbound4_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_10),
        .Q(shl_ln_fu_85_p3[3]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_0),
        .Q(shl_ln_fu_85_p3[13]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_9),
        .Q(shl_ln_fu_85_p3[4]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_8),
        .Q(shl_ln_fu_85_p3[5]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_7),
        .Q(shl_ln_fu_85_p3[6]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_6),
        .Q(shl_ln_fu_85_p3[7]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_5),
        .Q(shl_ln_fu_85_p3[8]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_4),
        .Q(shl_ln_fu_85_p3[9]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_3),
        .Q(shl_ln_fu_85_p3[10]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_2),
        .Q(shl_ln_fu_85_p3[11]),
        .R(1'b0));
  FDRE \mul_ln997_reg_123_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_mul_11s_11s_11_4_1_U28_n_1),
        .Q(shl_ln_fu_85_p3[12]),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34 mul_mul_11s_11s_11_4_1_U28
       (.D({mul_mul_11s_11s_11_4_1_U28_n_0,mul_mul_11s_11s_11_4_1_U28_n_1,mul_mul_11s_11s_11_4_1_U28_n_2,mul_mul_11s_11s_11_4_1_U28_n_3,mul_mul_11s_11s_11_4_1_U28_n_4,mul_mul_11s_11s_11_4_1_U28_n_5,mul_mul_11s_11s_11_4_1_U28_n_6,mul_mul_11s_11s_11_4_1_U28_n_7,mul_mul_11s_11s_11_4_1_U28_n_8,mul_mul_11s_11s_11_4_1_U28_n_9,mul_mul_11s_11s_11_4_1_U28_n_10}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg(p_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \return_r_preg[0]_i_1 
       (.I0(shl_ln_fu_85_p3[5]),
        .I1(shl_ln_fu_85_p3[3]),
        .I2(shl_ln_fu_85_p3[4]),
        .O(\return_r_preg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \return_r_preg[1]_i_1 
       (.I0(shl_ln_fu_85_p3[6]),
        .I1(shl_ln_fu_85_p3[3]),
        .I2(shl_ln_fu_85_p3[4]),
        .I3(shl_ln_fu_85_p3[5]),
        .O(\return_r_preg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \return_r_preg[2]_i_1 
       (.I0(shl_ln_fu_85_p3[7]),
        .I1(shl_ln_fu_85_p3[5]),
        .I2(shl_ln_fu_85_p3[4]),
        .I3(shl_ln_fu_85_p3[3]),
        .I4(shl_ln_fu_85_p3[6]),
        .O(\return_r_preg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \return_r_preg[3]_i_1 
       (.I0(shl_ln_fu_85_p3[6]),
        .I1(shl_ln_fu_85_p3[3]),
        .I2(shl_ln_fu_85_p3[4]),
        .I3(shl_ln_fu_85_p3[5]),
        .I4(shl_ln_fu_85_p3[7]),
        .I5(shl_ln_fu_85_p3[8]),
        .O(\return_r_preg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \return_r_preg[4]_i_1 
       (.I0(shl_ln_fu_85_p3[9]),
        .I1(\return_r_preg[8]_i_2_n_0 ),
        .O(\return_r_preg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \return_r_preg[5]_i_1 
       (.I0(shl_ln_fu_85_p3[10]),
        .I1(\return_r_preg[8]_i_2_n_0 ),
        .I2(shl_ln_fu_85_p3[9]),
        .O(\return_r_preg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \return_r_preg[6]_i_1 
       (.I0(shl_ln_fu_85_p3[11]),
        .I1(shl_ln_fu_85_p3[9]),
        .I2(\return_r_preg[8]_i_2_n_0 ),
        .I3(shl_ln_fu_85_p3[10]),
        .O(\return_r_preg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \return_r_preg[7]_i_1 
       (.I0(shl_ln_fu_85_p3[12]),
        .I1(shl_ln_fu_85_p3[10]),
        .I2(\return_r_preg[8]_i_2_n_0 ),
        .I3(shl_ln_fu_85_p3[9]),
        .I4(shl_ln_fu_85_p3[11]),
        .O(\return_r_preg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \return_r_preg[8]_i_1 
       (.I0(shl_ln_fu_85_p3[13]),
        .I1(shl_ln_fu_85_p3[11]),
        .I2(shl_ln_fu_85_p3[9]),
        .I3(\return_r_preg[8]_i_2_n_0 ),
        .I4(shl_ln_fu_85_p3[10]),
        .I5(shl_ln_fu_85_p3[12]),
        .O(\return_r_preg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \return_r_preg[8]_i_2 
       (.I0(shl_ln_fu_85_p3[8]),
        .I1(shl_ln_fu_85_p3[7]),
        .I2(shl_ln_fu_85_p3[5]),
        .I3(shl_ln_fu_85_p3[4]),
        .I4(shl_ln_fu_85_p3[3]),
        .I5(shl_ln_fu_85_p3[6]),
        .O(\return_r_preg[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[0]_i_1_n_0 ),
        .Q(return_r_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[1]_i_1_n_0 ),
        .Q(return_r_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[2]_i_1_n_0 ),
        .Q(return_r_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[3]_i_1_n_0 ),
        .Q(return_r_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[4]_i_1_n_0 ),
        .Q(return_r_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[5]_i_1_n_0 ),
        .Q(return_r_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[6]_i_1_n_0 ),
        .Q(return_r_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[7]_i_1_n_0 ),
        .Q(return_r_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\return_r_preg[8]_i_1_n_0 ),
        .Q(return_r_preg[8]),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_control_r_s_axi
   (s_axi_control_r_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_r_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    img_inp,
    img_out,
    s_axi_control_r_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_AWVALID,
    s_axi_control_r_ARVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARADDR);
  output s_axi_control_r_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_r_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]img_inp;
  output [61:0]img_out;
  output [31:0]s_axi_control_r_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  input s_axi_control_r_BREADY;
  input s_axi_control_r_AWVALID;
  input s_axi_control_r_ARVALID;
  input s_axi_control_r_RREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input [5:0]s_axi_control_r_ARADDR;

  wire \FSM_onehot_rstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [61:0]img_inp;
  wire [61:0]img_out;
  wire \int_img_inp[31]_i_1_n_0 ;
  wire \int_img_inp[31]_i_3_n_0 ;
  wire [31:0]int_img_inp_reg0;
  wire [31:0]int_img_inp_reg04_out;
  wire \int_img_inp_reg_n_0_[0] ;
  wire \int_img_inp_reg_n_0_[1] ;
  wire \int_img_out[31]_i_1_n_0 ;
  wire \int_img_out[63]_i_1_n_0 ;
  wire [31:0]int_img_out_reg0;
  wire [31:0]int_img_out_reg01_out;
  wire \int_img_out_reg_n_0_[0] ;
  wire \int_img_out_reg_n_0_[1] ;
  wire p_0_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_2__0_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3__0_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2__0_n_0 ;
  wire \rdata[4]_i_2__0_n_0 ;
  wire \rdata[5]_i_2__0_n_0 ;
  wire \rdata[6]_i_2__0_n_0 ;
  wire \rdata[7]_i_2__0_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RVALID),
        .I3(s_axi_control_r_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RREADY),
        .I3(s_axi_control_r_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_r_BVALID),
        .I2(s_axi_control_r_BREADY),
        .I3(s_axi_control_r_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_r_AWVALID),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_r_BREADY),
        .I1(s_axi_control_r_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_r_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_img_inp_reg_n_0_[0] ),
        .O(int_img_inp_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[8]),
        .O(int_img_inp_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[9]),
        .O(int_img_inp_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[10]),
        .O(int_img_inp_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[11]),
        .O(int_img_inp_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[12]),
        .O(int_img_inp_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[13]),
        .O(int_img_inp_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[14]),
        .O(int_img_inp_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[15]),
        .O(int_img_inp_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[16]),
        .O(int_img_inp_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[17]),
        .O(int_img_inp_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_img_inp_reg_n_0_[1] ),
        .O(int_img_inp_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[18]),
        .O(int_img_inp_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[19]),
        .O(int_img_inp_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[20]),
        .O(int_img_inp_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[21]),
        .O(int_img_inp_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[22]),
        .O(int_img_inp_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[23]),
        .O(int_img_inp_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[24]),
        .O(int_img_inp_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[25]),
        .O(int_img_inp_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[26]),
        .O(int_img_inp_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[27]),
        .O(int_img_inp_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[0]),
        .O(int_img_inp_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[28]),
        .O(int_img_inp_reg04_out[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_img_inp[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(\int_img_inp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[29]),
        .O(int_img_inp_reg04_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_img_inp[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_r_WVALID),
        .O(\int_img_inp[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[30]),
        .O(int_img_inp_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[31]),
        .O(int_img_inp_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[32]),
        .O(int_img_inp_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[33]),
        .O(int_img_inp_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[34]),
        .O(int_img_inp_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[35]),
        .O(int_img_inp_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[36]),
        .O(int_img_inp_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[37]),
        .O(int_img_inp_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[1]),
        .O(int_img_inp_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[38]),
        .O(int_img_inp_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[39]),
        .O(int_img_inp_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[40]),
        .O(int_img_inp_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[41]),
        .O(int_img_inp_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[42]),
        .O(int_img_inp_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[43]),
        .O(int_img_inp_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[44]),
        .O(int_img_inp_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[45]),
        .O(int_img_inp_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[46]),
        .O(int_img_inp_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[47]),
        .O(int_img_inp_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[2]),
        .O(int_img_inp_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[48]),
        .O(int_img_inp_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[49]),
        .O(int_img_inp_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[50]),
        .O(int_img_inp_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[51]),
        .O(int_img_inp_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[52]),
        .O(int_img_inp_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[53]),
        .O(int_img_inp_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[54]),
        .O(int_img_inp_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[55]),
        .O(int_img_inp_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[56]),
        .O(int_img_inp_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[57]),
        .O(int_img_inp_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[3]),
        .O(int_img_inp_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[58]),
        .O(int_img_inp_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[59]),
        .O(int_img_inp_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[60]),
        .O(int_img_inp_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_img_inp[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[61]),
        .O(int_img_inp_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[4]),
        .O(int_img_inp_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[5]),
        .O(int_img_inp_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[6]),
        .O(int_img_inp_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[7]),
        .O(int_img_inp_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[0]),
        .Q(\int_img_inp_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[10]),
        .Q(img_inp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[11]),
        .Q(img_inp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[12]),
        .Q(img_inp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[13]),
        .Q(img_inp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[14]),
        .Q(img_inp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[15]),
        .Q(img_inp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[16]),
        .Q(img_inp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[17]),
        .Q(img_inp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[18]),
        .Q(img_inp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[19]),
        .Q(img_inp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[1]),
        .Q(\int_img_inp_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[20]),
        .Q(img_inp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[21]),
        .Q(img_inp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[22]),
        .Q(img_inp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[23]),
        .Q(img_inp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[24]),
        .Q(img_inp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[25]),
        .Q(img_inp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[26]),
        .Q(img_inp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[27]),
        .Q(img_inp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[28]),
        .Q(img_inp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[29]),
        .Q(img_inp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[2]),
        .Q(img_inp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[30]),
        .Q(img_inp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[31]),
        .Q(img_inp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[0]),
        .Q(img_inp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[1]),
        .Q(img_inp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[2]),
        .Q(img_inp[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[3]),
        .Q(img_inp[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[4]),
        .Q(img_inp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[5]),
        .Q(img_inp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[6]),
        .Q(img_inp[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[7]),
        .Q(img_inp[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[3]),
        .Q(img_inp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[8]),
        .Q(img_inp[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[9]),
        .Q(img_inp[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[10]),
        .Q(img_inp[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[11]),
        .Q(img_inp[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[12]),
        .Q(img_inp[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[13]),
        .Q(img_inp[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[14]),
        .Q(img_inp[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[15]),
        .Q(img_inp[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[16]),
        .Q(img_inp[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[17]),
        .Q(img_inp[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[4]),
        .Q(img_inp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[18]),
        .Q(img_inp[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[19]),
        .Q(img_inp[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[20]),
        .Q(img_inp[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[21]),
        .Q(img_inp[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[22]),
        .Q(img_inp[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[23]),
        .Q(img_inp[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[24]),
        .Q(img_inp[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[25]),
        .Q(img_inp[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[26]),
        .Q(img_inp[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[27]),
        .Q(img_inp[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[5]),
        .Q(img_inp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[28]),
        .Q(img_inp[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[29]),
        .Q(img_inp[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[30]),
        .Q(img_inp[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[31]),
        .Q(img_inp[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[6]),
        .Q(img_inp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[7]),
        .Q(img_inp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[8]),
        .Q(img_inp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[9]),
        .Q(img_inp[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_img_out_reg_n_0_[0] ),
        .O(int_img_out_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[8]),
        .O(int_img_out_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[9]),
        .O(int_img_out_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[10]),
        .O(int_img_out_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[11]),
        .O(int_img_out_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[12]),
        .O(int_img_out_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[13]),
        .O(int_img_out_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[14]),
        .O(int_img_out_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[15]),
        .O(int_img_out_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[16]),
        .O(int_img_out_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[17]),
        .O(int_img_out_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(\int_img_out_reg_n_0_[1] ),
        .O(int_img_out_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[18]),
        .O(int_img_out_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[19]),
        .O(int_img_out_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[20]),
        .O(int_img_out_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[21]),
        .O(int_img_out_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[22]),
        .O(int_img_out_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[23]),
        .O(int_img_out_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[24]),
        .O(int_img_out_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[25]),
        .O(int_img_out_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[26]),
        .O(int_img_out_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[27]),
        .O(int_img_out_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[0]),
        .O(int_img_out_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[28]),
        .O(int_img_out_reg01_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_img_out[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(\int_img_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[29]),
        .O(int_img_out_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[30]),
        .O(int_img_out_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[31]),
        .O(int_img_out_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[32]),
        .O(int_img_out_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[33]),
        .O(int_img_out_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[34]),
        .O(int_img_out_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[35]),
        .O(int_img_out_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[36]),
        .O(int_img_out_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[37]),
        .O(int_img_out_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[1]),
        .O(int_img_out_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[38]),
        .O(int_img_out_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[39]),
        .O(int_img_out_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[40]),
        .O(int_img_out_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[41]),
        .O(int_img_out_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[42]),
        .O(int_img_out_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[43]),
        .O(int_img_out_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[44]),
        .O(int_img_out_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[45]),
        .O(int_img_out_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[46]),
        .O(int_img_out_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[47]),
        .O(int_img_out_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[2]),
        .O(int_img_out_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[48]),
        .O(int_img_out_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[49]),
        .O(int_img_out_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[50]),
        .O(int_img_out_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[51]),
        .O(int_img_out_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[52]),
        .O(int_img_out_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[53]),
        .O(int_img_out_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[54]),
        .O(int_img_out_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[55]),
        .O(int_img_out_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[56]),
        .O(int_img_out_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[57]),
        .O(int_img_out_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[3]),
        .O(int_img_out_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[58]),
        .O(int_img_out_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[59]),
        .O(int_img_out_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[60]),
        .O(int_img_out_reg0[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_img_out[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(\int_img_out[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[61]),
        .O(int_img_out_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[4]),
        .O(int_img_out_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[5]),
        .O(int_img_out_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[6]),
        .O(int_img_out_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[7]),
        .O(int_img_out_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[0]),
        .Q(\int_img_out_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[10]),
        .Q(img_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[11]),
        .Q(img_out[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[12]),
        .Q(img_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[13]),
        .Q(img_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[14]),
        .Q(img_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[15]),
        .Q(img_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[16]),
        .Q(img_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[17]),
        .Q(img_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[18]),
        .Q(img_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[19]),
        .Q(img_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[1]),
        .Q(\int_img_out_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[20]),
        .Q(img_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[21]),
        .Q(img_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[22]),
        .Q(img_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[23]),
        .Q(img_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[24]),
        .Q(img_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[25]),
        .Q(img_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[26]),
        .Q(img_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[27]),
        .Q(img_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[28]),
        .Q(img_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[29]),
        .Q(img_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[2]),
        .Q(img_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[30]),
        .Q(img_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[31]),
        .Q(img_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[32] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[0]),
        .Q(img_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[33] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[1]),
        .Q(img_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[34] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[2]),
        .Q(img_out[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[35] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[3]),
        .Q(img_out[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[36] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[4]),
        .Q(img_out[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[37] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[5]),
        .Q(img_out[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[38] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[6]),
        .Q(img_out[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[39] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[7]),
        .Q(img_out[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[3]),
        .Q(img_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[40] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[8]),
        .Q(img_out[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[41] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[9]),
        .Q(img_out[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[42] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[10]),
        .Q(img_out[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[43] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[11]),
        .Q(img_out[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[44] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[12]),
        .Q(img_out[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[45] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[13]),
        .Q(img_out[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[46] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[14]),
        .Q(img_out[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[47] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[15]),
        .Q(img_out[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[48] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[16]),
        .Q(img_out[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[49] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[17]),
        .Q(img_out[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[4]),
        .Q(img_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[50] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[18]),
        .Q(img_out[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[51] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[19]),
        .Q(img_out[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[52] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[20]),
        .Q(img_out[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[53] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[21]),
        .Q(img_out[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[54] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[22]),
        .Q(img_out[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[55] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[23]),
        .Q(img_out[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[56] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[24]),
        .Q(img_out[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[57] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[25]),
        .Q(img_out[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[58] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[26]),
        .Q(img_out[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[59] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[27]),
        .Q(img_out[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[5]),
        .Q(img_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[60] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[28]),
        .Q(img_out[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[61] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[29]),
        .Q(img_out[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[62] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[30]),
        .Q(img_out[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[63] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[31]),
        .Q(img_out[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[6]),
        .Q(img_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[7]),
        .Q(img_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[8]),
        .Q(img_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[9]),
        .Q(img_out[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[30]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[0]_i_2_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[0]_i_2 
       (.I0(\int_img_inp_reg_n_0_[0] ),
        .I1(\int_img_out_reg_n_0_[0] ),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[30]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[10]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[40]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[10]_i_2_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[10]_i_2 
       (.I0(img_inp[8]),
        .I1(img_out[8]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[40]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[11]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[41]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[11]_i_2_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[11]_i_2 
       (.I0(img_inp[9]),
        .I1(img_out[9]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[41]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[12]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[42]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[12]_i_2_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[12]_i_2 
       (.I0(img_inp[10]),
        .I1(img_out[10]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[42]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[13]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[43]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[13]_i_2_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[13]_i_2 
       (.I0(img_inp[11]),
        .I1(img_out[11]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[43]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[14]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[44]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[14]_i_2_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[14]_i_2 
       (.I0(img_inp[12]),
        .I1(img_out[12]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[44]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[15]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[45]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[15]_i_2_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[15]_i_2 
       (.I0(img_inp[13]),
        .I1(img_out[13]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[45]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[16]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[46]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[16]_i_2_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[16]_i_2 
       (.I0(img_inp[14]),
        .I1(img_out[14]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[46]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[17]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[47]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[17]_i_2_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[17]_i_2 
       (.I0(img_inp[15]),
        .I1(img_out[15]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[47]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[18]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[48]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[18]_i_2_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[18]_i_2 
       (.I0(img_inp[16]),
        .I1(img_out[16]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[48]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[19]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[49]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[19]_i_2_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[19]_i_2 
       (.I0(img_inp[17]),
        .I1(img_out[17]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[49]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[31]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[1]_i_2_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[1]_i_2 
       (.I0(\int_img_inp_reg_n_0_[1] ),
        .I1(\int_img_out_reg_n_0_[1] ),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[31]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[20]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[50]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[20]_i_2_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[20]_i_2 
       (.I0(img_inp[18]),
        .I1(img_out[18]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[50]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[21]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[51]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[21]_i_2_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[21]_i_2 
       (.I0(img_inp[19]),
        .I1(img_out[19]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[51]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[22]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[52]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[22]_i_2_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[22]_i_2 
       (.I0(img_inp[20]),
        .I1(img_out[20]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[52]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[23]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[53]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[23]_i_2_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[23]_i_2 
       (.I0(img_inp[21]),
        .I1(img_out[21]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[53]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[24]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[54]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[24]_i_2_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[24]_i_2 
       (.I0(img_inp[22]),
        .I1(img_out[22]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[54]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[25]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[55]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[25]_i_2_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[25]_i_2 
       (.I0(img_inp[23]),
        .I1(img_out[23]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[55]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[26]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[56]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[26]_i_2_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[26]_i_2 
       (.I0(img_inp[24]),
        .I1(img_out[24]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[56]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[27]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[57]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[27]_i_2_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[27]_i_2 
       (.I0(img_inp[25]),
        .I1(img_out[25]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[57]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[28]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[58]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[28]_i_2_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[28]_i_2 
       (.I0(img_inp[26]),
        .I1(img_out[26]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[58]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[29]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[59]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[29]_i_2_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[29]_i_2 
       (.I0(img_inp[27]),
        .I1(img_out[27]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[59]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[32]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[2]_i_2__0_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[2]_i_2__0 
       (.I0(img_inp[0]),
        .I1(img_out[0]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[32]),
        .O(\rdata[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[30]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[60]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[30]_i_2_n_0 ),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[30]_i_2 
       (.I0(img_inp[28]),
        .I1(img_out[28]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[60]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[31]_i_2__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[61]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[31]_i_4_n_0 ),
        .O(rdata[31]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[31]_i_3__0 
       (.I0(s_axi_control_r_ARADDR[3]),
        .I1(s_axi_control_r_ARADDR[0]),
        .I2(s_axi_control_r_ARADDR[1]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(s_axi_control_r_ARADDR[2]),
        .O(\rdata[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[31]_i_4 
       (.I0(img_inp[29]),
        .I1(img_out[29]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[61]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(s_axi_control_r_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[33]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[3]_i_2__0_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[3]_i_2__0 
       (.I0(img_inp[1]),
        .I1(img_out[1]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[33]),
        .O(\rdata[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[4]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[34]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[4]_i_2__0_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[4]_i_2__0 
       (.I0(img_inp[2]),
        .I1(img_out[2]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[34]),
        .O(\rdata[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[5]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[35]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[5]_i_2__0_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[5]_i_2__0 
       (.I0(img_inp[3]),
        .I1(img_out[3]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[35]),
        .O(\rdata[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[6]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[36]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[6]_i_2__0_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[6]_i_2__0 
       (.I0(img_inp[4]),
        .I1(img_out[4]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[36]),
        .O(\rdata[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[37]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[7]_i_2__0_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[7]_i_2__0 
       (.I0(img_inp[5]),
        .I1(img_out[5]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[37]),
        .O(\rdata[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[8]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[38]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[8]_i_2_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[8]_i_2 
       (.I0(img_inp[6]),
        .I1(img_out[6]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[38]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata[31]_i_3__0_n_0 ),
        .I1(img_out[39]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(\rdata[9]_i_2_n_0 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hC000FA00C0000A00)) 
    \rdata[9]_i_2 
       (.I0(img_inp[7]),
        .I1(img_out[7]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_inp[39]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[0]),
        .Q(s_axi_control_r_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[10]),
        .Q(s_axi_control_r_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[11]),
        .Q(s_axi_control_r_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[12]),
        .Q(s_axi_control_r_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[13]),
        .Q(s_axi_control_r_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[14]),
        .Q(s_axi_control_r_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[15]),
        .Q(s_axi_control_r_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[16]),
        .Q(s_axi_control_r_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[17]),
        .Q(s_axi_control_r_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[18]),
        .Q(s_axi_control_r_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[19]),
        .Q(s_axi_control_r_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[1]),
        .Q(s_axi_control_r_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[20]),
        .Q(s_axi_control_r_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[21]),
        .Q(s_axi_control_r_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[22]),
        .Q(s_axi_control_r_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[23]),
        .Q(s_axi_control_r_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[24]),
        .Q(s_axi_control_r_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[25]),
        .Q(s_axi_control_r_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[26]),
        .Q(s_axi_control_r_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[27]),
        .Q(s_axi_control_r_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[28]),
        .Q(s_axi_control_r_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[29]),
        .Q(s_axi_control_r_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[2]),
        .Q(s_axi_control_r_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[30]),
        .Q(s_axi_control_r_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[31]),
        .Q(s_axi_control_r_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[3]),
        .Q(s_axi_control_r_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[4]),
        .Q(s_axi_control_r_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[5]),
        .Q(s_axi_control_r_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[6]),
        .Q(s_axi_control_r_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[7]),
        .Q(s_axi_control_r_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[8]),
        .Q(s_axi_control_r_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(rdata[9]),
        .Q(s_axi_control_r_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module base_threshold_accel_0_0_threshold_accel_control_s_axi
   (ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg,
    ap_start,
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    thresh,
    maxval,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    start_once_reg_reg,
    start_once_reg,
    start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    start_for_Threshold_0_0_32_32_1_U0_full_n,
    start_once_reg_reg_0,
    s_axi_control_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    xfMat2Array_32_0_32_32_1_1_U0_ap_done,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    ap_idle);
  output ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg;
  output ap_start;
  output ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]thresh;
  output [7:0]maxval;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input start_once_reg_reg;
  input start_once_reg;
  input start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  input start_for_Threshold_0_0_32_32_1_U0_full_n;
  input start_once_reg_reg_0;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input ap_idle;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg;
  wire ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0;
  wire ar_hs;
  wire [31:0]cols;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [7:0]int_maxval0;
  wire \int_maxval[7]_i_1_n_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire [7:0]int_thresh0;
  wire \int_thresh[7]_i_1_n_0 ;
  wire \int_thresh[7]_i_3_n_0 ;
  wire interrupt;
  wire [7:0]maxval;
  wire p_0_in;
  wire p_1_in;
  wire [7:2]rdata;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1__0_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [7:0]thresh;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    int_ap_done_i_1
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .I3(int_ap_done_i_2_n_0),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h44404040)) 
    int_ap_idle_i_3
       (.I0(start_once_reg_reg),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I4(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .O(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[0]),
        .O(int_maxval0[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[1]),
        .O(int_maxval0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[2]),
        .O(int_maxval0[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[3]),
        .O(int_maxval0[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[4]),
        .O(int_maxval0[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[5]),
        .O(int_maxval0[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[6]),
        .O(int_maxval0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_maxval[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_thresh[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_maxval[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[7]),
        .O(int_maxval0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[0] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[0]),
        .Q(maxval[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[1] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[1]),
        .Q(maxval[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[2] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[2]),
        .Q(maxval[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[3] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[3]),
        .Q(maxval[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[4] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[4]),
        .Q(maxval[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[5] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[5]),
        .Q(maxval[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[6] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[6]),
        .Q(maxval[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[7] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[7]),
        .Q(maxval[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_rows[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[0]),
        .O(int_thresh0[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[1]),
        .O(int_thresh0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[2]),
        .O(int_thresh0[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[3]),
        .O(int_thresh0[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[4]),
        .O(int_thresh0[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[5]),
        .O(int_thresh0[5]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[6]),
        .O(int_thresh0[6]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_thresh[7]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_thresh[7]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_thresh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[7]),
        .O(int_thresh0[7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_thresh[7]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_thresh[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[0]),
        .Q(thresh[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[1]),
        .Q(thresh[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[2]),
        .Q(thresh[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[3]),
        .Q(thresh[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[4]),
        .Q(thresh[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[5]),
        .Q(thresh[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[6]),
        .Q(thresh[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[7]),
        .Q(thresh[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(thresh[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(maxval[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[10]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[11]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[12]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[13]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[14]),
        .O(\rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[15]),
        .O(\rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[16]),
        .O(\rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[17]),
        .O(\rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[18]),
        .O(\rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(thresh[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(maxval[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[20]),
        .O(\rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[21]),
        .O(\rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[22]),
        .O(\rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[23]),
        .O(\rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[24]),
        .O(\rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[25]),
        .O(\rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[26]),
        .O(\rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[27]),
        .O(\rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[28]),
        .O(\rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(thresh[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(maxval[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[2]),
        .O(\rdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata[31]_i_1__0 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(cols[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(thresh[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(maxval[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[4]_i_2_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(maxval[4]),
        .I1(cols[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[5]_i_2_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(maxval[5]),
        .I1(cols[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[6]_i_2_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(maxval[6]),
        .I1(cols[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(thresh[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(maxval[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[7]),
        .O(\rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[8]),
        .O(\rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(cols[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF4F0F0F000000000)) 
    start_once_reg_i_1
       (.I0(start_once_reg_reg),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I4(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I5(start_once_reg_reg_0),
        .O(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S
   (cols_c_full_n,
    cols_c_empty_n,
    \SRL_SIG_reg[0][10] ,
    B,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv,
    E);
  output cols_c_full_n;
  output cols_c_empty_n;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [10:0]B;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [10:0]B;
  wire [0:0]E;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11 U_threshold_accel_fifo_w11_d2_S_ram
       (.B(B),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__16
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w11_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_9
   (rows_c_full_n,
    rows_c_empty_n,
    \SRL_SIG_reg[0][10] ,
    A,
    shiftReg_ce,
    Q,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_rst_n_inv,
    E);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [10:0]A;
  input shiftReg_ce;
  input [10:0]Q;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [10:0]A;
  wire [0:0]E;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [1:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg U_threshold_accel_fifo_w11_d2_S_ram
       (.A(A),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg
   (\SRL_SIG_reg[0][10]_0 ,
    A,
    shiftReg_ce,
    Q,
    ap_clk,
    \SRL_SIG_reg[0][10]_1 ,
    p_reg_reg);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [10:0]A;
  input shiftReg_ce;
  input [10:0]Q;
  input ap_clk;
  input [1:0]\SRL_SIG_reg[0][10]_1 ;
  input [1:0]p_reg_reg;

  wire [10:0]A;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [1:0]\SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [1:0]p_reg_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w11_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w11_d2_S_shiftReg_11
   (\SRL_SIG_reg[0][10]_0 ,
    B,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_1 ,
    ap_clk,
    Q,
    p_reg_reg);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [10:0]B;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_1 ;
  input ap_clk;
  input [1:0]Q;
  input [1:0]p_reg_reg;

  wire [10:0]B;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [1:0]p_reg_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__7 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(B[2]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S
   (cols_c3_full_n,
    internal_empty_n_reg_0,
    D,
    internal_full_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    din_c_full_n,
    cols_c_full_n,
    rows_c_full_n,
    rows_c2_empty_n,
    din_c1_empty_n,
    din_c1_full_n,
    rows_c2_full_n,
    start_once_reg_reg,
    start_once_reg,
    Axi2Mat_entry7_U0_ap_start,
    start_for_addrbound4_U0_full_n,
    start_once_reg_reg_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output cols_c3_full_n;
  output internal_empty_n_reg_0;
  output [31:0]D;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input din_c_full_n;
  input cols_c_full_n;
  input rows_c_full_n;
  input rows_c2_empty_n;
  input din_c1_empty_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input Axi2Mat_entry7_U0_ap_start;
  input start_for_addrbound4_U0_full_n;
  input start_once_reg_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire Axi2Mat_entry7_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c3_empty_n;
  wire cols_c3_full_n;
  wire cols_c_full_n;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire din_c_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31 U_threshold_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .cols_c3_empty_n(cols_c3_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c_full_n(din_c_full_n),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(cols_c3_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(cols_c3_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c3_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(cols_c3_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__1 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    start_once_reg_i_1__0
       (.I0(cols_c3_full_n),
        .I1(din_c1_full_n),
        .I2(rows_c2_full_n),
        .I3(start_once_reg_reg),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__1
       (.I0(internal_empty_n_reg_0),
        .I1(Axi2Mat_entry7_U0_ap_start),
        .I2(start_for_addrbound4_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(internal_empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_22
   (cols_c_full_n,
    internal_empty_n_reg_0,
    in,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    rows_c15_full_n,
    Q,
    cols_c16_full_n,
    ap_rst_n_inv,
    E,
    D);
  output cols_c_full_n;
  output internal_empty_n_reg_0;
  output [31:0]in;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input rows_c15_full_n;
  input [0:0]Q;
  input cols_c16_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c16_full_n;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c15_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(cols_c_empty_n),
        .I1(rows_c15_full_n),
        .I2(Q),
        .I3(cols_c16_full_n),
        .O(internal_empty_n_reg_0));
  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30 U_threshold_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_23
   (ldata_full_n,
    ldata_empty_n,
    D,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    shiftReg_ce,
    ap_rst_n,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] );
  output ldata_full_n;
  output ldata_empty_n;
  output [31:0]D;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29 U_threshold_accel_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_8_reg_914_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_8_reg_914_reg[0]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAFFFFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(ldata_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(ldata_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_26
   (rows_c2_full_n,
    rows_c2_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output rows_c2_full_n;
  output rows_c2_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28 U_threshold_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(rows_c2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c2_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(rows_c2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_27
   (rows_c_full_n,
    rows_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg U_threshold_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__0 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_28
   (D,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_29
   (D,
    \tmp_8_reg_914_reg[0] ,
    \tmp_8_reg_914_reg[0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input \tmp_8_reg_914_reg[0] ;
  input \tmp_8_reg_914_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_8_reg_914_reg[0] ;
  wire \tmp_8_reg_914_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[31]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_98[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_8_reg_914[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\tmp_8_reg_914_reg[0] ),
        .I2(\tmp_8_reg_914_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_30
   (in,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_shiftReg_31
   (internal_empty_n_reg,
    D,
    cols_c3_empty_n,
    din_c_full_n,
    cols_c_full_n,
    rows_c_full_n,
    rows_c2_empty_n,
    din_c1_empty_n,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output internal_empty_n_reg;
  output [31:0]D;
  input cols_c3_empty_n;
  input din_c_full_n;
  input cols_c_full_n;
  input rows_c_full_n;
  input rows_c2_empty_n;
  input din_c1_empty_n;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire cols_c3_empty_n;
  wire cols_c_full_n;
  wire din_c1_empty_n;
  wire din_c_full_n;
  wire internal_empty_n_reg;
  wire rows_c2_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[3][2]_srl4_i_5 
       (.I0(cols_c3_empty_n),
        .I1(din_c_full_n),
        .I2(cols_c_full_n),
        .I3(rows_c_full_n),
        .I4(rows_c2_empty_n),
        .I5(din_c1_empty_n),
        .O(internal_empty_n_reg));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x
   (cols_c_i_full_n,
    cols_c_i_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    MatStream2AxiStream_U0_cols_bound_per_npc_read,
    E,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][31] );
  output cols_c_i_full_n;
  output cols_c_i_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input MatStream2AxiStream_U0_cols_bound_per_npc_read;
  input [0:0]E;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire MatStream2AxiStream_U0_cols_bound_per_npc_read;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_full_n_i_1__23_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15 U_threshold_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I3(E),
        .I4(cols_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(cols_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__23
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_i_full_n),
        .I3(ap_rst_n),
        .I4(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I5(E),
        .O(internal_full_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(cols_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__13 
       (.I0(E),
        .I1(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0
   (cols_c13_full_n,
    cols_c13_empty_n,
    Q,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output cols_c13_full_n;
  output cols_c13_empty_n;
  output [1:0]Q;
  output [20:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31] ;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_empty_n;
  wire cols_c13_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12 U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__18
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(cols_c13_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(cols_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__18
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cols_c13_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(cols_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__11 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_6
   (ldata_full_n,
    ldata_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    shiftReg_ce,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    p_11_in,
    ap_rst_n_inv,
    D);
  output ldata_full_n;
  output ldata_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input shiftReg_ce;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input p_11_in;
  input ap_rst_n_inv;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_11_in;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10 U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_reg_182_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_reg_182_reg[0]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFFFEF00000000000)) 
    internal_empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(internal_empty_n_reg_0),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDDDDDFFFF)) 
    internal_full_n_i_1__24
       (.I0(ap_rst_n),
        .I1(ldata_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(ldata_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(p_11_in),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(p_11_in),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_8
   (rows_c12_full_n,
    rows_c12_empty_n,
    Q,
    \SRL_SIG_reg[0][31] ,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    cols_c13_full_n,
    rows_c_full_n,
    dout_c_full_n,
    cols_c_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    start_for_Mat2AxiStream_U0_full_n,
    start_for_addrbound_U0_full_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output rows_c12_full_n;
  output rows_c12_empty_n;
  output [1:0]Q;
  output [20:0]\SRL_SIG_reg[0][31] ;
  output grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input cols_c13_full_n;
  input rows_c_full_n;
  input dout_c_full_n;
  input cols_c_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input start_for_Mat2AxiStream_U0_full_n;
  input start_for_addrbound_U0_full_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31] ;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_full_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire rows_c12_empty_n;
  wire rows_c12_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_2_n_0;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg U_threshold_accel_fifo_w32_d2_S_x0_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c12_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(rows_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rows_c12_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(rows_c12_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_0 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB8B0B0B0)) 
    start_once_reg_i_1__3
       (.I0(start_once_reg_i_2_n_0),
        .I1(grp_Mat2Axi_fu_60_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_Mat2AxiStream_U0_full_n),
        .I4(start_for_addrbound_U0_full_n),
        .O(grp_Mat2Axi_fu_60_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    start_once_reg_i_2
       (.I0(rows_c12_full_n),
        .I1(cols_c13_full_n),
        .I2(rows_c_full_n),
        .I3(dout_c_full_n),
        .I4(cols_c_full_n),
        .O(start_once_reg_i_2_n_0));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [20:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [20:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire [20:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_2__1 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_10
   (\SRL_SIG_reg[0][31]_0 ,
    \tmp_reg_182_reg[0] ,
    \tmp_reg_182_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \tmp_reg_182_reg[0] ;
  input \tmp_reg_182_reg[0]_0 ;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_reg_182_reg[0] ;
  wire \tmp_reg_182_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[31]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_182[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\tmp_reg_182_reg[0] ),
        .I2(\tmp_reg_182_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x0_shiftReg_12
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [20:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [20:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire [20:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__3 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1
   (Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    internal_full_n_reg_0,
    in_mat_cols_c10_empty_n,
    D,
    in_mat_rows_c9_full_n,
    img_inp_c_empty_n,
    \SRL_SIG_reg[1][0] ,
    Threshold_0_0_32_32_1_U0_maxval_read,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  output internal_full_n_reg_0;
  output in_mat_cols_c10_empty_n;
  output [15:0]D;
  input in_mat_rows_c9_full_n;
  input img_inp_c_empty_n;
  input \SRL_SIG_reg[1][0] ;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;
  input ap_rst_n;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire [15:0]D;
  wire \SRL_SIG_reg[1][0] ;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]if_din;
  wire img_inp_c_empty_n;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_rows_c9_full_n;
  wire internal_empty_n_i_1__32_n_0;
  wire internal_empty_n_i_2__6_n_0;
  wire internal_full_n_i_1__32_n_0;
  wire internal_full_n_i_2__18_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21 U_threshold_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_inp_c_empty_n(img_inp_c_empty_n),
        .in_mat_cols_c10_full_n(in_mat_cols_c10_full_n),
        .in_mat_rows_c9_full_n(in_mat_rows_c9_full_n),
        .internal_full_n_reg(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .\width_reg_177_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\width_reg_177_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__6_n_0),
        .I2(in_mat_cols_c10_empty_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I1(in_mat_rows_c9_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__6
       (.I0(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I1(in_mat_cols_c10_full_n),
        .O(internal_empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_0),
        .Q(in_mat_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n_i_2__18_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_cols_c10_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__18
       (.I0(in_mat_cols_c10_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .O(internal_full_n_i_2__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__5
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(in_mat_cols_c10_empty_n),
        .I2(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I3(in_mat_cols_c10_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_0),
        .Q(in_mat_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__22 
       (.I0(in_mat_cols_c10_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(in_mat_cols_c10_full_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(in_mat_cols_c10_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x1" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_0
   (in_mat_cols_c_empty_n,
    in_mat_cols_c_full_n,
    \SRL_SIG_reg[1][31] ,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    in,
    ap_rst_n,
    internal_empty_n_reg_0);
  output in_mat_cols_c_empty_n;
  output in_mat_cols_c_full_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]in;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__28_n_0;
  wire internal_full_n_i_2__13_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20 U_threshold_accel_fifo_w32_d2_S_x1_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_cols_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .in(in));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_cols_c_empty_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(in_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_i_2__13_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__13
       (.I0(in_mat_cols_c_empty_n),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(in_mat_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__13_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__2
       (.I0(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I1(in_mat_cols_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(in_mat_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(in_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__18 
       (.I0(in_mat_cols_c_empty_n),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(in_mat_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(in_mat_cols_c_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(in_mat_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x1" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_1
   (in_mat_rows_c9_full_n,
    SR,
    Threshold_0_0_32_32_1_U0_maxval_read,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    Q,
    in_mat_cols_c10_empty_n,
    Threshold_0_0_32_32_1_U0_ap_start,
    maxval_c_empty_n,
    thresh_c_empty_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    ap_rst_n_inv,
    D);
  output in_mat_rows_c9_full_n;
  output [0:0]SR;
  output Threshold_0_0_32_32_1_U0_maxval_read;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input [1:0]Q;
  input in_mat_cols_c10_empty_n;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input maxval_c_empty_n;
  input thresh_c_empty_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input ap_rst_n_inv;
  input [15:0]D;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire [15:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire in_mat_cols_c10_empty_n;
  wire in_mat_rows_c9_empty_n;
  wire in_mat_rows_c9_full_n;
  wire internal_empty_n_i_1__31_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__31_n_0;
  wire internal_full_n_i_2__19_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire maxval_c_empty_n;
  wire thresh_c_empty_n;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18 U_threshold_accel_fifo_w32_d2_S_x1_ram
       (.Array2xfMat_32_0_32_32_1_U0_srcPtr_read(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c9_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\height_reg_182_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\height_reg_182_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(in_mat_cols_c10_empty_n),
        .I2(Q[0]),
        .I3(Threshold_0_0_32_32_1_U0_ap_start),
        .I4(maxval_c_empty_n),
        .I5(thresh_c_empty_n),
        .O(Threshold_0_0_32_32_1_U0_maxval_read));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_V_reg_99[12]_i_1 
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(Q[1]),
        .O(SR));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(in_mat_rows_c9_empty_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_0),
        .Q(in_mat_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n_i_2__19_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_rows_c9_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__19
       (.I0(in_mat_rows_c9_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .O(internal_full_n_i_2__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__4
       (.I0(Threshold_0_0_32_32_1_U0_maxval_read),
        .I1(in_mat_rows_c9_empty_n),
        .I2(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I3(in_mat_rows_c9_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_0),
        .Q(in_mat_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__21 
       (.I0(in_mat_rows_c9_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(in_mat_rows_c9_full_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(in_mat_rows_c9_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x1" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_2
   (internal_empty_n_reg_0,
    in_mat_rows_c_full_n,
    \SRL_SIG_reg[1][31] ,
    in_mat_cols_c_empty_n,
    Q,
    ap_start,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    in,
    ap_rst_n,
    internal_empty_n_reg_1);
  output internal_empty_n_reg_0;
  output in_mat_rows_c_full_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input in_mat_cols_c_empty_n;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]in;
  input ap_rst_n;
  input internal_empty_n_reg_1;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire [31:0]in;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__27_n_0;
  wire internal_full_n_i_2__12_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg U_threshold_accel_fifo_w32_d2_S_x1_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .in(in),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(in_mat_rows_c_empty_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(in_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_i_2__12_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(in_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__12
       (.I0(in_mat_rows_c_empty_n),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(in_mat_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__12_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__1
       (.I0(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I1(in_mat_rows_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(in_mat_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(in_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__17 
       (.I0(in_mat_rows_c_empty_n),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(in_mat_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(in_mat_rows_c_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(in_mat_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg
   (internal_empty_n_reg,
    \SRL_SIG_reg[1][31]_0 ,
    in_mat_rows_c_empty_n,
    in_mat_cols_c_empty_n,
    Q,
    ap_start,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    in,
    ap_clk);
  output internal_empty_n_reg;
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input in_mat_rows_c_empty_n;
  input in_mat_cols_c_empty_n;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]in;
  input ap_clk;

  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire [31:0]in;
  wire in_mat_cols_c_empty_n;
  wire in_mat_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(in_mat_rows_c_empty_n),
        .I1(in_mat_cols_c_empty_n),
        .I2(Q),
        .I3(ap_start),
        .I4(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_18
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    \height_reg_182_reg[0] ,
    \height_reg_182_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input \height_reg_182_reg[0] ;
  input \height_reg_182_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \height_reg_182_reg[0] ;
  wire \height_reg_182_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_182[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\height_reg_182_reg[0] ),
        .I3(\height_reg_182_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_20
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    in,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__7 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x1_shiftReg_21
   (internal_full_n_reg,
    D,
    in_mat_cols_c10_full_n,
    in_mat_rows_c9_full_n,
    img_inp_c_empty_n,
    \SRL_SIG_reg[1][0]_0 ,
    \width_reg_177_reg[0] ,
    \width_reg_177_reg[0]_0 ,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [15:0]D;
  input in_mat_cols_c10_full_n;
  input in_mat_rows_c9_full_n;
  input img_inp_c_empty_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input \width_reg_177_reg[0] ;
  input \width_reg_177_reg[0]_0 ;
  input [15:0]if_din;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire img_inp_c_empty_n;
  wire in_mat_cols_c10_full_n;
  wire in_mat_rows_c9_full_n;
  wire internal_full_n_reg;
  wire shiftReg_ce;
  wire \width_reg_177_reg[0] ;
  wire \width_reg_177_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__5 
       (.I0(in_mat_cols_c10_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(in_mat_cols_c10_full_n),
        .I1(in_mat_rows_c9_full_n),
        .I2(img_inp_c_empty_n),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_177[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\width_reg_177_reg[0] ),
        .I3(\width_reg_177_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_14
   (rows_c_i_full_n,
    rows_c_i_empty_n,
    A,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    MatStream2AxiStream_U0_cols_bound_per_npc_read,
    E,
    ap_rst_n,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 );
  output rows_c_i_full_n;
  output rows_c_i_empty_n;
  output [16:0]A;
  output [14:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input MatStream2AxiStream_U0_cols_bound_per_npc_read;
  input [0:0]E;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire [16:0]A;
  wire [0:0]E;
  wire MatStream2AxiStream_U0_cols_bound_per_npc_read;
  wire [14:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_2__5_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg U_threshold_accel_fifo_w32_d2_S_x_ram
       (.A(A),
        .E(E),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I3(E),
        .I4(rows_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(rows_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__22
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_i_full_n),
        .I3(ap_rst_n),
        .I4(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I5(E),
        .O(internal_full_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(rows_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__5 
       (.I0(E),
        .I1(MatStream2AxiStream_U0_cols_bound_per_npc_read),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg
   (A,
    \SRL_SIG_reg[0][31]_0 ,
    Q,
    E,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [16:0]A;
  output [14:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [16:0]A;
  wire [0:0]E;
  wire [1:0]Q;
  wire [14:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_18
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(A[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_19
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_20
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_21
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_22
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_23
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_24
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_25
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_26
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_27
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_28
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_29
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_30
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_31
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_32
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_33
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_34
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_read_reg_366[31]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d2_S_x_shiftReg_15
   (D,
    Q,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_16
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_17
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    buff1_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[21]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[22]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[23]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[24]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[25]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[26]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[27]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[28]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[29]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[30]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_bound_per_npc_read_reg_371[31]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(D[31]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S
   (cols_c16_full_n,
    cols_c16_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    in,
    ap_rst_n_inv,
    E);
  output cols_c16_full_n;
  output cols_c16_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c16_empty_n;
  wire cols_c16_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32 U_threshold_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__11
       (.I0(internal_empty_n_i_2__2_n_0),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(cols_c16_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(shiftReg_ce),
        .I3(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(cols_c16_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__10
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(cols_c16_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(cols_c16_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_25
   (rows_c15_full_n,
    rows_c15_empty_n,
    out,
    ap_clk,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv,
    E);
  output rows_c15_full_n;
  output rows_c15_empty_n;
  output [31:0]out;
  input ap_clk;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__11_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [31:0]out;
  wire rows_c15_empty_n;
  wire rows_c15_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg U_threshold_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__3_n_0),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(rows_c15_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(shiftReg_ce),
        .I3(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(rows_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__11
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(rows_c15_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(rows_c15_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__7 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/rows_c15_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_shiftReg_32
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/cols_c16_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x
   (out_mat_cols_c_full_n,
    out_mat_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output out_mat_cols_c_full_n;
  output out_mat_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__37_n_0;
  wire internal_full_n_i_1__37_n_0;
  wire internal_full_n_i_2__15_n_0;
  wire internal_full_n_i_3__8_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16 U_threshold_accel_fifo_w32_d4_S_x_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .\srcMat_cols_read_reg_84_reg[0] (out_mat_cols_c_full_n),
        .\srcMat_cols_read_reg_84_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(out_mat_cols_c_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__8_n_0),
        .O(internal_empty_n_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_0),
        .Q(out_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__37
       (.I0(internal_full_n_i_2__15_n_0),
        .I1(internal_full_n_i_3__8_n_0),
        .I2(mOutPtr[1]),
        .I3(out_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__15
       (.I0(out_mat_cols_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_0),
        .Q(out_mat_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_cols_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(out_mat_cols_c_full_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(out_mat_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(out_mat_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S_x" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_4
   (out_mat_rows_c_full_n,
    out_mat_rows_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output out_mat_rows_c_full_n;
  output out_mat_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__38_n_0;
  wire internal_full_n_i_1__38_n_0;
  wire internal_full_n_i_2__16_n_0;
  wire internal_full_n_i_3__7_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg U_threshold_accel_fifo_w32_d4_S_x_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .\srcMat_rows_read_reg_79_reg[0] (out_mat_rows_c_full_n),
        .\srcMat_rows_read_reg_79_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(out_mat_rows_c_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__7_n_0),
        .O(internal_empty_n_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_0),
        .Q(out_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n_i_2__16_n_0),
        .I1(internal_full_n_i_3__7_n_0),
        .I2(mOutPtr[1]),
        .I3(out_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__16
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_0),
        .Q(out_mat_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(out_mat_rows_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(out_mat_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(out_mat_rows_c_full_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(out_mat_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(out_mat_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg
   (out,
    \srcMat_rows_read_reg_79_reg[0] ,
    \srcMat_rows_read_reg_79_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [31:0]out;
  input \srcMat_rows_read_reg_79_reg[0] ;
  input \srcMat_rows_read_reg_79_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \srcMat_rows_read_reg_79_reg[0] ;
  wire \srcMat_rows_read_reg_79_reg[0]_0 ;

  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(\srcMat_rows_read_reg_79_reg[0] ),
        .I1(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S_x_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w32_d4_S_x_shiftReg_16
   (out,
    \srcMat_cols_read_reg_84_reg[0] ,
    \srcMat_cols_read_reg_84_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [31:0]out;
  input \srcMat_cols_read_reg_84_reg[0] ;
  input \srcMat_cols_read_reg_84_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [31:0]in;
  input ap_clk;

  wire ap_clk;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \srcMat_cols_read_reg_84_reg[0] ;
  wire \srcMat_cols_read_reg_84_reg[0]_0 ;

  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(\srcMat_cols_read_reg_84_reg[0] ),
        .I1(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S
   (\SRL_SIG_reg[0][3] ,
    last_blk_pxl_width13_U0_ap_continue,
    MatStream2AxiStream_U0_ap_start,
    MatStream2AxiStream_U0_cols_bound_per_npc_read,
    p_channel_dout,
    \SRL_SIG_reg[0][3]_0 ,
    ap_clk,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    rows_c_i_empty_n,
    Q,
    cols_c_i_empty_n,
    E,
    ap_done_reg,
    ap_rst_n_inv);
  output \SRL_SIG_reg[0][3] ;
  output last_blk_pxl_width13_U0_ap_continue;
  output MatStream2AxiStream_U0_ap_start;
  output MatStream2AxiStream_U0_cols_bound_per_npc_read;
  output [0:0]p_channel_dout;
  input \SRL_SIG_reg[0][3]_0 ;
  input ap_clk;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input rows_c_i_empty_n;
  input [0:0]Q;
  input cols_c_i_empty_n;
  input [0:0]E;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire MatStream2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_cols_bound_per_npc_read;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_i_empty_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_full_n_i_1__21_n_0;
  wire last_blk_pxl_width13_U0_ap_continue;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [0:0]p_channel_dout;
  wire rows_c_i_empty_n;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S_shiftReg U_threshold_accel_fifo_w4_d2_S_ram
       (.E(E),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[1][3]_0 (last_blk_pxl_width13_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\last_blk_width_read_reg_388_reg[3] (\mOutPtr_reg_n_0_[1] ),
        .\last_blk_width_read_reg_388_reg[3]_0 (\mOutPtr_reg_n_0_[0] ),
        .p_channel_dout(p_channel_dout));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(MatStream2AxiStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(MatStream2AxiStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__21
       (.I0(last_blk_pxl_width13_U0_ap_continue),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(last_blk_pxl_width13_U0_ap_continue),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \localbuffer_V_fu_80[31]_i_1 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(rows_c_i_empty_n),
        .I2(Q),
        .I3(cols_c_i_empty_n),
        .O(MatStream2AxiStream_U0_cols_bound_per_npc_read));
  LUT5 #(
    .INIT(32'h9995666A)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(last_blk_pxl_width13_U0_ap_continue),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(E),
        .I3(last_blk_pxl_width13_U0_ap_continue),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w4_d2_S_shiftReg
   (\SRL_SIG_reg[0][3]_0 ,
    p_channel_dout,
    \SRL_SIG_reg[0][3]_1 ,
    ap_clk,
    \last_blk_width_read_reg_388_reg[3] ,
    \last_blk_width_read_reg_388_reg[3]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    E,
    ap_done_reg);
  output \SRL_SIG_reg[0][3]_0 ;
  output [0:0]p_channel_dout;
  input \SRL_SIG_reg[0][3]_1 ;
  input ap_clk;
  input \last_blk_width_read_reg_388_reg[3] ;
  input \last_blk_width_read_reg_388_reg[3]_0 ;
  input \SRL_SIG_reg[1][3]_0 ;
  input [0:0]E;
  input ap_done_reg;

  wire [0:0]E;
  wire \SRL_SIG[1][3]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire \last_blk_width_read_reg_388_reg[3] ;
  wire \last_blk_width_read_reg_388_reg[3]_0 ;
  wire [0:0]p_channel_dout;

  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \SRL_SIG[1][3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG[1][3]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][3]_1 ),
        .Q(\SRL_SIG_reg[0][3]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][3]_i_1_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \last_blk_width_read_reg_388[3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\last_blk_width_read_reg_388_reg[3] ),
        .I2(\last_blk_width_read_reg_388_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(p_channel_dout));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S
   (last_blk_width_c_dout,
    last_blk_width_c_full_n,
    last_blk_width_c_empty_n,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    grp_Axi2Mat_fu_82_ap_ready,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg_0,
    ap_rst_n_0,
    ap_clk,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    \ap_CS_fsm_reg[0] ,
    Q,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    shiftReg_ce,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    internal_empty_n4_out,
    grp_Axi2Mat_fu_82_ap_start_reg,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0,
    start_for_AxiStream2MatStream_U0_full_n,
    ap_rst_n_inv,
    E);
  output [0:0]last_blk_width_c_dout;
  output last_blk_width_c_full_n;
  output last_blk_width_c_empty_n;
  output [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  output grp_Axi2Mat_fu_82_ap_ready;
  output \ap_CS_fsm_reg[1] ;
  output internal_full_n_reg_0;
  output ap_rst_n_0;
  input ap_clk;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input \ap_CS_fsm_reg[0] ;
  input [1:0]Q;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  input ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  input [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input shiftReg_ce;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input internal_empty_n4_out;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0;
  input start_for_AxiStream2MatStream_U0_full_n;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  wire [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire internal_full_n_reg_0;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_AxiStream2MatStream_U0_full_n;

  base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S_shiftReg U_threshold_accel_fifo_w4_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .\last_blk_width_read_reg_746_reg[3] (last_blk_width_c_full_n),
        .\last_blk_width_read_reg_746_reg[3]_0 (ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .\last_blk_width_read_reg_746_reg[3]_1 (ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  LUT6 #(
    .INIT(64'h5555555500005400)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(Q[1]),
        .I4(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0),
        .I5(Q[0]),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(shiftReg_ce_0),
        .I1(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1),
        .I3(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I4(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(grp_Axi2Mat_fu_82_ap_ready));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(Q[1]),
        .I4(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h00000000ECECECCC)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_1
       (.I0(last_blk_width_c_full_n),
        .I1(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .I5(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0),
        .O(internal_full_n_reg_0));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2
       (.I0(grp_Axi2Mat_fu_82_ap_start_reg),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(ap_rst_n),
        .O(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Axi2Mat_fu_82_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__1_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out),
        .I4(last_blk_width_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__1
       (.I0(shiftReg_ce_0),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(last_blk_width_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(last_blk_width_c_full_n),
        .I2(internal_full_n_i_2__1_n_0),
        .I3(shiftReg_ce_0),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_full_n_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(last_blk_width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__5 
       (.I0(shiftReg_ce_0),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[2]),
        .I1(shiftReg_ce_0),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAA96AAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce_0),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w4_d6_S_shiftReg
   (last_blk_width_c_dout,
    shiftReg_ce_0,
    ap_clk,
    \last_blk_width_read_reg_746_reg[3] ,
    \last_blk_width_read_reg_746_reg[3]_0 ,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \last_blk_width_read_reg_746_reg[3]_1 ,
    start_for_AxiStream2MatStream_U0_full_n,
    Q);
  output [0:0]last_blk_width_c_dout;
  output shiftReg_ce_0;
  input ap_clk;
  input \last_blk_width_read_reg_746_reg[3] ;
  input \last_blk_width_read_reg_746_reg[3]_0 ;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input \last_blk_width_read_reg_746_reg[3]_1 ;
  input start_for_AxiStream2MatStream_U0_full_n;
  input [3:0]Q;

  wire [3:0]Q;
  wire ap_clk;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [0:0]last_blk_width_c_dout;
  wire \last_blk_width_read_reg_746_reg[3] ;
  wire \last_blk_width_read_reg_746_reg[3]_0 ;
  wire \last_blk_width_read_reg_746_reg[3]_1 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce_0;
  wire start_for_AxiStream2MatStream_U0_full_n;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_threshold_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_threshold_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(last_blk_width_c_dout));
  LUT5 #(
    .INIT(32'h20202000)) 
    \SRL_SIG_reg[5][3]_srl6_i_1 
       (.I0(\last_blk_width_read_reg_746_reg[3] ),
        .I1(\last_blk_width_read_reg_746_reg[3]_0 ),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(\last_blk_width_read_reg_746_reg[3]_1 ),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S
   (din_c1_full_n,
    din_c1_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][63] );
  output din_c1_full_n;
  output din_c1_empty_n;
  output [61:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [61:0]\SRL_SIG_reg[0][63] ;

  wire [0:0]E;
  wire [61:0]\SRL_SIG_reg[0][63] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [61:0]in;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_shiftReg U_threshold_accel_fifo_w64_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(din_c1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(din_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(din_c1_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(din_c1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__0 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][63]_0 ,
    ap_clk);
  output [61:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [61:0]\SRL_SIG_reg[0][63]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [61:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:2]\SRL_SIG_reg[0]_0 ;
  wire [63:2]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [61:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [32]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [33]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [34]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [35]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [36]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [37]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [38]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [39]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [40]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [41]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [42]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [43]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [44]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [45]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [46]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [47]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [48]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [49]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [50]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [51]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [52]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [53]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [54]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [55]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [56]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [57]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [58]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [59]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [60]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [61]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][32]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [32]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][33]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [33]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [33]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][34]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [34]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [34]),
        .O(in[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][35]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [35]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [35]),
        .O(in[33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][36]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [36]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [36]),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][37]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [37]),
        .O(in[35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][38]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [38]),
        .O(in[36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][39]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [39]),
        .O(in[37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][40]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [40]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [40]),
        .O(in[38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][41]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [41]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [41]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][42]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [42]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [42]),
        .O(in[40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][43]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [43]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [43]),
        .O(in[41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][44]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [44]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [44]),
        .O(in[42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][45]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [45]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [45]),
        .O(in[43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][46]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [46]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [46]),
        .O(in[44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][47]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [47]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [47]),
        .O(in[45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][48]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [48]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [48]),
        .O(in[46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][49]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [49]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [49]),
        .O(in[47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][50]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [50]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [50]),
        .O(in[48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][51]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [51]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [51]),
        .O(in[49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][52]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [52]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [52]),
        .O(in[50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][53]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [53]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [53]),
        .O(in[51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][54]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [54]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [54]),
        .O(in[52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][55]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [55]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [55]),
        .O(in[53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][56]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [56]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [56]),
        .O(in[54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][57]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [57]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [57]),
        .O(in[55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][58]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [58]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [58]),
        .O(in[56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][59]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [59]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [59]),
        .O(in[57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][60]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [60]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [60]),
        .O(in[58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][61]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [61]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [61]),
        .O(in[59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][62]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [62]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [62]),
        .O(in[60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][63]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [63]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [63]),
        .O(in[61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[7]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x
   (img_inp_c_empty_n,
    img_inp_c_full_n,
    \SRL_SIG_reg[1][63] ,
    Array2xfMat_32_0_32_32_1_U0_srcPtr_read,
    \SRL_SIG_reg[1][2] ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n,
    internal_empty_n_reg_0);
  output img_inp_c_empty_n;
  output img_inp_c_full_n;
  output [61:0]\SRL_SIG_reg[1][63] ;
  input Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  input \SRL_SIG_reg[1][2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [61:0]if_din;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire Array2xfMat_32_0_32_32_1_U0_srcPtr_read;
  wire \SRL_SIG_reg[1][2] ;
  wire [61:0]\SRL_SIG_reg[1][63] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [61:0]if_din;
  wire img_inp_c_empty_n;
  wire img_inp_c_full_n;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__29_n_0;
  wire internal_full_n_i_2__14_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x_shiftReg U_threshold_accel_fifo_w64_d2_S_x_ram
       (.\SRL_SIG_reg[1][2]_0 (img_inp_c_full_n),
        .\SRL_SIG_reg[1][2]_1 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][63]_0 (\SRL_SIG_reg[1][63] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .\srcPtr_read_reg_96_reg[2] (\mOutPtr_reg_n_0_[0] ),
        .\srcPtr_read_reg_96_reg[2]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_inp_c_empty_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(img_inp_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_i_2__14_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_inp_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__14
       (.I0(img_inp_c_empty_n),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(img_inp_c_full_n),
        .I3(\SRL_SIG_reg[1][2] ),
        .O(internal_full_n_i_2__14_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__3
       (.I0(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I1(img_inp_c_empty_n),
        .I2(\SRL_SIG_reg[1][2] ),
        .I3(img_inp_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(img_inp_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__19 
       (.I0(img_inp_c_empty_n),
        .I1(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I2(img_inp_c_full_n),
        .I3(\SRL_SIG_reg[1][2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][2] ),
        .I2(img_inp_c_full_n),
        .I3(Array2xfMat_32_0_32_32_1_U0_srcPtr_read),
        .I4(img_inp_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d2_S_x_shiftReg
   (\SRL_SIG_reg[1][63]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][2]_1 ,
    \srcPtr_read_reg_96_reg[2] ,
    \srcPtr_read_reg_96_reg[2]_0 ,
    if_din,
    ap_clk);
  output [61:0]\SRL_SIG_reg[1][63]_0 ;
  input \SRL_SIG_reg[1][2]_0 ;
  input \SRL_SIG_reg[1][2]_1 ;
  input \srcPtr_read_reg_96_reg[2] ;
  input \srcPtr_read_reg_96_reg[2]_0 ;
  input [61:0]if_din;
  input ap_clk;

  wire [63:2]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][2]_1 ;
  wire [61:0]\SRL_SIG_reg[1][63]_0 ;
  wire [63:2]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [61:0]if_din;
  wire shiftReg_ce;
  wire \srcPtr_read_reg_96_reg[2] ;
  wire \srcPtr_read_reg_96_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][63]_i_1 
       (.I0(\SRL_SIG_reg[1][2]_0 ),
        .I1(\SRL_SIG_reg[1][2]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[32]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[33]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[34]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[35]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[36]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[37]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[38]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[39]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[40]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[41]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[42]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[43]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[44]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[45]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[46]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[47]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[48]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[49]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[50]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[51]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[52]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[53]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[54]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[55]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[56]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[57]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[58]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[59]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[60]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[61]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[32]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [32]),
        .I1(\SRL_SIG_reg[0]_0 [32]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[33]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [33]),
        .I1(\SRL_SIG_reg[0]_0 [33]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[34]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [34]),
        .I1(\SRL_SIG_reg[0]_0 [34]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [32]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[35]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [35]),
        .I1(\SRL_SIG_reg[0]_0 [35]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [33]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[36]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [36]),
        .I1(\SRL_SIG_reg[0]_0 [36]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [34]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[37]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [37]),
        .I1(\SRL_SIG_reg[0]_0 [37]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [35]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[38]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [38]),
        .I1(\SRL_SIG_reg[0]_0 [38]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [36]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[39]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [39]),
        .I1(\SRL_SIG_reg[0]_0 [39]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [37]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[40]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [40]),
        .I1(\SRL_SIG_reg[0]_0 [40]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [38]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[41]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [41]),
        .I1(\SRL_SIG_reg[0]_0 [41]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [39]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[42]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [42]),
        .I1(\SRL_SIG_reg[0]_0 [42]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [40]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[43]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [43]),
        .I1(\SRL_SIG_reg[0]_0 [43]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [41]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[44]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [44]),
        .I1(\SRL_SIG_reg[0]_0 [44]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [42]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[45]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [45]),
        .I1(\SRL_SIG_reg[0]_0 [45]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [43]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[46]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [46]),
        .I1(\SRL_SIG_reg[0]_0 [46]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [44]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[47]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [47]),
        .I1(\SRL_SIG_reg[0]_0 [47]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [45]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[48]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [48]),
        .I1(\SRL_SIG_reg[0]_0 [48]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [46]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[49]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [49]),
        .I1(\SRL_SIG_reg[0]_0 [49]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [47]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[50]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [50]),
        .I1(\SRL_SIG_reg[0]_0 [50]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [48]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[51]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [51]),
        .I1(\SRL_SIG_reg[0]_0 [51]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [49]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[52]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [52]),
        .I1(\SRL_SIG_reg[0]_0 [52]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [50]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[53]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [53]),
        .I1(\SRL_SIG_reg[0]_0 [53]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [51]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[54]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [54]),
        .I1(\SRL_SIG_reg[0]_0 [54]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [52]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[55]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [55]),
        .I1(\SRL_SIG_reg[0]_0 [55]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [53]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[56]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [56]),
        .I1(\SRL_SIG_reg[0]_0 [56]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [54]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[57]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [57]),
        .I1(\SRL_SIG_reg[0]_0 [57]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [55]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[58]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [58]),
        .I1(\SRL_SIG_reg[0]_0 [58]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [56]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[59]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [59]),
        .I1(\SRL_SIG_reg[0]_0 [59]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [57]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[60]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [60]),
        .I1(\SRL_SIG_reg[0]_0 [60]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [58]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[61]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [61]),
        .I1(\SRL_SIG_reg[0]_0 [61]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [59]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[62]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [62]),
        .I1(\SRL_SIG_reg[0]_0 [62]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [60]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[63]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [63]),
        .I1(\SRL_SIG_reg[0]_0 [63]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [61]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \srcPtr_read_reg_96[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\srcPtr_read_reg_96_reg[2] ),
        .I3(\srcPtr_read_reg_96_reg[2]_0 ),
        .O(\SRL_SIG_reg[1][63]_0 [7]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S
   (din_c_full_n,
    din_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv);
  output din_c_full_n;
  output din_c_empty_n;
  output [61:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input [61:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire [61:0]in;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_i_2_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [61:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_shiftReg U_threshold_accel_fifo_w64_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(din_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(din_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(din_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(din_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [61:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [61:0]in;
  input ap_clk;

  wire ap_clk;
  wire [61:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [61:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/din_c_U/U_threshold_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x
   (dout_c_full_n,
    dout_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    \gmem2_addr_reg_167_reg[61] ,
    AxiStream2Axi_U0_ap_start,
    Q,
    ap_done_reg,
    ap_rst_n_inv);
  output dout_c_full_n;
  output dout_c_empty_n;
  output [61:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input [61:0]\gmem2_addr_reg_167_reg[61] ;
  input AxiStream2Axi_U0_ap_start;
  input [0:0]Q;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire AxiStream2Axi_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire [61:0]\gmem2_addr_reg_167_reg[61] ;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_full_n_i_1__14_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [61:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x_shiftReg U_threshold_accel_fifo_w64_d4_S_x_ram
       (.ap_clk(ap_clk),
        .\gmem2_addr_reg_167_reg[61] (\gmem2_addr_reg_167_reg[61] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__14
       (.I0(internal_empty_n_i_2__4_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(dout_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(dout_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(dout_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(dout_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[0]_i_1 
       (.I0(dout_c_empty_n),
        .I1(AxiStream2Axi_U0_ap_start),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0
   (img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    mOutPtr110_out,
    internal_full_n_reg_0,
    mOutPtr110_out_0,
    ap_sync_ready,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5,
    internal_full_n_reg_6,
    internal_full_n_reg_7,
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg,
    out,
    ap_clk,
    img_inp_c_full_n,
    maxval_c_full_n,
    thresh_c_full_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    Q,
    out_mat_cols_c_empty_n,
    out_mat_cols_c_full_n,
    out_mat_rows_c_full_n,
    ap_rst_n,
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0,
    Array2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    ap_start,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output img_out_c_empty_n;
  output xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  output mOutPtr110_out;
  output internal_full_n_reg_0;
  output mOutPtr110_out_0;
  output ap_sync_ready;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output internal_full_n_reg_5;
  output internal_full_n_reg_6;
  output internal_full_n_reg_7;
  output ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg;
  output [61:0]out;
  input ap_clk;
  input img_inp_c_full_n;
  input maxval_c_full_n;
  input thresh_c_full_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input [0:0]Q;
  input out_mat_cols_c_empty_n;
  input out_mat_cols_c_full_n;
  input out_mat_rows_c_full_n;
  input ap_rst_n;
  input ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0;
  input Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input ap_start;
  input \mOutPtr_reg[0]_0 ;
  input [61:0]in;
  input ap_rst_n_inv;

  wire Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg;
  wire ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0;
  wire img_inp_c_full_n;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire [61:0]in;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_full_n;
  wire int_ap_ready_i_4_n_0;
  wire internal_empty_n_i_1__39_n_0;
  wire internal_full_n_i_1__39_n_0;
  wire internal_full_n_i_2__17_n_0;
  wire internal_full_n_i_3__9_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire internal_full_n_reg_6;
  wire internal_full_n_reg_7;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire maxval_c_full_n;
  wire [61:0]out;
  wire out_mat_cols_c_empty_n;
  wire out_mat_cols_c_full_n;
  wire out_mat_rows_c_empty_n;
  wire out_mat_rows_c_full_n;
  wire thresh_c_full_n;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;

  base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0_shiftReg U_threshold_accel_fifo_w64_d4_S_x0_ram
       (.ap_clk(ap_clk),
        .\dstPtr_read_reg_74_reg[2] (internal_full_n_reg_0),
        .img_out_c_full_n(img_out_c_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT5 #(
    .INIT(32'h00D0D0D0)) 
    ap_sync_reg_Block_split1_proc21_U0_ap_ready_i_1
       (.I0(internal_full_n_reg_0),
        .I1(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    grp_Mat2Axi_fu_60_ap_start_reg_i_2
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I2(out_mat_rows_c_empty_n),
        .I3(Q),
        .I4(out_mat_cols_c_empty_n),
        .O(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read));
  LUT4 #(
    .INIT(16'hDDD0)) 
    int_ap_ready_i_1
       (.I0(internal_full_n_reg_0),
        .I1(ap_sync_reg_Block_split1_proc21_U0_ap_ready_reg_0),
        .I2(Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .I3(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_4_n_0),
        .I1(in_mat_cols_c_full_n),
        .I2(in_mat_rows_c_full_n),
        .I3(out_mat_cols_c_full_n),
        .I4(out_mat_rows_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_4
       (.I0(img_out_c_full_n),
        .I1(img_inp_c_full_n),
        .I2(maxval_c_full_n),
        .I3(thresh_c_full_n),
        .O(int_ap_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(\mOutPtr[2]_i_2__5_n_0 ),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__9_n_0),
        .O(internal_empty_n_i_1__39_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__10
       (.I0(internal_full_n_reg_0),
        .I1(in_mat_cols_c_full_n),
        .O(internal_full_n_reg_2));
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__11
       (.I0(internal_full_n_reg_0),
        .I1(img_inp_c_full_n),
        .O(internal_full_n_reg_3));
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__9
       (.I0(internal_full_n_reg_0),
        .I1(in_mat_rows_c_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_0),
        .Q(img_out_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n_i_2__17_n_0),
        .I1(internal_full_n_i_3__9_n_0),
        .I2(mOutPtr[1]),
        .I3(img_out_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out_1),
        .O(internal_full_n_i_1__39_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__17
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(img_out_c_full_n),
        .I3(internal_full_n_reg_0),
        .O(internal_full_n_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I1(out_mat_cols_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(out_mat_cols_c_full_n),
        .O(mOutPtr110_out));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__0
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I1(out_mat_rows_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(out_mat_rows_c_full_n),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__1
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I1(img_out_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(img_out_c_full_n),
        .O(mOutPtr110_out_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_0),
        .Q(img_out_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I2(img_out_c_full_n),
        .I3(internal_full_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(img_out_c_full_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(img_out_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__5_n_0 ),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .I4(img_out_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__2 
       (.I0(internal_full_n_reg_0),
        .I1(thresh_c_full_n),
        .O(internal_full_n_reg_4));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__3 
       (.I0(internal_full_n_reg_0),
        .I1(out_mat_cols_c_full_n),
        .O(internal_full_n_reg_5));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__4 
       (.I0(internal_full_n_reg_0),
        .I1(out_mat_rows_c_full_n),
        .O(internal_full_n_reg_6));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__5 
       (.I0(internal_full_n_reg_0),
        .I1(img_out_c_full_n),
        .O(\mOutPtr[2]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__6 
       (.I0(internal_full_n_reg_0),
        .I1(maxval_c_full_n),
        .O(internal_full_n_reg_7));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x0_shiftReg
   (out,
    img_out_c_full_n,
    \dstPtr_read_reg_74_reg[2] ,
    mOutPtr,
    in,
    ap_clk);
  output [61:0]out;
  input img_out_c_full_n;
  input \dstPtr_read_reg_74_reg[2] ;
  input [2:0]mOutPtr;
  input [61:0]in;
  input ap_clk;

  wire ap_clk;
  wire \dstPtr_read_reg_74_reg[2] ;
  wire img_out_c_full_n;
  wire [61:0]in;
  wire [2:0]mOutPtr;
  wire [61:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__3 
       (.I0(img_out_c_full_n),
        .I1(\dstPtr_read_reg_74_reg[2] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_threshold_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w64_d4_S_x_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    \gmem2_addr_reg_167_reg[61] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [61:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [61:0]\gmem2_addr_reg_167_reg[61] ;
  input ap_clk;

  wire ap_clk;
  wire [61:0]\gmem2_addr_reg_167_reg[61] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [61:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_threshold_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_167_reg[61] [7]),
        .Q(out[7]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    in_mat_data_full_n,
    in_mat_data_empty_n,
    in_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][7] ,
    shiftReg_addr,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output in_mat_data_full_n;
  output in_mat_data_empty_n;
  output [3:0]in_mat_data_dout;
  output [7:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output shiftReg_addr;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire internal_empty_n_i_1__30_n_0;
  wire internal_full_n_i_1__30_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire shiftReg_addr;

  base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19 U_threshold_accel_fifo_w8_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\icmp_ln886_reg_205[0]_i_6 (\mOutPtr_reg[0]_0 ),
        .\icmp_ln886_reg_205[0]_i_6_0 (\mOutPtr_reg[1]_0 ),
        .in_mat_data_dout(in_mat_data_dout));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln886_reg_205[0]_i_11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__30
       (.I0(in_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_0),
        .Q(in_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__30
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(in_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_0),
        .Q(in_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    out_mat_data_full_n,
    out_mat_data_empty_n,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    E,
    Q,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output out_mat_data_full_n;
  output out_mat_data_empty_n;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [0:0]Q;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__33_n_0;
  wire internal_full_n_i_1__33_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg U_threshold_accel_fifo_w8_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_V_reg_428_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_V_reg_428_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__33
       (.I0(out_mat_data_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_0),
        .Q(out_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(out_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__33_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_0),
        .Q(out_mat_data_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(E),
        .I3(Q),
        .I4(out_mat_data_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg
   (D,
    \tmp_V_reg_428_reg[7] ,
    \tmp_V_reg_428_reg[0] ,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \tmp_V_reg_428_reg[7] ;
  input \tmp_V_reg_428_reg[0] ;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_V_reg_428_reg[0] ;
  wire \tmp_V_reg_428_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_428[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_V_reg_428_reg[7] ),
        .I3(\tmp_V_reg_428_reg[0] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w8_d2_S_shiftReg_19
   (in_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    \icmp_ln886_reg_205[0]_i_6 ,
    \icmp_ln886_reg_205[0]_i_6_0 ,
    E,
    D,
    ap_clk);
  output [3:0]in_mat_data_dout;
  output [7:0]Q;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \icmp_ln886_reg_205[0]_i_6 ;
  input \icmp_ln886_reg_205[0]_i_6_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire \icmp_ln886_reg_205[0]_i_6 ;
  wire \icmp_ln886_reg_205[0]_i_6_0 ;
  wire [3:0]in_mat_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_12 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][7]_0 [7]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_13 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][7]_0 [5]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_14 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][7]_0 [3]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \icmp_ln886_reg_205[0]_i_15 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][7]_0 [1]),
        .I2(\icmp_ln886_reg_205[0]_i_6 ),
        .I3(\icmp_ln886_reg_205[0]_i_6_0 ),
        .O(in_mat_data_dout[0]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S
   (maxval_c_full_n,
    maxval_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Threshold_0_0_32_32_1_U0_maxval_read,
    \mOutPtr_reg[0]_0 ,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output maxval_c_full_n;
  output maxval_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__40_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__40_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire maxval_c_empty_n;
  wire maxval_c_full_n;
  wire [7:0]out;

  base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17 U_threshold_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\maxval_read_reg_172_reg[0] (maxval_c_full_n),
        .\maxval_read_reg_172_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__40
       (.I0(ap_rst_n),
        .I1(maxval_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(maxval_c_empty_n),
        .I4(Threshold_0_0_32_32_1_U0_maxval_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_0),
        .Q(maxval_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Threshold_0_0_32_32_1_U0_maxval_read),
        .I3(maxval_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(maxval_c_full_n),
        .O(internal_full_n_i_1__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_0),
        .Q(maxval_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(maxval_c_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(maxval_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(maxval_c_full_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(maxval_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(maxval_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d3_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_5
   (thresh_c_full_n,
    thresh_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Threshold_0_0_32_32_1_U0_maxval_read,
    \mOutPtr_reg[0]_0 ,
    in,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output thresh_c_full_n;
  output thresh_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input Threshold_0_0_32_32_1_U0_maxval_read;
  input \mOutPtr_reg[0]_0 ;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire Threshold_0_0_32_32_1_U0_maxval_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__36_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__36_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [7:0]out;
  wire thresh_c_empty_n;
  wire thresh_c_full_n;

  base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg U_threshold_accel_fifo_w8_d3_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .\thresh_V_reg_167_reg[0] (thresh_c_full_n),
        .\thresh_V_reg_167_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(thresh_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(thresh_c_empty_n),
        .I4(Threshold_0_0_32_32_1_U0_maxval_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_0),
        .Q(thresh_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Threshold_0_0_32_32_1_U0_maxval_read),
        .I3(thresh_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(thresh_c_full_n),
        .O(internal_full_n_i_1__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_0),
        .Q(thresh_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(thresh_c_empty_n),
        .I1(Threshold_0_0_32_32_1_U0_maxval_read),
        .I2(thresh_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(thresh_c_full_n),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(thresh_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Threshold_0_0_32_32_1_U0_maxval_read),
        .I4(thresh_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg
   (out,
    \thresh_V_reg_167_reg[0] ,
    \thresh_V_reg_167_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input \thresh_V_reg_167_reg[0] ;
  input \thresh_V_reg_167_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \thresh_V_reg_167_reg[0] ;
  wire \thresh_V_reg_167_reg[0]_0 ;

  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\thresh_V_reg_167_reg[0] ),
        .I1(\thresh_V_reg_167_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d3_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w8_d3_S_shiftReg_17
   (out,
    \maxval_read_reg_172_reg[0] ,
    \maxval_read_reg_172_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input \maxval_read_reg_172_reg[0] ;
  input \maxval_read_reg_172_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire \maxval_read_reg_172_reg[0] ;
  wire \maxval_read_reg_172_reg[0]_0 ;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\maxval_read_reg_172_reg[0] ),
        .I1(\maxval_read_reg_172_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S
   (axibound_V_empty_n,
    D,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][8] ,
    S,
    internal_full_n_reg_0,
    ap_clk,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    icmp_ln1024_fu_145_p2_carry,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_full_n_reg_1,
    ap_done_reg,
    Axi2Mat_Block_split37_proc_U0_ap_start,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][8]_0 );
  output axibound_V_empty_n;
  output [8:0]D;
  output \SRL_SIG_reg[0][1] ;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output [0:0]S;
  output internal_full_n_reg_0;
  input ap_clk;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input [2:0]icmp_ln1024_fu_145_p2_carry;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input ap_done_reg;
  input Axi2Mat_Block_split37_proc_U0_ap_start;
  input ap_rst_n_inv;
  input [8:0]\SRL_SIG_reg[0][8]_0 ;

  wire Axi2Mat_Block_split37_proc_U0_ap_continue;
  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire [8:0]D;
  wire [0:0]S;
  wire \SRL_SIG_reg[0][1] ;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire \ap_CS_fsm[9]_i_5_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axibound_V_empty_n;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire [2:0]icmp_ln1024_fu_145_p2_carry;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33 U_threshold_accel_fifo_w9_d2_S_ram
       (.Axi2Mat_Block_split37_proc_U0_ap_continue(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .Axi2Mat_Block_split37_proc_U0_ap_start(Axi2Mat_Block_split37_proc_U0_ap_start),
        .D(D),
        .S(S),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_1 (\SRL_SIG_reg[0][8]_0 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm[9]_i_5_n_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_0_[1] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_0_[0] ),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .icmp_ln1024_fu_145_p2_carry(icmp_ln1024_fu_145_p2_carry),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\ap_CS_fsm[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__0
       (.I0(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Axi2Mat_Block_split37_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(axibound_V_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(axibound_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(axibound_V_empty_n),
        .I2(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(axibound_V_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w9_d2_S" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_24
   (addrbound4_U0_ap_continue,
    Axi2Mat_Block_split37_proc_U0_ap_start,
    \SRL_SIG_reg[0][8] ,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8]_0 ,
    ap_clk,
    ap_return_preg,
    ap_done_reg,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    D);
  output addrbound4_U0_ap_continue;
  output Axi2Mat_Block_split37_proc_U0_ap_start;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output internal_empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8]_0 ;
  input ap_clk;
  input [8:0]ap_return_preg;
  input ap_done_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [8:0]D;

  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire [8:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire addrbound4_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg U_threshold_accel_fifo_w9_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_1 (\SRL_SIG_reg[0][8]_0 ),
        .\SRL_SIG_reg[0][8]_2 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][8]_3 (\mOutPtr_reg_n_0_[0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[8] (Axi2Mat_Block_split37_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(Axi2Mat_Block_split37_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(addrbound4_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(addrbound4_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2D2D2DDDD2D2D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(addrbound4_U0_ap_continue),
        .I3(Q),
        .I4(ap_done_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .I3(Axi2Mat_Block_split37_proc_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg
   (\SRL_SIG_reg[0][8]_0 ,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_1 ,
    \SRL_SIG_reg[0][8]_2 ,
    \SRL_SIG_reg[0][8]_3 ,
    ap_return_preg,
    \ap_return_preg_reg[8] ,
    ap_done_reg,
    shiftReg_ce,
    D,
    ap_clk);
  output [8:0]\SRL_SIG_reg[0][8]_0 ;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_1 ;
  input \SRL_SIG_reg[0][8]_2 ;
  input \SRL_SIG_reg[0][8]_3 ;
  input [8:0]ap_return_preg;
  input \ap_return_preg_reg[8] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][8]_1 ;
  wire \SRL_SIG_reg[0][8]_2 ;
  wire \SRL_SIG_reg[0][8]_3 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]ap_return_preg;
  wire \ap_return_preg_reg[8] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(\SRL_SIG_reg[0][8]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(\SRL_SIG_reg[0][8]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(\SRL_SIG_reg[0][8]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(\SRL_SIG_reg[0][8]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(\SRL_SIG_reg[0][8]_0 [8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[8]_i_1 
       (.I0(\ap_return_preg_reg[8] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][8]_2 ),
        .I2(\SRL_SIG_reg[0][8]_3 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_1 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w9_d2_S_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_shiftReg_33
   (D,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    S,
    shiftReg_ce,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    \ap_CS_fsm_reg[9] ,
    icmp_ln1024_fu_145_p2_carry,
    Axi2Mat_Block_split37_proc_U0_ap_continue,
    ap_done_reg,
    Axi2Mat_Block_split37_proc_U0_ap_start,
    \SRL_SIG_reg[0][8]_1 ,
    ap_clk);
  output [8:0]D;
  output \SRL_SIG_reg[0][1]_0 ;
  output [8:0]\SRL_SIG_reg[0][8]_0 ;
  output [0:0]S;
  output shiftReg_ce;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input \data_p1_reg[72] ;
  input [8:0]\data_p1_reg[72]_0 ;
  input \ap_CS_fsm_reg[9] ;
  input [2:0]icmp_ln1024_fu_145_p2_carry;
  input Axi2Mat_Block_split37_proc_U0_ap_continue;
  input ap_done_reg;
  input Axi2Mat_Block_split37_proc_U0_ap_start;
  input [8:0]\SRL_SIG_reg[0][8]_1 ;
  input ap_clk;

  wire Axi2Mat_Block_split37_proc_U0_ap_continue;
  wire Axi2Mat_Block_split37_proc_U0_ap_start;
  wire [8:0]D;
  wire [0:0]S;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire [8:0]\SRL_SIG_reg[0][8]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \ap_CS_fsm[9]_i_6_n_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire \data_p1_reg[72] ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire [2:0]icmp_ln1024_fu_145_p2_carry;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(Axi2Mat_Block_split37_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split37_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000111)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(\SRL_SIG_reg[0][8]_0 [5]),
        .I1(\SRL_SIG_reg[0][8]_0 [0]),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\ap_CS_fsm_reg[9] ),
        .I4(\SRL_SIG_reg_n_0_[1][1] ),
        .I5(\ap_CS_fsm[9]_i_6_n_0 ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(\SRL_SIG_reg[0][8]_0 [6]),
        .I1(\SRL_SIG_reg[0][8]_0 [4]),
        .I2(\SRL_SIG_reg[0][8]_0 [2]),
        .I3(\SRL_SIG_reg[0][8]_0 [3]),
        .I4(\SRL_SIG_reg[0][8]_0 [7]),
        .I5(\SRL_SIG_reg[0][8]_0 [8]),
        .O(\ap_CS_fsm[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[64]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[65]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[66]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[67]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[68]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[69]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[70]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[71]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \data_p1[72]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .I4(\data_p1_reg[72] ),
        .I5(\data_p1_reg[72]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[64]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][8]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][8]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[70]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][8]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][8]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 [8]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_145_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0][8]_0 [1]),
        .I1(icmp_ln1024_fu_145_p2_carry[1]),
        .I2(icmp_ln1024_fu_145_p2_carry[2]),
        .I3(\SRL_SIG_reg[0][8]_0 [2]),
        .I4(icmp_ln1024_fu_145_p2_carry[0]),
        .I5(\SRL_SIG_reg[0][8]_0 [0]),
        .O(S));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x
   (AxiStream2Axi_U0_ap_start,
    \data_p2_reg[72] ,
    icmp_ln878_fu_116_p2,
    \SRL_SIG_reg[0][8] ,
    S,
    internal_full_n_reg_0,
    ap_clk,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    icmp_ln1402_fu_152_p2_carry,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_full_n_reg_1,
    ap_done_reg,
    Mat2Axi_Block_split35_proc_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    gmem2_BVALID,
    Q,
    ap_rst_n_inv,
    D);
  output AxiStream2Axi_U0_ap_start;
  output [8:0]\data_p2_reg[72] ;
  output icmp_ln878_fu_116_p2;
  output [8:0]\SRL_SIG_reg[0][8] ;
  output [0:0]S;
  output internal_full_n_reg_0;
  input ap_clk;
  input [8:0]\data_p1_reg[72] ;
  input \data_p1_reg[72]_0 ;
  input [2:0]icmp_ln1402_fu_152_p2_carry;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input ap_done_reg;
  input Mat2Axi_Block_split35_proc_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input gmem2_BVALID;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [8:0]D;

  wire AxiStream2Axi_U0_ap_start;
  wire [8:0]D;
  wire Mat2Axi_Block_split35_proc_U0_ap_continue;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[0][8] ;
  wire \ap_CS_fsm[7]_i_4_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [8:0]\data_p1_reg[72] ;
  wire \data_p1_reg[72]_0 ;
  wire [8:0]\data_p2_reg[72] ;
  wire gmem2_BVALID;
  wire [2:0]icmp_ln1402_fu_152_p2_carry;
  wire icmp_ln878_fu_116_p2;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_full_n_i_1__25_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13 U_threshold_accel_fifo_w9_d2_S_x_ram
       (.D(D),
        .Mat2Axi_Block_split35_proc_U0_ap_continue(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .Mat2Axi_Block_split35_proc_U0_ap_start(Mat2Axi_Block_split35_proc_U0_ap_start),
        .S(S),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_0_[1] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_0_[0] ),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .icmp_ln1402_fu_152_p2_carry(icmp_ln1402_fu_152_p2_carry),
        .icmp_ln878_fu_116_p2(icmp_ln878_fu_116_p2),
        .\icmp_ln878_reg_163_reg[0] (\ap_CS_fsm[7]_i_4_n_0 ),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\ap_CS_fsm[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__4
       (.I0(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_split35_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__25
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(AxiStream2Axi_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(AxiStream2Axi_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__25
       (.I0(ap_rst_n),
        .I1(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA80057FF57FFA800)) 
    \mOutPtr[0]_i_1 
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(AxiStream2Axi_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w9_d2_S_x" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_7
   (addrbound_U0_ap_continue,
    Mat2Axi_Block_split35_proc_U0_ap_start,
    D,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    ap_clk,
    ap_return_preg,
    ap_done_reg,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][8]_0 );
  output addrbound_U0_ap_continue;
  output Mat2Axi_Block_split35_proc_U0_ap_start;
  output [8:0]D;
  output internal_empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  input ap_clk;
  input [8:0]ap_return_preg;
  input ap_done_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [8:0]\SRL_SIG_reg[0][8]_0 ;

  wire [8:0]D;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire addrbound_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [8:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__26_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg U_threshold_accel_fifo_w9_d2_S_x_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][8]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][8]_2 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][8]_3 (\SRL_SIG_reg[0][8]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[8] (Mat2Axi_Block_split35_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__26
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Mat2Axi_Block_split35_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(Mat2Axi_Block_split35_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__26
       (.I0(ap_rst_n),
        .I1(addrbound_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(addrbound_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2D2D2DDDD2D2D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2Axi_Block_split35_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(addrbound_U0_ap_continue),
        .I3(Q),
        .I4(ap_done_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_split35_proc_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg
   (D,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][8]_1 ,
    \SRL_SIG_reg[0][8]_2 ,
    ap_return_preg,
    \ap_return_preg_reg[8] ,
    ap_done_reg,
    shiftReg_ce,
    \SRL_SIG_reg[0][8]_3 ,
    ap_clk);
  output [8:0]D;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  input \SRL_SIG_reg[0][8]_1 ;
  input \SRL_SIG_reg[0][8]_2 ;
  input [8:0]ap_return_preg;
  input \ap_return_preg_reg[8] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [8:0]\SRL_SIG_reg[0][8]_3 ;
  input ap_clk;

  wire [8:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][8]_1 ;
  wire \SRL_SIG_reg[0][8]_2 ;
  wire [8:0]\SRL_SIG_reg[0][8]_3 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [8:0]ap_return_preg;
  wire \ap_return_preg_reg[8] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_2__1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(D[8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][8]_3 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[8]_i_1__0 
       (.I0(\ap_return_preg_reg[8] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_2__0 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][8]_1 ),
        .I2(\SRL_SIG_reg[0][8]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w9_d2_S_x_shiftReg" *) 
module base_threshold_accel_0_0_threshold_accel_fifo_w9_d2_S_x_shiftReg_13
   (\data_p2_reg[72] ,
    icmp_ln878_fu_116_p2,
    \SRL_SIG_reg[0][8]_0 ,
    S,
    shiftReg_ce,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    \icmp_ln878_reg_163_reg[0] ,
    icmp_ln1402_fu_152_p2_carry,
    Mat2Axi_Block_split35_proc_U0_ap_continue,
    ap_done_reg,
    Mat2Axi_Block_split35_proc_U0_ap_start,
    D,
    ap_clk);
  output [8:0]\data_p2_reg[72] ;
  output icmp_ln878_fu_116_p2;
  output [8:0]\SRL_SIG_reg[0][8]_0 ;
  output [0:0]S;
  output shiftReg_ce;
  input [8:0]\data_p1_reg[72] ;
  input \data_p1_reg[72]_0 ;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input \icmp_ln878_reg_163_reg[0] ;
  input [2:0]icmp_ln1402_fu_152_p2_carry;
  input Mat2Axi_Block_split35_proc_U0_ap_continue;
  input ap_done_reg;
  input Mat2Axi_Block_split35_proc_U0_ap_start;
  input [8:0]D;
  input ap_clk;

  wire [8:0]D;
  wire Mat2Axi_Block_split35_proc_U0_ap_continue;
  wire Mat2Axi_Block_split35_proc_U0_ap_start;
  wire [0:0]S;
  wire [8:0]\SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \ap_CS_fsm[7]_i_5_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire [8:0]\data_p1_reg[72] ;
  wire \data_p1_reg[72]_0 ;
  wire [8:0]\data_p2_reg[72] ;
  wire [2:0]icmp_ln1402_fu_152_p2_carry;
  wire icmp_ln878_fu_116_p2;
  wire \icmp_ln878_reg_163_reg[0] ;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][8]_i_1__5 
       (.I0(Mat2Axi_Block_split35_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Mat2Axi_Block_split35_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001000111)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\SRL_SIG_reg[0][8]_0 [5]),
        .I1(\SRL_SIG_reg[0][8]_0 [0]),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\icmp_ln878_reg_163_reg[0] ),
        .I4(\SRL_SIG_reg_n_0_[1][1] ),
        .I5(\ap_CS_fsm[7]_i_5_n_0 ),
        .O(icmp_ln878_fu_116_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(\SRL_SIG_reg[0][8]_0 [6]),
        .I1(\SRL_SIG_reg[0][8]_0 [4]),
        .I2(\SRL_SIG_reg[0][8]_0 [2]),
        .I3(\SRL_SIG_reg[0][8]_0 [3]),
        .I4(\SRL_SIG_reg[0][8]_0 [7]),
        .I5(\SRL_SIG_reg[0][8]_0 [8]),
        .O(\ap_CS_fsm[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[64]_i_1__0 
       (.I0(\data_p1_reg[72] [0]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\data_p2_reg[72] [0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p1_reg[72] [1]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\data_p2_reg[72] [1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p1_reg[72] [2]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\data_p2_reg[72] [2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p1_reg[72] [3]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\data_p2_reg[72] [3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p1_reg[72] [4]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\data_p2_reg[72] [4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p1_reg[72] [5]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\data_p2_reg[72] [5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[70]_i_1__0 
       (.I0(\data_p1_reg[72] [6]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\data_p2_reg[72] [6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[71]_i_1__0 
       (.I0(\data_p1_reg[72] [7]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\data_p2_reg[72] [7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[72]_i_2__0 
       (.I0(\data_p1_reg[72] [8]),
        .I1(\data_p1_reg[72]_0 ),
        .I2(\SRL_SIG_reg_n_0_[0][8] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\data_p2_reg[72] [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[64]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][8]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][8]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][8]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][8]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][8]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[70]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][8]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][8]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_2__0 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 [8]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_152_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0][8]_0 [1]),
        .I1(icmp_ln1402_fu_152_p2_carry[1]),
        .I2(icmp_ln1402_fu_152_p2_carry[2]),
        .I3(\SRL_SIG_reg[0][8]_0 [2]),
        .I4(icmp_ln1402_fu_152_p2_carry[0]),
        .I5(\SRL_SIG_reg[0][8]_0 [0]),
        .O(S));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi
   (full_n_reg,
    gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    \data_p2_reg[72] ,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
    \data_p2_reg[72]_0 ,
    E,
    \data_p1_reg[72] );
  output full_n_reg;
  output gmem1_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [8:0]\data_p2_reg[72] ;
  output \FSM_sequential_state_reg[1] ;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  input Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  input [70:0]\data_p2_reg[72]_0 ;
  input [0:0]E;
  input [8:0]\data_p1_reg[72] ;

  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [31:0]\data_p1_reg[31] ;
  wire [8:0]\data_p1_reg[72] ;
  wire [8:0]\data_p2_reg[72] ;
  wire [70:0]\data_p2_reg[72]_0 ;
  wire full_n_reg;
  wire gmem1_ARREADY;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;

  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_read bus_read
       (.Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .D(D),
        .E(E),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .\data_p2_reg[72]_0 (\data_p2_reg[72]_0 ),
        .full_n_reg(full_n_reg),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg(gmem1_ARREADY));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_buffer" *) 
module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    Q,
    empty_n_reg_0,
    \dout_buf_reg[34]_0 ,
    DI,
    dout_valid_reg_0,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [5:0]Q;
  output empty_n_reg_0;
  output [32:0]\dout_buf_reg[34]_0 ;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_8_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2_n_0),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_4_n_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(full_n_i_3__0_n_0),
        .I3(full_n_i_4_n_0),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__1
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \mOutPtr[7]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_9_n_0),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[0]),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .I5(raddr[1]),
        .O(mem_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(mem_reg_i_10_n_0),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10_n_0),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_4_n_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_4_n_0),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_4_n_0),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(raddr[0]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(full_n_i_4_n_0),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(empty_n_reg_n_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34]_0 [32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8_n_0),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_i_4_n_0),
        .I4(Q[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem1_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    \sect_len_buf_reg[7] ,
    S,
    \q_reg[72]_0 ,
    \q_reg[70]_0 ,
    \q_reg[66]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    ap_rst_n_inv,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    last_sect_carry__3,
    last_sect_carry__3_0,
    \q_reg[72]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output \sect_len_buf_reg[7] ;
  output [1:0]S;
  output [70:0]\q_reg[72]_0 ;
  output [3:0]\q_reg[70]_0 ;
  output [2:0]\q_reg[66]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [3:0]last_sect_carry__3;
  input [3:0]last_sect_carry__3_0;
  input [70:0]\q_reg[72]_1 ;

  wire [0:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_rreq_valid;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_0;
  wire [3:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][65]_srl5_n_0 ;
  wire \mem_reg[4][66]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][69]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[66]_0 ;
  wire [3:0]\q_reg[70]_0 ;
  wire [70:0]\q_reg[72]_0 ;
  wire [70:0]\q_reg[72]_1 ;
  wire rs2f_rreq_ack;
  wire \sect_len_buf_reg[7] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[72]_0 [68]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[72]_0 [67]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[72]_0 [66]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[72]_0 [65]),
        .O(\q_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[72]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[72]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[72]_0 [64]),
        .O(\q_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[72]_0 [63]),
        .O(\q_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[72]_0 [62]),
        .O(\q_reg[66]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_1
       (.I0(\q_reg[72]_0 [68]),
        .I1(fifo_rreq_valid),
        .I2(\q_reg[72]_0 [65]),
        .I3(\q_reg[72]_0 [62]),
        .I4(invalid_len_event_i_2_n_0),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(\q_reg[72]_0 [64]),
        .I1(\q_reg[72]_0 [70]),
        .I2(\q_reg[72]_0 [69]),
        .I3(\q_reg[72]_0 [63]),
        .I4(\q_reg[72]_0 [67]),
        .I5(\q_reg[72]_0 [66]),
        .O(invalid_len_event_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_carry__3_0[3]),
        .I1(last_sect_carry__3[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[2]),
        .I2(last_sect_carry__3[0]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3_0[1]),
        .I5(last_sect_carry__3[1]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [62]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [63]),
        .Q(\mem_reg[4][65]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [64]),
        .Q(\mem_reg[4][66]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [65]),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [66]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [67]),
        .Q(\mem_reg[4][69]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [68]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [69]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [70]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][65]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][66]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][69]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[72]_0 [9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    D,
    next_rreq,
    E,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    SR,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    ap_rst_n_0,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    \start_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \end_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \beat_len_buf_reg[7] ,
    \end_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    full_n_reg_6,
    rreq_handling_reg_2,
    ap_clk,
    ap_rst_n_inv,
    invalid_len_event_reg2,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_3,
    CO,
    rreq_handling_reg_4,
    fifo_rreq_valid,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [51:0]D;
  output next_rreq;
  output [0:0]E;
  output [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output [0:0]SR;
  output rreq_handling_reg_0;
  output [0:0]rreq_handling_reg_1;
  output [0:0]ap_rst_n_0;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output \start_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \end_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \beat_len_buf_reg[7] ;
  output \end_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output full_n_reg_6;
  output [0:0]rreq_handling_reg_2;
  input ap_clk;
  input ap_rst_n_inv;
  input invalid_len_event_reg2;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input ap_rst_n;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_3;
  input [0:0]CO;
  input rreq_handling_reg_4;
  input fifo_rreq_valid;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \beat_len_buf_reg[7] ;
  wire beat_valid;
  wire [0:0]\could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[10] ;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[7] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem1_ARREADY;
  wire next_rreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_5_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire rreq_handling_reg_4;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[8] ;

  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__2_n_0),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_1));
  LUT6 #(
    .INIT(64'h40FF404000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .O(full_n_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_5));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC4C44)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_3),
        .O(full_n_reg_6));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__0
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(full_n_i_2_n_0),
        .I3(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__4
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__2_n_0),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_0));
  LUT6 #(
    .INIT(64'hCCCC4C44FFFFFFFF)) 
    empty_n_i_2__2
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_3),
        .O(empty_n_i_2__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__2_n_0),
        .I3(rreq_handling_reg_4),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\pout[3]_i_5_n_0 ),
        .I4(pout_reg[0]),
        .I5(full_n_i_3_n_0),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(empty_n_i_2__2_n_0),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_5_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5_n_0 ),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hC004)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\pout_reg[0]_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_5_n_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\pout_reg[0]_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(data_vld_reg_n_0),
        .O(\pout[3]_i_5_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_3),
        .I1(rreq_handling_reg_4),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(empty_n_i_2__2_n_0),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  LUT4 #(
    .INIT(16'h7773)) 
    \sect_cnt[51]_i_1 
       (.I0(rreq_handling_reg_3),
        .I1(empty_n_i_2__2_n_0),
        .I2(rreq_handling_reg_4),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9]_1 [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\end_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9]_1 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9] [7]),
        .O(\beat_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\sect_len_buf_reg[9]_1 [8]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\end_addr_buf_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(empty_n_i_2__2_n_0),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(empty_n_i_2__2_n_0),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\sect_len_buf_reg[9]_1 [9]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    \FSM_sequential_state_reg[1] ,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p2_reg[72] ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
    \data_p2_reg[72]_0 ,
    E,
    \data_p1_reg[72] );
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output \FSM_sequential_state_reg[1] ;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [8:0]\data_p2_reg[72] ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  input Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  input [70:0]\data_p2_reg[72]_0 ;
  input [0:0]E;
  input [8:0]\data_p1_reg[72] ;

  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire [31:2]align_len0;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_8;
  wire \bus_equal_gen.data_buf_reg_n_0_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [8:0]\data_p1_reg[72] ;
  wire [8:0]\data_p2_reg[72] ;
  wire [70:0]\data_p2_reg[72]_0 ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[13]_i_3_n_0 ;
  wire \end_addr_buf[13]_i_4_n_0 ;
  wire \end_addr_buf[13]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[21]_i_2_n_0 ;
  wire \end_addr_buf[21]_i_3_n_0 ;
  wire \end_addr_buf[21]_i_4_n_0 ;
  wire \end_addr_buf[21]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[29]_i_2_n_0 ;
  wire \end_addr_buf[29]_i_3_n_0 ;
  wire \end_addr_buf[29]_i_4_n_0 ;
  wire \end_addr_buf[29]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_2_n_0 ;
  wire \end_addr_buf[5]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_4_n_0 ;
  wire \end_addr_buf[5]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_1 ;
  wire \end_addr_buf_reg[13]_i_1_n_2 ;
  wire \end_addr_buf_reg[13]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_1 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[21]_i_1_n_0 ;
  wire \end_addr_buf_reg[21]_i_1_n_1 ;
  wire \end_addr_buf_reg[21]_i_1_n_2 ;
  wire \end_addr_buf_reg[21]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_0 ;
  wire \end_addr_buf_reg[25]_i_1_n_1 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[29]_i_1_n_0 ;
  wire \end_addr_buf_reg[29]_i_1_n_1 ;
  wire \end_addr_buf_reg[29]_i_1_n_2 ;
  wire \end_addr_buf_reg[29]_i_1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1_n_0 ;
  wire \end_addr_buf_reg[33]_i_1_n_1 ;
  wire \end_addr_buf_reg[33]_i_1_n_2 ;
  wire \end_addr_buf_reg[33]_i_1_n_3 ;
  wire \end_addr_buf_reg[37]_i_1_n_0 ;
  wire \end_addr_buf_reg[37]_i_1_n_1 ;
  wire \end_addr_buf_reg[37]_i_1_n_2 ;
  wire \end_addr_buf_reg[37]_i_1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1_n_0 ;
  wire \end_addr_buf_reg[41]_i_1_n_1 ;
  wire \end_addr_buf_reg[41]_i_1_n_2 ;
  wire \end_addr_buf_reg[41]_i_1_n_3 ;
  wire \end_addr_buf_reg[45]_i_1_n_0 ;
  wire \end_addr_buf_reg[45]_i_1_n_1 ;
  wire \end_addr_buf_reg[45]_i_1_n_2 ;
  wire \end_addr_buf_reg[45]_i_1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1_n_0 ;
  wire \end_addr_buf_reg[49]_i_1_n_1 ;
  wire \end_addr_buf_reg[49]_i_1_n_2 ;
  wire \end_addr_buf_reg[49]_i_1_n_3 ;
  wire \end_addr_buf_reg[53]_i_1_n_0 ;
  wire \end_addr_buf_reg[53]_i_1_n_1 ;
  wire \end_addr_buf_reg[53]_i_1_n_2 ;
  wire \end_addr_buf_reg[53]_i_1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1_n_0 ;
  wire \end_addr_buf_reg[57]_i_1_n_1 ;
  wire \end_addr_buf_reg[57]_i_1_n_2 ;
  wire \end_addr_buf_reg[57]_i_1_n_3 ;
  wire \end_addr_buf_reg[5]_i_1_n_0 ;
  wire \end_addr_buf_reg[5]_i_1_n_1 ;
  wire \end_addr_buf_reg[5]_i_1_n_2 ;
  wire \end_addr_buf_reg[5]_i_1_n_3 ;
  wire \end_addr_buf_reg[61]_i_1_n_0 ;
  wire \end_addr_buf_reg[61]_i_1_n_1 ;
  wire \end_addr_buf_reg[61]_i_1_n_2 ;
  wire \end_addr_buf_reg[61]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_0 ;
  wire \end_addr_buf_reg[9]_i_1_n_1 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_57;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_76;
  wire fifo_rctl_n_77;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_79;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [72:64]fifo_rreq_data;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire [61:0]q;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [72:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__1_O_UNCONNECTED;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[66:64],1'b0}),
        .O({align_len0[4:2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[70:67]),
        .O(align_len0[8:5]),
        .S({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({NLW_align_len0_carry__1_CO_UNCONNECTED[3:2],align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[72:71]}),
        .O({NLW_align_len0_carry__1_O_UNCONNECTED[3],align_len0[31],align_len0[10:9]}),
        .S({1'b0,1'b1,fifo_rreq_n_3,fifo_rreq_n_4}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(buff_rdata_n_42),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41}),
        .dout_valid_reg_0(buff_rdata_n_43),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .empty_n_reg_0(buff_rdata_n_8),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\pout_reg[0] (fifo_rctl_n_0),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_43),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_1),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem1_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem1_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem1_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem1_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem1_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem1_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem1_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem1_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_63),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_64),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_65),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_66),
        .D(fifo_rctl_n_67),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_78),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1_n_0 ,\end_addr_buf_reg[13]_i_1_n_1 ,\end_addr_buf_reg[13]_i_1_n_2 ,\end_addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_0 ,\end_addr_buf[13]_i_3_n_0 ,\end_addr_buf[13]_i_4_n_0 ,\end_addr_buf[13]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[13]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1_n_0 ,\end_addr_buf_reg[17]_i_1_n_1 ,\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1_n_0 ,\end_addr_buf_reg[21]_i_1_n_1 ,\end_addr_buf_reg[21]_i_1_n_2 ,\end_addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_0 ,\end_addr_buf[21]_i_3_n_0 ,\end_addr_buf[21]_i_4_n_0 ,\end_addr_buf[21]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[21]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1_n_0 ,\end_addr_buf_reg[25]_i_1_n_1 ,\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1_n_0 ,\end_addr_buf_reg[29]_i_1_n_1 ,\end_addr_buf_reg[29]_i_1_n_2 ,\end_addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_0 ,\end_addr_buf[29]_i_3_n_0 ,\end_addr_buf[29]_i_4_n_0 ,\end_addr_buf[29]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1 
       (.CI(\end_addr_buf_reg[29]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[33]_i_1_n_0 ,\end_addr_buf_reg[33]_i_1_n_1 ,\end_addr_buf_reg[33]_i_1_n_2 ,\end_addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1 
       (.CI(\end_addr_buf_reg[33]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[37]_i_1_n_0 ,\end_addr_buf_reg[37]_i_1_n_1 ,\end_addr_buf_reg[37]_i_1_n_2 ,\end_addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1 
       (.CI(\end_addr_buf_reg[37]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[41]_i_1_n_0 ,\end_addr_buf_reg[41]_i_1_n_1 ,\end_addr_buf_reg[41]_i_1_n_2 ,\end_addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1 
       (.CI(\end_addr_buf_reg[41]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[45]_i_1_n_0 ,\end_addr_buf_reg[45]_i_1_n_1 ,\end_addr_buf_reg[45]_i_1_n_2 ,\end_addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1 
       (.CI(\end_addr_buf_reg[45]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[49]_i_1_n_0 ,\end_addr_buf_reg[49]_i_1_n_1 ,\end_addr_buf_reg[49]_i_1_n_2 ,\end_addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1 
       (.CI(\end_addr_buf_reg[49]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[53]_i_1_n_0 ,\end_addr_buf_reg[53]_i_1_n_1 ,\end_addr_buf_reg[53]_i_1_n_2 ,\end_addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1 
       (.CI(\end_addr_buf_reg[53]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[57]_i_1_n_0 ,\end_addr_buf_reg[57]_i_1_n_1 ,\end_addr_buf_reg[57]_i_1_n_2 ,\end_addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1_n_0 ,\end_addr_buf_reg[5]_i_1_n_1 ,\end_addr_buf_reg[5]_i_1_n_2 ,\end_addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr[5:3],\NLW_end_addr_buf_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\end_addr_buf[5]_i_2_n_0 ,\end_addr_buf[5]_i_3_n_0 ,\end_addr_buf[5]_i_4_n_0 ,\end_addr_buf[5]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1 
       (.CI(\end_addr_buf_reg[57]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[61]_i_1_n_0 ,\end_addr_buf_reg[61]_i_1_n_1 ,\end_addr_buf_reg[61]_i_1_n_2 ,\end_addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1 
       (.CI(\end_addr_buf_reg[5]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[9]_i_1_n_0 ,\end_addr_buf_reg[9]_i_1_n_1 ,\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 }));
  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_2,fifo_rctl_n_3,fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53}),
        .E(p_21_in),
        .Q({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(fifo_rctl_n_58),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_61),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[7] (fifo_rctl_n_75),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (p_20_in),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_2),
        .\could_multi_bursts.arlen_buf_reg[3] (p_1_in),
        .empty_n_reg_0(fifo_rctl_n_0),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\end_addr_buf_reg[10] (fifo_rctl_n_76),
        .\end_addr_buf_reg[11] (fifo_rctl_n_77),
        .\end_addr_buf_reg[4] (fifo_rctl_n_70),
        .\end_addr_buf_reg[7] (fifo_rctl_n_73),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(fifo_rctl_n_62),
        .full_n_reg_1(fifo_rctl_n_63),
        .full_n_reg_2(fifo_rctl_n_64),
        .full_n_reg_3(fifo_rctl_n_65),
        .full_n_reg_4(fifo_rctl_n_66),
        .full_n_reg_5(fifo_rctl_n_67),
        .full_n_reg_6(fifo_rctl_n_78),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_1),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .next_rreq(next_rreq),
        .\pout_reg[0]_0 (buff_rdata_n_8),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_57),
        .rreq_handling_reg_0(fifo_rctl_n_59),
        .rreq_handling_reg_1(fifo_rctl_n_60),
        .rreq_handling_reg_2(fifo_rctl_n_79),
        .rreq_handling_reg_3(rreq_handling_reg_n_0),
        .rreq_handling_reg_4(fifo_rreq_valid_buf_reg_n_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_1 (beat_len_buf),
        .\start_addr_buf_reg[2] (fifo_rctl_n_68),
        .\start_addr_buf_reg[3] (fifo_rctl_n_69),
        .\start_addr_buf_reg[5] (fifo_rctl_n_71),
        .\start_addr_buf_reg[6] (fifo_rctl_n_72),
        .\start_addr_buf_reg[8] (fifo_rctl_n_74));
  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_3,fifo_rreq_n_4}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_83,fifo_rreq_n_84}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .last_sect_carry__3_0(p_0_in0_in[51:48]),
        .\q_reg[0]_0 (fifo_rctl_n_59),
        .\q_reg[66]_0 ({fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82}),
        .\q_reg[70]_0 ({fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79}),
        .\q_reg[72]_0 ({fifo_rreq_data,q}),
        .\q_reg[72]_1 ({rs2f_rreq_data[72:64],rs2f_rreq_data[61:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_len_buf_reg[7] (fifo_rreq_n_2));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in_0[22]),
        .I4(\sect_cnt_reg_n_0_[21] ),
        .I5(p_0_in_0[21]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[20] ),
        .I1(p_0_in_0[20]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(p_0_in_0[19]),
        .I5(\sect_cnt_reg_n_0_[19] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[32] ),
        .I1(p_0_in_0[32]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .I5(\sect_cnt_reg_n_0_[31] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in_0[25]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in_0[24]),
        .O(first_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in_0[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in_0[46]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in_0[43]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(p_0_in_0[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in_0[0]),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in0_in[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(p_0_in0_in[17]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[16]),
        .I5(\sect_cnt_reg_n_0_[16] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in0_in[30]),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in0_in[31]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[47] ),
        .I1(p_0_in0_in[47]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_83,fifo_rreq_n_84}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(p_0_in0_in[2]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(last_sect_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_42}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_57),
        .Q(rreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .E(next_beat),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .\data_p2_reg[31]_0 ({\bus_equal_gen.data_buf_reg_n_0_[31] ,\bus_equal_gen.data_buf_reg_n_0_[30] ,\bus_equal_gen.data_buf_reg_n_0_[29] ,\bus_equal_gen.data_buf_reg_n_0_[28] ,\bus_equal_gen.data_buf_reg_n_0_[27] ,\bus_equal_gen.data_buf_reg_n_0_[26] ,\bus_equal_gen.data_buf_reg_n_0_[25] ,\bus_equal_gen.data_buf_reg_n_0_[24] ,\bus_equal_gen.data_buf_reg_n_0_[23] ,\bus_equal_gen.data_buf_reg_n_0_[22] ,\bus_equal_gen.data_buf_reg_n_0_[21] ,\bus_equal_gen.data_buf_reg_n_0_[20] ,\bus_equal_gen.data_buf_reg_n_0_[19] ,\bus_equal_gen.data_buf_reg_n_0_[18] ,\bus_equal_gen.data_buf_reg_n_0_[17] ,\bus_equal_gen.data_buf_reg_n_0_[16] ,\bus_equal_gen.data_buf_reg_n_0_[15] ,\bus_equal_gen.data_buf_reg_n_0_[14] ,\bus_equal_gen.data_buf_reg_n_0_[13] ,\bus_equal_gen.data_buf_reg_n_0_[12] ,\bus_equal_gen.data_buf_reg_n_0_[11] ,\bus_equal_gen.data_buf_reg_n_0_[10] ,\bus_equal_gen.data_buf_reg_n_0_[9] ,\bus_equal_gen.data_buf_reg_n_0_[8] ,\bus_equal_gen.data_buf_reg_n_0_[7] ,\bus_equal_gen.data_buf_reg_n_0_[6] ,\bus_equal_gen.data_buf_reg_n_0_[5] ,\bus_equal_gen.data_buf_reg_n_0_[4] ,\bus_equal_gen.data_buf_reg_n_0_[3] ,\bus_equal_gen.data_buf_reg_n_0_[2] ,\bus_equal_gen.data_buf_reg_n_0_[1] ,\bus_equal_gen.data_buf_reg_n_0_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ));
  base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice rs_rreq
       (.Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .E(E),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[72]_0 ({rs2f_rreq_data[72:64],rs2f_rreq_data[61:0]}),
        .\data_p1_reg[72]_1 (\data_p1_reg[72] ),
        .\data_p2_reg[72]_0 (\data_p2_reg[72] ),
        .\data_p2_reg[72]_1 (\data_p2_reg[72]_0 ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_61));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_61));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_3),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_2),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_79),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_68),
        .Q(p_1_in[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_69),
        .Q(p_1_in[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_70),
        .Q(p_1_in[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_71),
        .Q(p_1_in[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_72),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_73),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_74),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_75),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_76),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_62),
        .D(fifo_rctl_n_77),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[8]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[9]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[10]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[11]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[12]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[13]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[14]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[15]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[16]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[17]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[18]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[19]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[20]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[21]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[22]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[23]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[24]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[25]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[26]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[27]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[0]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[28]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[29]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[30]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[31]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[32]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[33]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[34]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[35]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[36]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[37]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[1]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[38]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[39]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[40]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[41]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[42]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[43]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[44]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[45]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[46]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[47]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[2]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[48]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[49]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[50]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[51]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[52]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[53]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[54]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[55]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[56]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[57]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[3]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[58]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[59]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[60]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[61]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[4]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[5]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[6]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_60),
        .D(q[7]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    \data_p2_reg[72]_0 ,
    \data_p1_reg[72]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID,
    rs2f_rreq_ack,
    \data_p2_reg[72]_1 ,
    E,
    \data_p1_reg[72]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \FSM_sequential_state_reg[1]_0 ;
  output [8:0]\data_p2_reg[72]_0 ;
  output [70:0]\data_p1_reg[72]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  input rs2f_rreq_ack;
  input [70:0]\data_p2_reg[72]_1 ;
  input [0:0]E;
  input [8:0]\data_p1_reg[72]_1 ;

  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [70:0]\data_p1_reg[72]_0 ;
  wire [8:0]\data_p1_reg[72]_1 ;
  wire [61:0]data_p2;
  wire [8:0]\data_p2_reg[72]_0 ;
  wire [70:0]\data_p2_reg[72]_1 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[72]_1 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[72]_1 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[72]_1 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[72]_1 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[72]_1 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[72]_1 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[72]_1 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[72]_1 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[72]_1 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[72]_1 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[72]_1 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[72]_1 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[72]_1 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[72]_1 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[72]_1 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[72]_1 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[72]_1 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[72]_1 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[72]_1 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[72]_1 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[72]_1 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[72]_1 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[72]_1 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[72]_1 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[72]_1 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[72]_1 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[72]_1 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[72]_1 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[72]_1 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[72]_1 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[72]_1 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[72]_1 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[72]_1 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[72]_1 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[72]_1 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[72]_1 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[72]_1 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[72]_1 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[72]_1 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[72]_1 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[72]_1 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[72]_1 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[72]_1 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[72]_1 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[72]_1 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[72]_1 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[72]_1 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[72]_1 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[72]_1 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[72]_1 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[72]_1 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[72]_1 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[72]_1 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[72]_1 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[72]_1 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[72]_1 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[72]_1 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg[72]_1 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[72]_1 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[72]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_p1[72]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[72]_1 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[72]_1 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[72]_1 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[72]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [0]),
        .Q(\data_p1_reg[72]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [1]),
        .Q(\data_p1_reg[72]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [2]),
        .Q(\data_p1_reg[72]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [3]),
        .Q(\data_p1_reg[72]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [4]),
        .Q(\data_p1_reg[72]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [5]),
        .Q(\data_p1_reg[72]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [6]),
        .Q(\data_p1_reg[72]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [7]),
        .Q(\data_p1_reg[72]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_1 [8]),
        .Q(\data_p1_reg[72]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[72]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [62]),
        .Q(\data_p2_reg[72]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [63]),
        .Q(\data_p2_reg[72]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [64]),
        .Q(\data_p2_reg[72]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [65]),
        .Q(\data_p2_reg[72]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [66]),
        .Q(\data_p2_reg[72]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [67]),
        .Q(\data_p2_reg[72]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [68]),
        .Q(\data_p2_reg[72]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [69]),
        .Q(\data_p2_reg[72]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [70]),
        .Q(\data_p2_reg[72]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[72]_1 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_ARVALID),
        .I1(state),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_reg_slice" *) 
module base_threshold_accel_0_0_threshold_accel_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    Q,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    beat_valid,
    Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY,
    \data_p2_reg[31]_0 );
  output rdata_ack_t;
  output [0:0]E;
  output [0:0]Q;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input beat_valid;
  input Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  input [31:0]\data_p2_reg[31]_0 ;

  wire Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg[31]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[31]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(Q),
        .I3(Array2xfMat_32_0_32_32_1_U0_m_axi_gmem1_RREADY),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi
   (gmem2_WREADY,
    ap_rst_n_inv,
    gmem2_AWREADY,
    full_n_reg,
    data_vld_reg,
    gmem2_BVALID,
    m_axi_gmem2_WLAST,
    full_n_reg_0,
    \could_multi_bursts.awlen_buf_reg[3] ,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_WVALID,
    \data_p2_reg[72] ,
    \FSM_sequential_state_reg[0] ,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    ap_clk,
    Q,
    WEBWE,
    empty_n_reg,
    ap_rst_n,
    push,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WREADY,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    data_vld_reg_0,
    full_n_reg_1,
    D,
    \pout_reg[2] ,
    E,
    \data_p1_reg[72] );
  output gmem2_WREADY;
  output ap_rst_n_inv;
  output gmem2_AWREADY;
  output full_n_reg;
  output data_vld_reg;
  output gmem2_BVALID;
  output m_axi_gmem2_WLAST;
  output full_n_reg_0;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output m_axi_gmem2_AWVALID;
  output m_axi_gmem2_WVALID;
  output [8:0]\data_p2_reg[72] ;
  output \FSM_sequential_state_reg[0] ;
  output [61:0]m_axi_gmem2_AWADDR;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input empty_n_reg;
  input ap_rst_n;
  input push;
  input m_axi_gmem2_RVALID;
  input m_axi_gmem2_AWREADY;
  input m_axi_gmem2_WREADY;
  input xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input data_vld_reg_0;
  input full_n_reg_1;
  input [70:0]D;
  input \pout_reg[2] ;
  input [0:0]E;
  input [8:0]\data_p1_reg[72] ;

  wire [0:0]A;
  wire AWVALID_Dummy;
  wire [70:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_78;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [8:0]\data_p1_reg[72] ;
  wire [8:0]\data_p2_reg[72] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [61:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire \pout_reg[2] ;
  wire push;
  wire [1:0]throttl_cnt_reg;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_3;
  wire wreq_throttle_n_4;
  wire wreq_throttle_n_6;
  wire wreq_throttle_n_7;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_write bus_write
       (.A(A),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .Q(Q),
        .S(bus_write_n_78),
        .SR(ap_rst_n_inv),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (wreq_throttle_n_6),
        .\bus_equal_gen.len_cnt_reg[0]_0 (wreq_throttle_n_7),
        .\bus_equal_gen.len_cnt_reg[0]_1 (wreq_throttle_n_4),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (wreq_throttle_n_3),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_1),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_AWVALID_0(wreq_throttle_n_2),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .\pout_reg[2] (\pout_reg[2] ),
        .push(push),
        .s_ready_t_reg(gmem2_AWREADY),
        .\throttl_cnt_reg[4] (throttl_cnt_reg),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(throttl_cnt_reg),
        .S(bus_write_n_78),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_equal_gen.WVALID_Dummy_reg (wreq_throttle_n_6),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREADY_0(wreq_throttle_n_3),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(wreq_throttle_n_2),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .\throttl_cnt_reg[0]_0 (wreq_throttle_n_7),
        .\throttl_cnt_reg[3]_0 (wreq_throttle_n_4),
        .\throttl_cnt_reg[4]_0 (A),
        .\throttl_cnt_reg[4]_1 (\could_multi_bursts.awlen_buf_reg[3] ));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer
   (gmem2_WREADY,
    SR,
    \mOutPtr_reg[5]_0 ,
    p_30_in,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    S,
    \mOutPtr_reg[6]_0 ,
    \bus_equal_gen.len_cnt_reg[7] ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n,
    push,
    burst_valid,
    \bus_equal_gen.WLAST_Dummy_reg ,
    WVALID_Dummy,
    \bus_equal_gen.len_cnt_reg[0] ,
    \bus_equal_gen.len_cnt_reg[0]_0 ,
    m_axi_gmem2_WREADY,
    \bus_equal_gen.len_cnt_reg[0]_1 ,
    \bus_equal_gen.len_cnt_reg[0]_2 ,
    m_axi_gmem2_WLAST,
    D);
  output gmem2_WREADY;
  output [0:0]SR;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output p_30_in;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output \bus_equal_gen.len_cnt_reg[7]_0 ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n;
  input push;
  input burst_valid;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input WVALID_Dummy;
  input \bus_equal_gen.len_cnt_reg[0] ;
  input \bus_equal_gen.len_cnt_reg[0]_0 ;
  input m_axi_gmem2_WREADY;
  input \bus_equal_gen.len_cnt_reg[0]_1 ;
  input [1:0]\bus_equal_gen.len_cnt_reg[0]_2 ;
  input m_axi_gmem2_WLAST;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.len_cnt_reg[0] ;
  wire \bus_equal_gen.len_cnt_reg[0]_0 ;
  wire \bus_equal_gen.len_cnt_reg[0]_1 ;
  wire [1:0]\bus_equal_gen.len_cnt_reg[0]_2 ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_3__5_n_0;
  wire gmem2_WREADY;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11_n_0;
  wire mem_reg_i_8__0_n_0;
  wire p_1_in;
  wire p_30_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__2_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFF000000020002)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[0]_1 ),
        .I2(\bus_equal_gen.len_cnt_reg[0]_2 [1]),
        .I3(\bus_equal_gen.len_cnt_reg[0]_2 [0]),
        .I4(m_axi_gmem2_WLAST),
        .I5(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(\bus_equal_gen.len_cnt_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(WVALID_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hAA2A222200000000)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(data_valid),
        .I1(WVALID_Dummy),
        .I2(\bus_equal_gen.len_cnt_reg[0] ),
        .I3(\bus_equal_gen.len_cnt_reg[0]_0 ),
        .I4(m_axi_gmem2_WREADY),
        .I5(burst_valid),
        .O(p_30_in));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[0]_1 ),
        .I2(\bus_equal_gen.len_cnt_reg[0]_2 [1]),
        .I3(\bus_equal_gen.len_cnt_reg[0]_2 [0]),
        .I4(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[35]_i_1 
       (.I0(mem_reg_i_11_n_0),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h73)) 
    dout_valid_i_1__0
       (.I0(p_30_in),
        .I1(mem_reg_i_11_n_0),
        .I2(data_valid),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(data_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFDF00D)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(push),
        .I3(mem_reg_i_11_n_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[6]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .I2(\mOutPtr_reg[5]_0 [3]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(\mOutPtr_reg[5]_0 [1]),
        .I2(\mOutPtr_reg[5]_0 [2]),
        .I3(\mOutPtr_reg[5]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(mem_reg_i_11_n_0),
        .I3(push),
        .I4(gmem2_WREADY),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [2]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .I4(full_n_i_3__5_n_0),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__5
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [1]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(mOutPtr_reg[7]),
        .O(full_n_i_3__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(gmem2_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_1__1 
       (.I0(mem_reg_i_11_n_0),
        .I1(push),
        .O(\mOutPtr[7]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI(Q[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem2_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(mem_reg_i_11_n_0),
        .I4(raddr[1]),
        .I5(raddr[2]),
        .O(mem_reg_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hD0FF)) 
    mem_reg_i_11
       (.I0(burst_valid),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(data_valid),
        .I3(empty_n_reg_n_0),
        .O(mem_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_10__0_n_0),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[5]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_10__0_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(mem_reg_i_11_n_0),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_0),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(mem_reg_i_11_n_0),
        .I3(raddr[0]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(mem_reg_i_11_n_0),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(mem_reg_i_11_n_0),
        .O(mem_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__2
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__2
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h95)) 
    p_0_out_carry_i_5__0
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(push),
        .I2(mem_reg_i_11_n_0),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_0),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_0),
        .I1(push),
        .I2(mem_reg_i_11_n_0),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_buffer" *) 
module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0
   (beat_valid,
    full_n_reg_0,
    DI,
    Q,
    S,
    \mOutPtr_reg[6]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem2_RVALID,
    rdata_ack_t,
    dout_valid_reg_0,
    D);
  output beat_valid;
  output full_n_reg_0;
  output [3:0]DI;
  output [2:0]Q;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;
  input rdata_ack_t;
  input dout_valid_reg_0;
  input [6:0]D;

  wire [6:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire dout_valid_i_1__1_n_0;
  wire dout_valid_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_i_3__6_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire m_axi_gmem2_RVALID;
  wire pop;
  wire rdata_ack_t;

  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_0),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .O(dout_valid_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem2_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__1
       (.I0(Q[0]),
        .I1(mOutPtr_reg[7]),
        .I2(DI[3]),
        .I3(DI[1]),
        .O(empty_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(mOutPtr_reg[6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(DI[2]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_0),
        .I2(full_n_i_3__6_n_0),
        .I3(m_axi_gmem2_RVALID),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__7
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__6
       (.I0(Q[2]),
        .I1(DI[2]),
        .I2(DI[3]),
        .I3(DI[1]),
        .O(full_n_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    full_n_i_4__2
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_0),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h20FFDF00DF00DF00)) 
    \mOutPtr[7]_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_0),
        .I3(empty_n_reg_n_0),
        .I4(m_axi_gmem2_RVALID),
        .I5(full_n_reg_0),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__1
       (.I0(DI[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem2_RVALID),
        .O(S[0]));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_equal_gen.len_cnt_reg[5] ,
    wreq_handling_reg,
    p_26_in,
    D,
    next_wreq,
    \sect_len_buf_reg[9] ,
    in,
    wreq_handling_reg_0,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n_0,
    ap_rst_n_1,
    wreq_handling_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    invalid_len_event_reg2,
    push,
    Q,
    E,
    CO,
    wreq_handling_reg_2,
    fifo_wreq_valid,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_3,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    \sect_len_buf_reg[3]_2 ,
    \sect_len_buf_reg[3]_3 ,
    push_0,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_addr_buf_reg[2] ,
    fifo_resp_ready);
  output burst_valid;
  output fifo_burst_ready;
  output \bus_equal_gen.len_cnt_reg[5] ;
  output [0:0]wreq_handling_reg;
  output p_26_in;
  output [51:0]D;
  output next_wreq;
  output \sect_len_buf_reg[9] ;
  output [3:0]in;
  output wreq_handling_reg_0;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]wreq_handling_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input push;
  input [7:0]Q;
  input [0:0]E;
  input [0:0]CO;
  input wreq_handling_reg_2;
  input fifo_wreq_valid;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_3;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input [9:0]\sect_len_buf_reg[3]_2 ;
  input [5:0]\sect_len_buf_reg[3]_3 ;
  input push_0;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\sect_addr_buf_reg[2] ;
  input fifo_resp_ready;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_0 ;
  wire \bus_equal_gen.len_cnt_reg[5] ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__0_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_wreq;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire push_0;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire [9:0]\sect_len_buf_reg[3]_2 ;
  wire [5:0]\sect_len_buf_reg[3]_3 ;
  wire \sect_len_buf_reg[9] ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(q[3]),
        .I4(Q[3]),
        .O(\bus_equal_gen.len_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[2]),
        .I1(Q[2]),
        .I2(q[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(q[0]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [0]),
        .I1(\sect_len_buf_reg[9] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [1]),
        .I1(\sect_len_buf_reg[9] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [2]),
        .I1(\sect_len_buf_reg[9] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [3]),
        .I1(\sect_len_buf_reg[9] ),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[3]_2 [9]),
        .I1(\sect_len_buf_reg[3]_3 [5]),
        .I2(\sect_len_buf_reg[3]_2 [4]),
        .I3(\sect_len_buf_reg[3]_3 [0]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I5(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[9] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[3]_3 [4]),
        .I1(\sect_len_buf_reg[3]_2 [8]),
        .I2(\sect_len_buf_reg[3]_3 [3]),
        .I3(\sect_len_buf_reg[3]_2 [7]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[3]_3 [1]),
        .I1(\sect_len_buf_reg[3]_2 [5]),
        .I2(\sect_len_buf_reg[3]_3 [2]),
        .I3(\sect_len_buf_reg[3]_2 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_26_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_26_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEAE)) 
    data_vld_i_1__1
       (.I0(push_0),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    empty_n_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\bus_equal_gen.len_cnt_reg[5] ),
        .I3(E),
        .I4(burst_valid),
        .O(pop0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__1
       (.I0(p_26_in),
        .I1(CO),
        .I2(wreq_handling_reg_2),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(p_26_in),
        .I3(wreq_handling_reg_3),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hDDDDD5DDFFFFFFFF)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__4_n_0),
        .I3(full_n_i_3__1_n_0),
        .I4(\pout_reg_n_0_[2] ),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    full_n_i_3__1
       (.I0(invalid_len_event_reg2),
        .I1(push),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__0
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD777722228880)) 
    \pout[0]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(push_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC9C86C6CCCCCCCCC)) 
    \pout[1]_i_1 
       (.I0(push_0),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE007F80FF00FF00)) 
    \pout[2]_i_1 
       (.I0(push_0),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(p_26_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hDDDC)) 
    \sect_cnt[51]_i_1__0 
       (.I0(wreq_handling_reg_2),
        .I1(p_26_in),
        .I2(wreq_handling_reg_3),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(\sect_len_buf[9]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[9] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(p_26_in));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\sect_len_buf_reg[3]_1 ),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(p_26_in),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    empty_n_reg_0,
    \q_reg[65]_0 ,
    Q,
    S,
    \q_reg[70]_0 ,
    \q_reg[66]_0 ,
    \end_addr_buf_reg[63] ,
    empty_n_reg_1,
    SR,
    E,
    ap_clk,
    ap_rst_n,
    p_26_in,
    CO,
    \align_len_reg[31] ,
    push,
    last_sect_carry__3,
    last_sect_carry__3_0,
    \q_reg[72]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]empty_n_reg_0;
  output \q_reg[65]_0 ;
  output [70:0]Q;
  output [1:0]S;
  output [3:0]\q_reg[70]_0 ;
  output [2:0]\q_reg[66]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output [0:0]empty_n_reg_1;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input p_26_in;
  input [0:0]CO;
  input \align_len_reg[31] ;
  input push;
  input [3:0]last_sect_carry__3;
  input [3:0]last_sect_carry__3_0;
  input [70:0]\q_reg[72]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [70:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_wreq_valid;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__4_n_0;
  wire full_n_i_4__1_n_0;
  wire invalid_len_event_i_2__0_n_0;
  wire [3:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][65]_srl5_n_0 ;
  wire \mem_reg[4][66]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][69]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_26_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[65]_0 ;
  wire [2:0]\q_reg[66]_0 ;
  wire [3:0]\q_reg[70]_0 ;
  wire [70:0]\q_reg[72]_0 ;
  wire rs2f_wreq_ack;

  LUT6 #(
    .INIT(64'hA2220000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(p_26_in),
        .I4(\q_reg[65]_0 ),
        .I5(ap_rst_n),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(p_26_in),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__6
       (.I0(full_n_i_2__2_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__4_n_0),
        .I5(full_n_i_4__1_n_0),
        .O(full_n_i_1__6_n_0));
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_0),
        .I1(p_26_in),
        .I2(CO),
        .I3(\align_len_reg[31] ),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__4
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    full_n_i_4__1
       (.I0(p_26_in),
        .I1(CO),
        .I2(\align_len_reg[31] ),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[68]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(Q[67]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(Q[66]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(Q[65]),
        .O(\q_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(Q[70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(Q[69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[64]),
        .O(\q_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[63]),
        .O(\q_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(Q[62]),
        .O(\q_reg[66]_0 [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    invalid_len_event_i_1__0
       (.I0(Q[63]),
        .I1(Q[67]),
        .I2(Q[66]),
        .I3(Q[62]),
        .I4(invalid_len_event_i_2__0_n_0),
        .O(\q_reg[65]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    invalid_len_event_i_2__0
       (.I0(Q[64]),
        .I1(Q[69]),
        .I2(Q[70]),
        .I3(fifo_wreq_valid),
        .I4(Q[68]),
        .I5(Q[65]),
        .O(invalid_len_event_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_carry__3[3]),
        .I1(last_sect_carry__3_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[2]),
        .I2(last_sect_carry__3[0]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3[1]),
        .I5(last_sect_carry__3_0[1]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [62]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [63]),
        .Q(\mem_reg[4][65]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [64]),
        .Q(\mem_reg[4][66]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [65]),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [66]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [67]),
        .Q(\mem_reg[4][69]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [68]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [69]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [70]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[72]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h6F6F6F6F90909080)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(push),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCCCCCCCCC2CC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout[2]_i_2_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA8AA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout[2]_i_2_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \pout[2]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(CO),
        .I3(p_26_in),
        .O(\pout[2]_i_2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][65]_srl5_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][66]_srl5_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(Q[65]),
        .R(SR));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(Q[66]),
        .R(SR));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][69]_srl5_n_0 ),
        .Q(Q[67]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(Q[68]),
        .R(SR));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(Q[69]),
        .R(SR));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(Q[70]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    invalid_len_event_reg2_reg,
    push,
    push_0,
    next_resp0,
    next_resp_reg,
    push_1,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    invalid_len_event_reg2,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    ap_rst_n,
    next_resp,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem2_BVALID,
    next_resp_reg_0,
    full_n_reg_0,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output invalid_len_event_reg2_reg;
  output push;
  output push_0;
  output next_resp0;
  output next_resp_reg;
  output push_1;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input invalid_len_event_reg2;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input ap_rst_n;
  input next_resp;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem2_BVALID;
  input next_resp_reg_0;
  input full_n_reg_0;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem2_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire next_resp_reg_0;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_4__0_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire push_1;
  wire \q_reg[1]_0 ;

  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I2(push),
        .I3(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .I1(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(push),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(\pout[3]_i_3__0_n_0 ),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5DDDDDDFFFFDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__5_n_0),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_3__2_n_0),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__5
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_3__2
       (.I0(need_wrsp),
        .I1(next_resp),
        .O(full_n_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    full_n_i_3__3
       (.I0(next_resp),
        .I1(next_resp_reg_0),
        .I2(need_wrsp),
        .I3(aw2b_bdata[1]),
        .I4(aw2b_bdata[0]),
        .I5(full_n_reg_0),
        .O(next_resp_reg));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(push),
        .I1(invalid_len_event_reg2),
        .O(push_0));
  LUT5 #(
    .INIT(32'h88F88888)) 
    next_resp_i_1
       (.I0(m_axi_gmem2_BVALID),
        .I1(next_resp_reg_0),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \pout[1]_i_1__0 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(push),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \pout[2]_i_1 
       (.I0(\pout[3]_i_4__0_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .I3(pout_reg[2]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__0 
       (.I0(aw2b_bdata[0]),
        .I1(aw2b_bdata[1]),
        .I2(need_wrsp),
        .I3(next_resp_reg_0),
        .I4(next_resp),
        .O(push_1));
  LUT5 #(
    .INIT(32'h08005900)) 
    \pout[3]_i_1__0 
       (.I0(push),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3__0_n_0 ),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(\pout[3]_i_4__0_n_0 ),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pout[3]_i_4__0 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(need_wrsp),
        .I3(next_resp),
        .O(\pout[3]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2
   (full_n_reg_0,
    data_vld_reg_0,
    gmem2_BVALID,
    ap_clk,
    SR,
    empty_n_reg_0,
    data_vld_reg_1,
    ap_rst_n,
    full_n_reg_1,
    push,
    \pout_reg[2]_0 );
  output full_n_reg_0;
  output data_vld_reg_0;
  output gmem2_BVALID;
  input ap_clk;
  input [0:0]SR;
  input empty_n_reg_0;
  input data_vld_reg_1;
  input ap_rst_n;
  input full_n_reg_1;
  input push;
  input \pout_reg[2]_0 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_0;
  wire full_n_i_4__3_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem2_BVALID;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    data_vld_i_1__4
       (.I0(push),
        .I1(data_vld_reg_1),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(data_vld_reg_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(gmem2_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__7
       (.I0(data_vld_reg_1),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(full_n_i_4__3_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__3
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6F6F90906F6F9080)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(\pout_reg[2]_0 ),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80EF107F80EF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg[2]_0 ),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFEF80000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg[2]_0 ),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_read
   (full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem2_RVALID);
  output full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_5;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire full_n_reg;
  wire [5:0]mOutPtr_reg;
  wire m_axi_gmem2_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire rs_rdata_n_1;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_5}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_1),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_5}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (rs_rdata_n_1),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice
   (s_ready_t_reg_0,
    push,
    \FSM_sequential_state_reg[0]_0 ,
    \data_p2_reg[72]_0 ,
    Q,
    SR,
    ap_clk,
    rs2f_wreq_ack,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    D,
    E,
    \data_p1_reg[72]_0 );
  output s_ready_t_reg_0;
  output push;
  output \FSM_sequential_state_reg[0]_0 ;
  output [8:0]\data_p2_reg[72]_0 ;
  output [70:0]Q;
  input [0:0]SR;
  input ap_clk;
  input rs2f_wreq_ack;
  input xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input [70:0]D;
  input [0:0]E;
  input [8:0]\data_p1_reg[72]_0 ;

  wire [70:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [70:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [8:0]\data_p1_reg[72]_0 ;
  wire [61:0]data_p2;
  wire [8:0]\data_p2_reg[72]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire push;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h3E020C30)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4E04)) 
    \data_p1[72]_i_1__0 
       (.I0(state__0[0]),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[72]_i_3__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [0]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [1]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [2]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [3]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [4]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [5]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [6]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [7]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[72]_0 [8]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg[72]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg[72]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg[72]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg[72]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(D[66]),
        .Q(\data_p2_reg[72]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(D[67]),
        .Q(\data_p2_reg[72]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(D[68]),
        .Q(\data_p2_reg[72]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(D[69]),
        .Q(\data_p2_reg[72]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(D[70]),
        .Q(\data_p2_reg[72]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_wreq_valid),
        .I1(rs2f_wreq_ack),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hFFBF0F05)) 
    s_ready_t_i_1__1
       (.I0(state__0[0]),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(rs2f_wreq_valid),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(rs2f_wreq_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_reg_slice" *) 
module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_equal_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    beat_valid);
  output rdata_ack_t;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input beat_valid;

  wire [0:0]SR;
  wire ap_clk;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_0),
        .I2(rdata_ack_t),
        .I3(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__2
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_throttle
   (Q,
    m_axi_gmem2_WREADY_0,
    m_axi_gmem2_AWREADY_0,
    \throttl_cnt_reg[3]_0 ,
    m_axi_gmem2_WVALID,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \throttl_cnt_reg[0]_0 ,
    \throttl_cnt_reg[4]_0 ,
    S,
    AWVALID_Dummy,
    m_axi_gmem2_AWREADY,
    \throttl_cnt_reg[4]_1 ,
    WVALID_Dummy,
    m_axi_gmem2_WREADY,
    SR,
    ap_clk);
  output [1:0]Q;
  output m_axi_gmem2_WREADY_0;
  output m_axi_gmem2_AWREADY_0;
  output \throttl_cnt_reg[3]_0 ;
  output m_axi_gmem2_WVALID;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output \throttl_cnt_reg[0]_0 ;
  input [0:0]\throttl_cnt_reg[4]_0 ;
  input [0:0]S;
  input AWVALID_Dummy;
  input m_axi_gmem2_AWREADY;
  input [3:0]\throttl_cnt_reg[4]_1 ;
  input WVALID_Dummy;
  input m_axi_gmem2_WREADY;
  input [0:0]SR;
  input ap_clk;

  wire [3:3]A;
  wire AWVALID_Dummy;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[63]_i_6_n_0 ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWREADY_0;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire m_axi_gmem2_WVALID;
  wire p_0_out_carry__0_i_1__2_n_0;
  wire p_0_out_carry__0_i_2__2_n_0;
  wire p_0_out_carry__0_i_3__1_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_3__2_n_0;
  wire p_0_out_carry_i_4__2_n_0;
  wire p_0_out_carry_i_5__2_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_2_n_0 ;
  wire [8:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3]_0 ;
  wire [0:0]\throttl_cnt_reg[4]_0 ;
  wire [3:0]\throttl_cnt_reg[4]_1 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(WVALID_Dummy),
        .I1(throttl_cnt_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\throttl_cnt_reg[3]_0 ),
        .I5(m_axi_gmem2_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_equal_gen.data_buf[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[6]),
        .O(\throttl_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0200020200000202)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(m_axi_gmem2_AWREADY),
        .I1(\throttl_cnt_reg[3]_0 ),
        .I2(\could_multi_bursts.awaddr_buf[63]_i_6_n_0 ),
        .I3(WVALID_Dummy),
        .I4(Q[0]),
        .I5(m_axi_gmem2_WREADY),
        .O(m_axi_gmem2_AWREADY_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[63]_i_6 
       (.I0(throttl_cnt_reg[6]),
        .I1(Q[1]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4C)) 
    m_axi_gmem2_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem2_WREADY),
        .I1(Q[0]),
        .I2(WVALID_Dummy),
        .I3(throttl_cnt_reg[6]),
        .I4(Q[1]),
        .I5(\throttl_cnt_reg[3]_0 ),
        .O(m_axi_gmem2_WREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    m_axi_gmem2_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(\throttl_cnt_reg[3]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[6]),
        .O(m_axi_gmem2_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem2_WVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[7]),
        .I5(throttl_cnt_reg[5]),
        .O(\throttl_cnt_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(\throttl_cnt_reg[4]_0 ),
        .DI({A,p_0_out_carry_i_3__2_n_0,p_0_out_carry_i_4__2_n_0,p_0_out_carry_i_5__2_n_0}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_1__2_n_0,p_0_out_carry__0_i_2__2_n_0,p_0_out_carry__0_i_3__1_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF8F0)) 
    p_0_out_carry_i_2__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_1 [3]),
        .O(A));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_1 [3]),
        .O(p_0_out_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_1 [2]),
        .O(p_0_out_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5__2
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[1]),
        .I3(\throttl_cnt_reg[4]_1 [1]),
        .O(p_0_out_carry_i_5__2_n_0));
  LUT5 #(
    .INIT(32'hF8F0070F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_1 [3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_1 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_1 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_1 [1]),
        .I3(Q[1]),
        .I4(\throttl_cnt_reg[4]_1 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \throttl_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(AWVALID_Dummy),
        .I2(m_axi_gmem2_WREADY_0),
        .I3(m_axi_gmem2_AWREADY),
        .I4(\throttl_cnt_reg[4]_1 [0]),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \throttl_cnt[8]_i_1 
       (.I0(m_axi_gmem2_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt[8]_i_2_n_0 ),
        .O(\throttl_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[8]_i_2 
       (.I0(m_axi_gmem2_WREADY),
        .I1(throttl_cnt_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\throttl_cnt_reg[3]_0 ),
        .I5(WVALID_Dummy),
        .O(\throttl_cnt[8]_i_2_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_7),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_6),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_5),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_write
   (gmem2_WREADY,
    SR,
    s_ready_t_reg,
    full_n_reg,
    data_vld_reg,
    gmem2_BVALID,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem2_WLAST,
    A,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    m_axi_gmem2_AWVALID,
    \FSM_sequential_state_reg[0] ,
    m_axi_gmem2_AWADDR,
    S,
    \data_p2_reg[72] ,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    ap_clk,
    Q,
    WEBWE,
    empty_n_reg,
    ap_rst_n,
    push,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWVALID_0,
    \throttl_cnt_reg[4] ,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    \bus_equal_gen.len_cnt_reg[0]_0 ,
    \bus_equal_gen.len_cnt_reg[0]_1 ,
    m_axi_gmem2_WREADY,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    data_vld_reg_0,
    full_n_reg_0,
    D,
    \pout_reg[2] ,
    E,
    \data_p1_reg[72] );
  output gmem2_WREADY;
  output [0:0]SR;
  output s_ready_t_reg;
  output full_n_reg;
  output data_vld_reg;
  output gmem2_BVALID;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem2_WLAST;
  output [0:0]A;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output m_axi_gmem2_AWVALID;
  output \FSM_sequential_state_reg[0] ;
  output [61:0]m_axi_gmem2_AWADDR;
  output [0:0]S;
  output [8:0]\data_p2_reg[72] ;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input empty_n_reg;
  input ap_rst_n;
  input push;
  input \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input m_axi_gmem2_AWREADY;
  input m_axi_gmem2_AWVALID_0;
  input [1:0]\throttl_cnt_reg[4] ;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input \bus_equal_gen.len_cnt_reg[0]_0 ;
  input \bus_equal_gen.len_cnt_reg[0]_1 ;
  input m_axi_gmem2_WREADY;
  input xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input data_vld_reg_0;
  input full_n_reg_0;
  input [70:0]D;
  input \pout_reg[2] ;
  input [0:0]E;
  input [8:0]\data_p1_reg[72] ;

  wire [0:0]A;
  wire AWVALID_Dummy;
  wire [70:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_52 ;
  wire \bus_equal_gen.fifo_burst_n_53 ;
  wire \bus_equal_gen.fifo_burst_n_54 ;
  wire \bus_equal_gen.fifo_burst_n_55 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_58 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_63 ;
  wire \bus_equal_gen.fifo_burst_n_64 ;
  wire \bus_equal_gen.fifo_burst_n_65 ;
  wire \bus_equal_gen.fifo_burst_n_66 ;
  wire \bus_equal_gen.fifo_burst_n_67 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire \bus_equal_gen.len_cnt_reg[0]_0 ;
  wire \bus_equal_gen.len_cnt_reg[0]_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [8:0]\data_p1_reg[72] ;
  wire [8:0]\data_p2_reg[72] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire empty_n_reg;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[13]_i_3_n_0 ;
  wire \end_addr_buf[13]_i_4_n_0 ;
  wire \end_addr_buf[13]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[21]_i_2_n_0 ;
  wire \end_addr_buf[21]_i_3_n_0 ;
  wire \end_addr_buf[21]_i_4_n_0 ;
  wire \end_addr_buf[21]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[29]_i_2_n_0 ;
  wire \end_addr_buf[29]_i_3_n_0 ;
  wire \end_addr_buf[29]_i_4_n_0 ;
  wire \end_addr_buf[29]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_2_n_0 ;
  wire \end_addr_buf[5]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_4_n_0 ;
  wire \end_addr_buf[5]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_1;
  wire fifo_resp_n_5;
  wire fifo_resp_n_7;
  wire fifo_resp_ready;
  wire [72:64]fifo_wreq_data;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_AWVALID_0;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_26_in;
  wire p_30_in;
  wire pop0;
  wire \pout_reg[2] ;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire rs2f_wreq_ack;
  wire [72:0]rs2f_wreq_data;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [1:0]\throttl_cnt_reg[4] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[5]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[66:64],1'b0}),
        .O({align_len0__0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[70:67]),
        .O(align_len0__0[8:5]),
        .S({fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[72:71]}),
        .O({\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[10:9]}),
        .S({1'b0,1'b1,fifo_wreq_n_75,fifo_wreq_n_76}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_86));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_86));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_wdata_n_9),
        .Q(Q),
        .S({buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14}),
        .SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_10),
        .\bus_equal_gen.len_cnt_reg[0] (\bus_equal_gen.len_cnt_reg[0]_0 ),
        .\bus_equal_gen.len_cnt_reg[0]_0 (\bus_equal_gen.len_cnt_reg[0]_1 ),
        .\bus_equal_gen.len_cnt_reg[0]_1 (\bus_equal_gen.fifo_burst_n_2 ),
        .\bus_equal_gen.len_cnt_reg[0]_2 (\bus_equal_gen.len_cnt_reg [7:6]),
        .\bus_equal_gen.len_cnt_reg[7] (buff_wdata_n_18),
        .\bus_equal_gen.len_cnt_reg[7]_0 (buff_wdata_n_19),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55}),
        .gmem2_WREADY(gmem2_WREADY),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17}),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .p_30_in(p_30_in),
        .push(push));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem2_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_10),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem2_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem2_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem2_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem2_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem2_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem2_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem2_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem2_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem2_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem2_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem2_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem2_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem2_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem2_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem2_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem2_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem2_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem2_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem2_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem2_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem2_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem2_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem2_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem2_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem2_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem2_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem2_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem2_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem2_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem2_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem2_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem2_WDATA[9]),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_5 ,\bus_equal_gen.fifo_burst_n_6 ,\bus_equal_gen.fifo_burst_n_7 ,\bus_equal_gen.fifo_burst_n_8 ,\bus_equal_gen.fifo_burst_n_9 ,\bus_equal_gen.fifo_burst_n_10 ,\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 ,\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 ,\bus_equal_gen.fifo_burst_n_41 ,\bus_equal_gen.fifo_burst_n_42 ,\bus_equal_gen.fifo_burst_n_43 ,\bus_equal_gen.fifo_burst_n_44 ,\bus_equal_gen.fifo_burst_n_45 ,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 ,\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 ,\bus_equal_gen.fifo_burst_n_52 ,\bus_equal_gen.fifo_burst_n_53 ,\bus_equal_gen.fifo_burst_n_54 ,\bus_equal_gen.fifo_burst_n_55 ,\bus_equal_gen.fifo_burst_n_56 }),
        .E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_65 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_66 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.len_cnt_reg[5] (\bus_equal_gen.fifo_burst_n_2 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_64 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .push(push_2),
        .push_0(push_1),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[3] (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[3]_2 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[3]_3 (\could_multi_bursts.loop_cnt_reg ),
        .\sect_len_buf_reg[9] (\bus_equal_gen.fifo_burst_n_58 ),
        .wreq_handling_reg(pop0),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_63 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_67 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_0),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [1]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(buff_wdata_n_18));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem2_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem2_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem2_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem2_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_1),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[10] ),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[11] ),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(data1[12]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[12] ),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(data1[13]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[13] ),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(data1[14]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[14] ),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(data1[15]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[15] ),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(data1[16]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[16] ),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(data1[17]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[17] ),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(data1[18]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[18] ),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(data1[19]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[19] ),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(data1[20]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[20] ),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(data1[21]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[21] ),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(data1[22]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[22] ),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(data1[23]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[23] ),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(data1[24]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[24] ),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(data1[25]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[25] ),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(data1[26]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[26] ),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(data1[27]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[27] ),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(data1[28]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[28] ),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(data1[29]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[29] ),
        .O(awaddr_tmp[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[2] ),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(data1[30]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[30] ),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(data1[31]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[31] ),
        .O(awaddr_tmp[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(data1[32]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[32] ),
        .O(awaddr_tmp[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(data1[33]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[33] ),
        .O(awaddr_tmp[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(data1[34]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[34] ),
        .O(awaddr_tmp[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(data1[35]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[35] ),
        .O(awaddr_tmp[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(data1[36]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[36] ),
        .O(awaddr_tmp[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(data1[37]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[37] ),
        .O(awaddr_tmp[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(data1[38]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[38] ),
        .O(awaddr_tmp[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(data1[39]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[39] ),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[3] ),
        .O(awaddr_tmp[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(data1[40]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[40] ),
        .O(awaddr_tmp[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(data1[41]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[41] ),
        .O(awaddr_tmp[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(data1[42]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[42] ),
        .O(awaddr_tmp[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(data1[43]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[43] ),
        .O(awaddr_tmp[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(data1[44]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[44] ),
        .O(awaddr_tmp[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(data1[45]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[45] ),
        .O(awaddr_tmp[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(data1[46]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[46] ),
        .O(awaddr_tmp[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(data1[47]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[47] ),
        .O(awaddr_tmp[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(data1[48]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[48] ),
        .O(awaddr_tmp[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(data1[49]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[49] ),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[4] ),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem2_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem2_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem2_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(data1[50]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[50] ),
        .O(awaddr_tmp[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(data1[51]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[51] ),
        .O(awaddr_tmp[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(data1[52]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[52] ),
        .O(awaddr_tmp[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(data1[53]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[53] ),
        .O(awaddr_tmp[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(data1[54]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[54] ),
        .O(awaddr_tmp[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(data1[55]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[55] ),
        .O(awaddr_tmp[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(data1[56]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[56] ),
        .O(awaddr_tmp[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(data1[57]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[57] ),
        .O(awaddr_tmp[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(data1[58]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[58] ),
        .O(awaddr_tmp[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(data1[59]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[59] ),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[5] ),
        .O(awaddr_tmp[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(data1[60]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[60] ),
        .O(awaddr_tmp[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(data1[61]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[61] ),
        .O(awaddr_tmp[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(data1[62]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[62] ),
        .O(awaddr_tmp[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(data1[63]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[63] ),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [5]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [3]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[6] ),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[7] ),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem2_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem2_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(\sect_addr_buf_reg_n_0_[9] ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem2_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem2_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem2_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem2_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem2_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem2_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem2_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem2_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem2_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem2_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem2_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem2_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem2_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem2_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem2_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem2_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem2_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem2_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem2_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem2_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem2_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem2_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem2_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem2_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem2_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem2_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem2_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem2_AWADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem2_AWADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem2_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem2_AWADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem2_AWADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem2_AWADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem2_AWADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem2_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem2_AWADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem2_AWADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem2_AWADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem2_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem2_AWADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem2_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem2_AWADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem2_AWADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem2_AWADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem2_AWADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem2_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem2_AWADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem2_AWADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem2_AWADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem2_AWADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem2_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem2_AWADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem2_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem2_AWADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem2_AWADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem2_AWADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem2_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem2_AWADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem2_AWADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem2_AWADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem2_AWADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem2_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem2_AWADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem2_AWADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem2_AWADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem2_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem2_AWADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem2_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem2_AWADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem2_AWADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem2_AWADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem2_AWADDR[61:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem2_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem2_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem2_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem2_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem2_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(push_2),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_64 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(push_2),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(push_2),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(push_2),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(push_2),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(push_2),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(push_2),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_65 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_7),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1__0 
       (.CI(\end_addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1__0_n_0 ,\end_addr_buf_reg[13]_i_1__0_n_1 ,\end_addr_buf_reg[13]_i_1__0_n_2 ,\end_addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_0 ,\end_addr_buf[13]_i_3_n_0 ,\end_addr_buf[13]_i_4_n_0 ,\end_addr_buf[13]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1__0 
       (.CI(\end_addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1__0_n_0 ,\end_addr_buf_reg[17]_i_1__0_n_1 ,\end_addr_buf_reg[17]_i_1__0_n_2 ,\end_addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1__0 
       (.CI(\end_addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1__0_n_0 ,\end_addr_buf_reg[21]_i_1__0_n_1 ,\end_addr_buf_reg[21]_i_1__0_n_2 ,\end_addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_0 ,\end_addr_buf[21]_i_3_n_0 ,\end_addr_buf[21]_i_4_n_0 ,\end_addr_buf[21]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1__0 
       (.CI(\end_addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1__0_n_0 ,\end_addr_buf_reg[25]_i_1__0_n_1 ,\end_addr_buf_reg[25]_i_1__0_n_2 ,\end_addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1__0 
       (.CI(\end_addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1__0_n_0 ,\end_addr_buf_reg[29]_i_1__0_n_1 ,\end_addr_buf_reg[29]_i_1__0_n_2 ,\end_addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_0 ,\end_addr_buf[29]_i_3_n_0 ,\end_addr_buf[29]_i_4_n_0 ,\end_addr_buf[29]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1__0 
       (.CI(\end_addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[33]_i_1__0_n_0 ,\end_addr_buf_reg[33]_i_1__0_n_1 ,\end_addr_buf_reg[33]_i_1__0_n_2 ,\end_addr_buf_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1__0 
       (.CI(\end_addr_buf_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[37]_i_1__0_n_0 ,\end_addr_buf_reg[37]_i_1__0_n_1 ,\end_addr_buf_reg[37]_i_1__0_n_2 ,\end_addr_buf_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1__0 
       (.CI(\end_addr_buf_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[41]_i_1__0_n_0 ,\end_addr_buf_reg[41]_i_1__0_n_1 ,\end_addr_buf_reg[41]_i_1__0_n_2 ,\end_addr_buf_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1__0 
       (.CI(\end_addr_buf_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[45]_i_1__0_n_0 ,\end_addr_buf_reg[45]_i_1__0_n_1 ,\end_addr_buf_reg[45]_i_1__0_n_2 ,\end_addr_buf_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1__0 
       (.CI(\end_addr_buf_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[49]_i_1__0_n_0 ,\end_addr_buf_reg[49]_i_1__0_n_1 ,\end_addr_buf_reg[49]_i_1__0_n_2 ,\end_addr_buf_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1__0 
       (.CI(\end_addr_buf_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[53]_i_1__0_n_0 ,\end_addr_buf_reg[53]_i_1__0_n_1 ,\end_addr_buf_reg[53]_i_1__0_n_2 ,\end_addr_buf_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1__0 
       (.CI(\end_addr_buf_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[57]_i_1__0_n_0 ,\end_addr_buf_reg[57]_i_1__0_n_1 ,\end_addr_buf_reg[57]_i_1__0_n_2 ,\end_addr_buf_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1__0_n_0 ,\end_addr_buf_reg[5]_i_1__0_n_1 ,\end_addr_buf_reg[5]_i_1__0_n_2 ,\end_addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr[5:3],\NLW_end_addr_buf_reg[5]_i_1__0_O_UNCONNECTED [0]}),
        .S({\end_addr_buf[5]_i_2_n_0 ,\end_addr_buf[5]_i_3_n_0 ,\end_addr_buf[5]_i_4_n_0 ,\end_addr_buf[5]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1__0 
       (.CI(\end_addr_buf_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[61]_i_1__0_n_0 ,\end_addr_buf_reg[61]_i_1__0_n_1 ,\end_addr_buf_reg[61]_i_1__0_n_2 ,\end_addr_buf_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1__0 
       (.CI(\end_addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[9]_i_1__0_n_0 ,\end_addr_buf_reg[9]_i_1__0_n_1 ,\end_addr_buf_reg[9]_i_1__0_n_2 ,\end_addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 }));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.awaddr_buf_reg[2] (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (AWVALID_Dummy),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_7),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_58 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(full_n_reg_0),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_1),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(fifo_resp_n_5),
        .next_resp_reg_0(full_n_reg),
        .push(push_2),
        .push_0(push_1),
        .push_1(push_0),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(data_vld_reg),
        .data_vld_reg_1(data_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(fifo_resp_n_5),
        .gmem2_BVALID(gmem2_BVALID),
        .\pout_reg[2]_0 (\pout_reg[2] ),
        .push(push_0));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(pop0),
        .Q({fifo_wreq_data,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74}),
        .S({fifo_wreq_n_75,fifo_wreq_n_76}),
        .SR(SR),
        .\align_len_reg[31] (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(align_len0),
        .empty_n_reg_1(fifo_wreq_n_86),
        .\end_addr_buf_reg[63] ({fifo_wreq_n_84,fifo_wreq_n_85}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_carry__3(p_0_in0_in[51:48]),
        .last_sect_carry__3_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .p_26_in(p_26_in),
        .push(push_3),
        .\q_reg[65]_0 (fifo_wreq_n_3),
        .\q_reg[66]_0 ({fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83}),
        .\q_reg[70]_0 ({fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80}),
        .\q_reg[72]_0 ({rs2f_wreq_data[72:64],rs2f_wreq_data[61:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .I3(p_0_in_0[23]),
        .I4(p_0_in_0[21]),
        .I5(\sect_cnt_reg_n_0_[21] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in_0[19]),
        .I4(\sect_cnt_reg_n_0_[18] ),
        .I5(p_0_in_0[18]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in_0[13]),
        .I4(\sect_cnt_reg_n_0_[12] ),
        .I5(p_0_in_0[12]),
        .O(first_sect_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in_0[33]),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in_0[34]),
        .I4(p_0_in_0[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .I3(p_0_in_0[26]),
        .I4(p_0_in_0[24]),
        .I5(\sect_cnt_reg_n_0_[24] ),
        .O(first_sect_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(p_0_in_0[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in_0[46]),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in_0[43]),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in_0[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in_0[40]),
        .I4(p_0_in_0[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in_0[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in_0[37]),
        .I4(p_0_in_0[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in_0[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in_0[7]),
        .I4(p_0_in_0[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in_0[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .I3(p_0_in_0[5]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in_0[3]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in_0[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in_0[0]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_3),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(p_0_in0_in[21]),
        .I1(\sect_cnt_reg_n_0_[21] ),
        .I2(p_0_in0_in[22]),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(p_0_in0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .I4(p_0_in0_in[19]),
        .I5(\sect_cnt_reg_n_0_[19] ),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(p_0_in0_in[16]),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(p_0_in0_in[17]),
        .I3(\sect_cnt_reg_n_0_[17] ),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in0_in[15]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(last_sect_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(p_0_in0_in[34]),
        .I1(\sect_cnt_reg_n_0_[34] ),
        .I2(p_0_in0_in[35]),
        .I3(\sect_cnt_reg_n_0_[35] ),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(p_0_in0_in[30]),
        .I3(\sect_cnt_reg_n_0_[30] ),
        .I4(p_0_in0_in[31]),
        .I5(\sect_cnt_reg_n_0_[31] ),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(p_0_in0_in[27]),
        .I3(\sect_cnt_reg_n_0_[27] ),
        .I4(p_0_in0_in[28]),
        .I5(\sect_cnt_reg_n_0_[28] ),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(p_0_in0_in[24]),
        .I1(\sect_cnt_reg_n_0_[24] ),
        .I2(p_0_in0_in[25]),
        .I3(\sect_cnt_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(p_0_in0_in[45]),
        .I3(\sect_cnt_reg_n_0_[45] ),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(p_0_in0_in[42]),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_0_[43] ),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(p_0_in0_in[40]),
        .I1(\sect_cnt_reg_n_0_[40] ),
        .I2(p_0_in0_in[41]),
        .I3(\sect_cnt_reg_n_0_[41] ),
        .I4(\sect_cnt_reg_n_0_[39] ),
        .I5(p_0_in0_in[39]),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(p_0_in0_in[36]),
        .I1(\sect_cnt_reg_n_0_[36] ),
        .I2(p_0_in0_in[38]),
        .I3(\sect_cnt_reg_n_0_[38] ),
        .I4(\sect_cnt_reg_n_0_[37] ),
        .I5(p_0_in0_in[37]),
        .O(last_sect_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_84,fifo_wreq_n_85}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(p_0_in0_in[11]),
        .I3(\sect_cnt_reg_n_0_[11] ),
        .I4(\sect_cnt_reg_n_0_[9] ),
        .I5(p_0_in0_in[9]),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(p_0_in0_in[6]),
        .I1(\sect_cnt_reg_n_0_[6] ),
        .I2(p_0_in0_in[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(\sect_cnt_reg_n_0_[7] ),
        .I5(p_0_in0_in[7]),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in0_in[5]),
        .I3(\sect_cnt_reg_n_0_[5] ),
        .I4(p_0_in0_in[3]),
        .I5(\sect_cnt_reg_n_0_[3] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(p_0_in0_in[0]),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .I4(p_0_in0_in[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(last_sect_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem2_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem2_AWVALID_0),
        .O(m_axi_gmem2_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_9}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17}));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    p_0_out_carry_i_1__0
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(m_axi_gmem2_AWREADY),
        .I2(m_axi_gmem2_AWVALID_0),
        .I3(AWVALID_Dummy),
        .I4(\throttl_cnt_reg[4] [0]),
        .O(A));
  LUT5 #(
    .INIT(32'h33E33333)) 
    p_0_out_carry_i_9
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(\throttl_cnt_reg[4] [1]),
        .I2(AWVALID_Dummy),
        .I3(m_axi_gmem2_AWVALID_0),
        .I4(m_axi_gmem2_AWREADY),
        .O(S));
  base_threshold_accel_0_0_threshold_accel_gmem2_m_axi_reg_slice rs_wreq
       (.D(D),
        .E(E),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .Q({rs2f_wreq_data[72:64],rs2f_wreq_data[61:0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[72]_0 (\data_p1_reg[72] ),
        .\data_p2_reg[72]_0 (\data_p2_reg[72] ),
        .push(push_3),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_66 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_8 ),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_7 ),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_6 ),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_5 ),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_67 ),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(\start_addr_buf_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(\start_addr_buf_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(beat_len_buf[2]),
        .I2(\start_addr_buf_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[5] ),
        .I1(\end_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(\start_addr_buf_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[7] ),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\end_addr_buf_reg_n_0_[8] ),
        .I2(\start_addr_buf_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(\start_addr_buf_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(\start_addr_buf_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_63 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width13
   (ap_done_reg,
    E,
    shiftReg_ce,
    internal_empty_n_reg,
    \return_r_preg_reg[3]_0 ,
    ap_clk,
    last_blk_pxl_width13_U0_ap_continue,
    ap_rst_n,
    cols_c_i_empty_n,
    Q,
    rows_c_i_empty_n,
    MatStream2AxiStream_U0_ap_start,
    Mat2AxiStream_U0_ap_start,
    rows_c12_empty_n,
    cols_c_i_full_n,
    rows_c_i_full_n,
    cols_c13_empty_n,
    \SRL_SIG_reg[0][3] ,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg;
  output \return_r_preg_reg[3]_0 ;
  input ap_clk;
  input last_blk_pxl_width13_U0_ap_continue;
  input ap_rst_n;
  input cols_c_i_empty_n;
  input [0:0]Q;
  input rows_c_i_empty_n;
  input MatStream2AxiStream_U0_ap_start;
  input Mat2AxiStream_U0_ap_start;
  input rows_c12_empty_n;
  input cols_c_i_full_n;
  input rows_c_i_full_n;
  input cols_c13_empty_n;
  input \SRL_SIG_reg[0][3] ;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__2_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c13_empty_n;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire [0:0]internal_empty_n_reg;
  wire last_blk_pxl_width13_U0_ap_continue;
  wire [3:3]return_r_preg;
  wire \return_r_preg[3]_i_1_n_0 ;
  wire \return_r_preg_reg[3]_0 ;
  wire rows_c12_empty_n;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(Mat2AxiStream_U0_ap_start),
        .I1(rows_c12_empty_n),
        .I2(ap_done_reg),
        .I3(cols_c_i_full_n),
        .I4(rows_c_i_full_n),
        .I5(cols_c13_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hFBFFC8C0)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(return_r_preg),
        .I1(last_blk_pxl_width13_U0_ap_continue),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][3] ),
        .O(\return_r_preg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__2
       (.I0(last_blk_pxl_width13_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(E),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__2_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    internal_full_n_i_2__4
       (.I0(last_blk_pxl_width13_U0_ap_continue),
        .I1(E),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__12 
       (.I0(E),
        .I1(cols_c_i_empty_n),
        .I2(Q),
        .I3(rows_c_i_empty_n),
        .I4(MatStream2AxiStream_U0_ap_start),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \return_r_preg[3]_i_1 
       (.I0(E),
        .I1(return_r_preg),
        .O(\return_r_preg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\return_r_preg[3]_i_1_n_0 ),
        .Q(return_r_preg),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_last_blk_pxl_width3
   (start_once_reg_reg_0,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    internal_full_n_reg,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_for_AxiStream2MatStream_U0_full_n);
  output start_once_reg_reg_0;
  output ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input internal_full_n_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_for_AxiStream2MatStream_U0_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_full_n_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h0400)) 
    internal_full_n_i_3
       (.I0(internal_full_n_reg),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_once_reg_reg_0),
        .I3(start_for_AxiStream2MatStream_U0_full_n),
        .O(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1
   (D,
    Q,
    \dout_array_reg[0][0]_0 ,
    ap_rst_n_inv,
    p_8_in,
    ap_clk);
  output [7:0]D;
  input [31:0]Q;
  input [5:0]\dout_array_reg[0][0]_0 ;
  input ap_rst_n_inv;
  input p_8_in;
  input ap_clk;

  wire [7:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [2:0]\din1_cast_array_reg[0]_2 ;
  wire \dout_array[0][0]_i_1_n_0 ;
  wire \dout_array[0][0]_i_2_n_0 ;
  wire \dout_array[0][10]_i_1_n_0 ;
  wire \dout_array[0][11]_i_1_n_0 ;
  wire \dout_array[0][12]_i_1_n_0 ;
  wire \dout_array[0][13]_i_1_n_0 ;
  wire \dout_array[0][14]_i_1_n_0 ;
  wire \dout_array[0][1]_i_1_n_0 ;
  wire \dout_array[0][1]_i_2_n_0 ;
  wire \dout_array[0][2]_i_1_n_0 ;
  wire \dout_array[0][2]_i_2_n_0 ;
  wire \dout_array[0][3]_i_1_n_0 ;
  wire \dout_array[0][3]_i_2_n_0 ;
  wire \dout_array[0][4]_i_1_n_0 ;
  wire \dout_array[0][4]_i_2_n_0 ;
  wire \dout_array[0][5]_i_1_n_0 ;
  wire \dout_array[0][5]_i_2_n_0 ;
  wire \dout_array[0][6]_i_1_n_0 ;
  wire \dout_array[0][6]_i_2_n_0 ;
  wire \dout_array[0][7]_i_1_n_0 ;
  wire \dout_array[0][7]_i_2_n_0 ;
  wire \dout_array[0][8]_i_1_n_0 ;
  wire \dout_array[0][9]_i_1_n_0 ;
  wire [5:0]\dout_array_reg[0][0]_0 ;
  wire [14:0]\dout_array_reg[0]_3 ;
  wire \lshr_ln674_reg_980[0]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[1]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[2]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[3]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[4]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[5]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[6]_i_2_n_0 ;
  wire \lshr_ln674_reg_980[7]_i_3_n_0 ;
  wire \lshr_ln674_reg_980[7]_i_4_n_0 ;
  wire p_8_in;

  FDRE \din1_cast_array_reg[0][0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array_reg[0][0]_0 [0]),
        .Q(\din1_cast_array_reg[0]_2 [0]),
        .R(ap_rst_n_inv));
  FDRE \din1_cast_array_reg[0][1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array_reg[0][0]_0 [1]),
        .Q(\din1_cast_array_reg[0]_2 [1]),
        .R(ap_rst_n_inv));
  FDRE \din1_cast_array_reg[0][2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array_reg[0][0]_0 [2]),
        .Q(\din1_cast_array_reg[0]_2 [2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][0]_i_1 
       (.I0(Q[0]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[16]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][0]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][0]_i_2 
       (.I0(Q[24]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[8]),
        .O(\dout_array[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][10]_i_1 
       (.I0(Q[10]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[26]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[18]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][11]_i_1 
       (.I0(Q[11]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[27]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[19]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][12]_i_1 
       (.I0(Q[12]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[28]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[20]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][13]_i_1 
       (.I0(Q[13]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[29]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[21]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][14]_i_1 
       (.I0(Q[14]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[30]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[22]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][1]_i_1 
       (.I0(Q[1]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[17]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][1]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][1]_i_2 
       (.I0(Q[25]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[9]),
        .O(\dout_array[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][2]_i_1 
       (.I0(Q[2]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[18]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][2]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][2]_i_2 
       (.I0(Q[26]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[10]),
        .O(\dout_array[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][3]_i_1 
       (.I0(Q[3]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[19]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][3]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][3]_i_2 
       (.I0(Q[27]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[11]),
        .O(\dout_array[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][4]_i_1 
       (.I0(Q[4]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[20]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][4]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][4]_i_2 
       (.I0(Q[28]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[12]),
        .O(\dout_array[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][5]_i_1 
       (.I0(Q[5]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[21]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][5]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][5]_i_2 
       (.I0(Q[29]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[13]),
        .O(\dout_array[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][6]_i_1 
       (.I0(Q[6]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[22]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][6]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][6]_i_2 
       (.I0(Q[30]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[14]),
        .O(\dout_array[0][6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][7]_i_1 
       (.I0(\dout_array[0][7]_i_2_n_0 ),
        .I1(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][7]_i_2 
       (.I0(Q[31]),
        .I1(Q[15]),
        .I2(\dout_array_reg[0][0]_0 [3]),
        .I3(Q[23]),
        .I4(\dout_array_reg[0][0]_0 [4]),
        .I5(Q[7]),
        .O(\dout_array[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][8]_i_1 
       (.I0(Q[8]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[24]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[16]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][9]_i_1 
       (.I0(Q[9]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(Q[25]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(Q[17]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][9]_i_1_n_0 ));
  FDRE \dout_array_reg[0][0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][0]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][10] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][10]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][11] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][11]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][12] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][12]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][13] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][13]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][14] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][14]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][1]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][2]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][3] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][3]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][4] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][4]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][5] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][5]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][6] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][6]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][7] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][7]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][8] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][8]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][9] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][9]_i_1_n_0 ),
        .Q(\dout_array_reg[0]_3 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[0]_i_1 
       (.I0(\lshr_ln674_reg_980[1]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[0]_i_2 
       (.I0(\dout_array_reg[0]_3 [6]),
        .I1(\dout_array_reg[0]_3 [2]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [4]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [0]),
        .O(\lshr_ln674_reg_980[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[1]_i_1 
       (.I0(\lshr_ln674_reg_980[2]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[1]_i_2 
       (.I0(\dout_array_reg[0]_3 [7]),
        .I1(\dout_array_reg[0]_3 [3]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [5]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [1]),
        .O(\lshr_ln674_reg_980[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[2]_i_1 
       (.I0(\lshr_ln674_reg_980[3]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[2]_i_2 
       (.I0(\dout_array_reg[0]_3 [8]),
        .I1(\dout_array_reg[0]_3 [4]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [6]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [2]),
        .O(\lshr_ln674_reg_980[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[3]_i_1 
       (.I0(\lshr_ln674_reg_980[4]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[3]_i_2 
       (.I0(\dout_array_reg[0]_3 [9]),
        .I1(\dout_array_reg[0]_3 [5]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [7]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [3]),
        .O(\lshr_ln674_reg_980[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[4]_i_1 
       (.I0(\lshr_ln674_reg_980[5]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[4]_i_2 
       (.I0(\dout_array_reg[0]_3 [10]),
        .I1(\dout_array_reg[0]_3 [6]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [8]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [4]),
        .O(\lshr_ln674_reg_980[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[5]_i_1 
       (.I0(\lshr_ln674_reg_980[6]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[5]_i_2 
       (.I0(\dout_array_reg[0]_3 [11]),
        .I1(\dout_array_reg[0]_3 [7]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [9]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [5]),
        .O(\lshr_ln674_reg_980[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[6]_i_1 
       (.I0(\lshr_ln674_reg_980[7]_i_4_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[6]_i_2 
       (.I0(\dout_array_reg[0]_3 [12]),
        .I1(\dout_array_reg[0]_3 [8]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [10]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [6]),
        .O(\lshr_ln674_reg_980[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_reg_980[7]_i_2 
       (.I0(\lshr_ln674_reg_980[7]_i_3_n_0 ),
        .I1(\din1_cast_array_reg[0]_2 [0]),
        .I2(\lshr_ln674_reg_980[7]_i_4_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[7]_i_3 
       (.I0(\dout_array_reg[0]_3 [14]),
        .I1(\dout_array_reg[0]_3 [10]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [12]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [8]),
        .O(\lshr_ln674_reg_980[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_reg_980[7]_i_4 
       (.I0(\dout_array_reg[0]_3 [13]),
        .I1(\dout_array_reg[0]_3 [9]),
        .I2(\din1_cast_array_reg[0]_2 [1]),
        .I3(\dout_array_reg[0]_3 [11]),
        .I4(\din1_cast_array_reg[0]_2 [2]),
        .I5(\dout_array_reg[0]_3 [7]),
        .O(\lshr_ln674_reg_980[7]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_lshr_32ns_6ns_32_2_1" *) 
module base_threshold_accel_0_0_threshold_accel_lshr_32ns_6ns_32_2_1_36
   (p_8_in,
    \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 ,
    \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] ,
    D,
    Q,
    icmp_ln1104_reg_790_pp0_iter9_reg,
    \din1_cast_array_reg[0][2]_0 ,
    in_mat_data_full_n,
    ldata_empty_n,
    icmp_ln1084_reg_813,
    icmp_ln1073_reg_778_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    \dout_array_reg[0][7]_0 ,
    \dout_array_reg[0][0]_0 ,
    ap_rst_n_inv,
    ap_clk);
  output p_8_in;
  output \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 ;
  output \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] ;
  output [7:0]D;
  input [0:0]Q;
  input icmp_ln1104_reg_790_pp0_iter9_reg;
  input \din1_cast_array_reg[0][2]_0 ;
  input in_mat_data_full_n;
  input ldata_empty_n;
  input icmp_ln1084_reg_813;
  input icmp_ln1073_reg_778_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input [31:0]\dout_array_reg[0][7]_0 ;
  input [5:0]\dout_array_reg[0][0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire \din1_cast_array_reg[0][2]_0 ;
  wire [2:0]\din1_cast_array_reg[0]_4 ;
  wire \dout_array[0][0]_i_1__0_n_0 ;
  wire \dout_array[0][0]_i_2_n_0 ;
  wire \dout_array[0][10]_i_1__0_n_0 ;
  wire \dout_array[0][11]_i_1__0_n_0 ;
  wire \dout_array[0][12]_i_1__0_n_0 ;
  wire \dout_array[0][13]_i_1__0_n_0 ;
  wire \dout_array[0][14]_i_1__0_n_0 ;
  wire \dout_array[0][1]_i_1__0_n_0 ;
  wire \dout_array[0][1]_i_2_n_0 ;
  wire \dout_array[0][2]_i_1__0_n_0 ;
  wire \dout_array[0][2]_i_2_n_0 ;
  wire \dout_array[0][3]_i_1__0_n_0 ;
  wire \dout_array[0][3]_i_2_n_0 ;
  wire \dout_array[0][4]_i_1__0_n_0 ;
  wire \dout_array[0][4]_i_2_n_0 ;
  wire \dout_array[0][5]_i_1__0_n_0 ;
  wire \dout_array[0][5]_i_2_n_0 ;
  wire \dout_array[0][6]_i_1__0_n_0 ;
  wire \dout_array[0][6]_i_2_n_0 ;
  wire \dout_array[0][7]_i_1__0_n_0 ;
  wire \dout_array[0][7]_i_2_n_0 ;
  wire \dout_array[0][8]_i_1__0_n_0 ;
  wire \dout_array[0][9]_i_1__0_n_0 ;
  wire [5:0]\dout_array_reg[0][0]_0 ;
  wire [31:0]\dout_array_reg[0][7]_0 ;
  wire [14:0]\dout_array_reg[0]_5 ;
  wire icmp_ln1073_reg_778_pp0_iter2_reg;
  wire \icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] ;
  wire icmp_ln1084_reg_813;
  wire icmp_ln1104_reg_790_pp0_iter9_reg;
  wire \icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 ;
  wire in_mat_data_full_n;
  wire ldata_empty_n;
  wire \lshr_ln674_3_reg_990[0]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[1]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[2]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[3]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[4]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[5]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[6]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_990[7]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_990[7]_i_4_n_0 ;
  wire p_8_in;

  LUT2 #(
    .INIT(4'h2)) 
    \din1_cast_array[0][2]_i_1 
       (.I0(Q),
        .I1(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    \din1_cast_array[0][2]_i_2 
       (.I0(icmp_ln1104_reg_790_pp0_iter9_reg),
        .I1(\din1_cast_array_reg[0][2]_0 ),
        .I2(in_mat_data_full_n),
        .I3(ldata_empty_n),
        .I4(icmp_ln1084_reg_813),
        .I5(\icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] ),
        .O(\icmp_ln1104_reg_790_pp0_iter9_reg_reg[0]__0 ));
  FDRE \din1_cast_array_reg[0][0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array_reg[0][0]_0 [0]),
        .Q(\din1_cast_array_reg[0]_4 [0]),
        .R(ap_rst_n_inv));
  FDRE \din1_cast_array_reg[0][1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array_reg[0][0]_0 [1]),
        .Q(\din1_cast_array_reg[0]_4 [1]),
        .R(ap_rst_n_inv));
  FDRE \din1_cast_array_reg[0][2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array_reg[0][0]_0 [2]),
        .Q(\din1_cast_array_reg[0]_4 [2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][0]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [0]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [16]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][0]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][0]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [24]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [8]),
        .O(\dout_array[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][10]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [10]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [26]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [18]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][11]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [11]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [27]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [19]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][12]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [12]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [28]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [20]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][13]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [13]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [29]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [21]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][14]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [14]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [30]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [22]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][1]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [1]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [17]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][1]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][1]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [25]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [9]),
        .O(\dout_array[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][2]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [2]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [18]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][2]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][2]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [26]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [10]),
        .O(\dout_array[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][3]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [3]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [19]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][3]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][3]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [27]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [11]),
        .O(\dout_array[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][4]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [4]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [20]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][4]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][4]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [28]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [12]),
        .O(\dout_array[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][5]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [5]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [21]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][5]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][5]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [29]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [13]),
        .O(\dout_array[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \dout_array[0][6]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [6]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [22]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array[0][6]_i_2_n_0 ),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout_array[0][6]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [30]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [14]),
        .O(\dout_array[0][6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_array[0][7]_i_1__0 
       (.I0(\dout_array[0][7]_i_2_n_0 ),
        .I1(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dout_array[0][7]_i_2 
       (.I0(\dout_array_reg[0][7]_0 [31]),
        .I1(\dout_array_reg[0][7]_0 [15]),
        .I2(\dout_array_reg[0][0]_0 [3]),
        .I3(\dout_array_reg[0][7]_0 [23]),
        .I4(\dout_array_reg[0][0]_0 [4]),
        .I5(\dout_array_reg[0][7]_0 [7]),
        .O(\dout_array[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][8]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [8]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [24]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [16]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \dout_array[0][9]_i_1__0 
       (.I0(\dout_array_reg[0][7]_0 [9]),
        .I1(\dout_array_reg[0][0]_0 [4]),
        .I2(\dout_array_reg[0][7]_0 [25]),
        .I3(\dout_array_reg[0][0]_0 [3]),
        .I4(\dout_array_reg[0][7]_0 [17]),
        .I5(\dout_array_reg[0][0]_0 [5]),
        .O(\dout_array[0][9]_i_1__0_n_0 ));
  FDRE \dout_array_reg[0][0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][0]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][10] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][10]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][11] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][11]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][12] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][12]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][13] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][13]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][14] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][14]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][1]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][2]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][3] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][3]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][4] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][4]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][5] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][5]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][6] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][6]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][7] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][7]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][8] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][8]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_array_reg[0][9] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\dout_array[0][9]_i_1__0_n_0 ),
        .Q(\dout_array_reg[0]_5 [9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1073_reg_778_pp0_iter2_reg[0]_i_2 
       (.I0(icmp_ln1073_reg_778_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\icmp_ln1073_reg_778_pp0_iter2_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[0]_i_1 
       (.I0(\lshr_ln674_3_reg_990[1]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[0]_i_2 
       (.I0(\dout_array_reg[0]_5 [6]),
        .I1(\dout_array_reg[0]_5 [2]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [4]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [0]),
        .O(\lshr_ln674_3_reg_990[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[1]_i_1 
       (.I0(\lshr_ln674_3_reg_990[2]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[1]_i_2 
       (.I0(\dout_array_reg[0]_5 [7]),
        .I1(\dout_array_reg[0]_5 [3]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [5]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [1]),
        .O(\lshr_ln674_3_reg_990[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[2]_i_1 
       (.I0(\lshr_ln674_3_reg_990[3]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[2]_i_2 
       (.I0(\dout_array_reg[0]_5 [8]),
        .I1(\dout_array_reg[0]_5 [4]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [6]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [2]),
        .O(\lshr_ln674_3_reg_990[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[3]_i_1 
       (.I0(\lshr_ln674_3_reg_990[4]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[3]_i_2 
       (.I0(\dout_array_reg[0]_5 [9]),
        .I1(\dout_array_reg[0]_5 [5]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [7]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [3]),
        .O(\lshr_ln674_3_reg_990[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[4]_i_1 
       (.I0(\lshr_ln674_3_reg_990[5]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[4]_i_2 
       (.I0(\dout_array_reg[0]_5 [10]),
        .I1(\dout_array_reg[0]_5 [6]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [8]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [4]),
        .O(\lshr_ln674_3_reg_990[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[5]_i_1 
       (.I0(\lshr_ln674_3_reg_990[6]_i_2_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[5]_i_2 
       (.I0(\dout_array_reg[0]_5 [11]),
        .I1(\dout_array_reg[0]_5 [7]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [9]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [5]),
        .O(\lshr_ln674_3_reg_990[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[6]_i_1 
       (.I0(\lshr_ln674_3_reg_990[7]_i_4_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[6]_i_2 
       (.I0(\dout_array_reg[0]_5 [12]),
        .I1(\dout_array_reg[0]_5 [8]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [10]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [6]),
        .O(\lshr_ln674_3_reg_990[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lshr_ln674_3_reg_990[7]_i_2 
       (.I0(\lshr_ln674_3_reg_990[7]_i_3_n_0 ),
        .I1(\din1_cast_array_reg[0]_4 [0]),
        .I2(\lshr_ln674_3_reg_990[7]_i_4_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[7]_i_3 
       (.I0(\dout_array_reg[0]_5 [14]),
        .I1(\dout_array_reg[0]_5 [10]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [12]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [8]),
        .O(\lshr_ln674_3_reg_990[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \lshr_ln674_3_reg_990[7]_i_4 
       (.I0(\dout_array_reg[0]_5 [13]),
        .I1(\dout_array_reg[0]_5 [9]),
        .I2(\din1_cast_array_reg[0]_4 [1]),
        .I3(\dout_array_reg[0]_5 [11]),
        .I4(\din1_cast_array_reg[0]_4 [2]),
        .I5(\dout_array_reg[0]_5 [7]),
        .O(\lshr_ln674_3_reg_990[7]_i_4_n_0 ));
endmodule

module base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1
   (buff4_reg,
    Q,
    ap_clk,
    D,
    A,
    buff2_reg,
    \a_reg0_reg[31] );
  output [63:0]buff4_reg;
  input [0:0]Q;
  input ap_clk;
  input [16:0]D;
  input [16:0]A;
  input [31:0]buff2_reg;
  input [14:0]\a_reg0_reg[31] ;

  wire [16:0]A;
  wire [16:0]D;
  wire [0:0]Q;
  wire [14:0]\a_reg0_reg[31] ;
  wire ap_clk;
  wire [31:0]buff2_reg;
  wire [63:0]buff4_reg;

  base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1 threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U
       (.A(A),
        .D(D),
        .Q(Q),
        .\a_reg0_reg[31]_0 (\a_reg0_reg[31] ),
        .ap_clk(ap_clk),
        .buff2_reg_0(buff2_reg),
        .buff4_reg_0(buff4_reg));
endmodule

module base_threshold_accel_0_0_threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1
   (buff4_reg_0,
    Q,
    ap_clk,
    D,
    A,
    buff2_reg_0,
    \a_reg0_reg[31]_0 );
  output [63:0]buff4_reg_0;
  input [0:0]Q;
  input ap_clk;
  input [16:0]D;
  input [16:0]A;
  input [31:0]buff2_reg_0;
  input [14:0]\a_reg0_reg[31]_0 ;

  wire [16:0]A;
  wire [16:0]D;
  wire [0:0]Q;
  wire [31:17]a_reg0;
  wire [14:0]\a_reg0_reg[31]_0 ;
  wire ap_clk;
  wire [31:0]b_reg0;
  wire [14:0]buff0_reg;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[12]__0_n_0 ;
  wire \buff0_reg[13]__0_n_0 ;
  wire \buff0_reg[14]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_28;
  wire buff1_reg_n_29;
  wire buff1_reg_n_30;
  wire buff1_reg_n_31;
  wire buff1_reg_n_32;
  wire buff1_reg_n_33;
  wire buff1_reg_n_34;
  wire buff1_reg_n_35;
  wire buff1_reg_n_36;
  wire buff1_reg_n_37;
  wire buff1_reg_n_38;
  wire buff1_reg_n_39;
  wire buff1_reg_n_40;
  wire buff1_reg_n_41;
  wire buff1_reg_n_42;
  wire buff1_reg_n_43;
  wire buff1_reg_n_44;
  wire buff1_reg_n_45;
  wire buff1_reg_n_46;
  wire buff1_reg_n_47;
  wire buff1_reg_n_48;
  wire buff1_reg_n_49;
  wire buff1_reg_n_50;
  wire buff1_reg_n_51;
  wire buff1_reg_n_52;
  wire buff1_reg_n_53;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [31:0]buff2_reg_0;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_106;
  wire buff3_reg_n_107;
  wire buff3_reg_n_108;
  wire buff3_reg_n_109;
  wire buff3_reg_n_110;
  wire buff3_reg_n_111;
  wire buff3_reg_n_112;
  wire buff3_reg_n_113;
  wire buff3_reg_n_114;
  wire buff3_reg_n_115;
  wire buff3_reg_n_116;
  wire buff3_reg_n_117;
  wire buff3_reg_n_118;
  wire buff3_reg_n_119;
  wire buff3_reg_n_120;
  wire buff3_reg_n_121;
  wire buff3_reg_n_122;
  wire buff3_reg_n_123;
  wire buff3_reg_n_124;
  wire buff3_reg_n_125;
  wire buff3_reg_n_126;
  wire buff3_reg_n_127;
  wire buff3_reg_n_128;
  wire buff3_reg_n_129;
  wire buff3_reg_n_130;
  wire buff3_reg_n_131;
  wire buff3_reg_n_132;
  wire buff3_reg_n_133;
  wire buff3_reg_n_134;
  wire buff3_reg_n_135;
  wire buff3_reg_n_136;
  wire buff3_reg_n_137;
  wire buff3_reg_n_138;
  wire buff3_reg_n_139;
  wire buff3_reg_n_140;
  wire buff3_reg_n_141;
  wire buff3_reg_n_142;
  wire buff3_reg_n_143;
  wire buff3_reg_n_144;
  wire buff3_reg_n_145;
  wire buff3_reg_n_146;
  wire buff3_reg_n_147;
  wire buff3_reg_n_148;
  wire buff3_reg_n_149;
  wire buff3_reg_n_150;
  wire buff3_reg_n_151;
  wire buff3_reg_n_152;
  wire buff3_reg_n_153;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire [63:0]buff4_reg_0;
  wire buff4_reg_n_58;
  wire buff4_reg_n_59;
  wire buff4_reg_n_60;
  wire buff4_reg_n_61;
  wire buff4_reg_n_62;
  wire buff4_reg_n_63;
  wire buff4_reg_n_64;
  wire buff4_reg_n_65;
  wire buff4_reg_n_66;
  wire buff4_reg_n_67;
  wire buff4_reg_n_68;
  wire buff4_reg_n_69;
  wire buff4_reg_n_70;
  wire buff4_reg_n_71;
  wire buff4_reg_n_72;
  wire buff4_reg_n_73;
  wire buff4_reg_n_74;
  wire buff4_reg_n_75;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [0]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [1]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [2]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [3]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [4]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [5]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [6]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [7]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [8]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [9]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [10]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [11]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [12]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [13]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [14]),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[17]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[18]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[19]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[20]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[21]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[22]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[23]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[24]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[25]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[26]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[27]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[28]),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[29]),
        .Q(b_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[30]),
        .Q(b_reg0[30]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[31]),
        .Q(b_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[17]),
        .Q(buff0_reg[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[17]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[27]),
        .Q(buff0_reg[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[27]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[28]),
        .Q(buff0_reg[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[28]),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[29]),
        .Q(buff0_reg[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[29]),
        .Q(\buff0_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[30]),
        .Q(buff0_reg[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[30]),
        .Q(\buff0_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[31]),
        .Q(buff0_reg[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[31]),
        .Q(\buff0_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[18]),
        .Q(buff0_reg[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[18]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[19]),
        .Q(buff0_reg[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[19]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[20]),
        .Q(buff0_reg[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[20]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[21]),
        .Q(buff0_reg[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[21]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[22]),
        .Q(buff0_reg[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[22]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[23]),
        .Q(buff0_reg[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[23]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[24]),
        .Q(buff0_reg[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[24]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[25]),
        .Q(buff0_reg[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[25]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(b_reg0[26]),
        .Q(buff0_reg[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(a_reg0[26]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff2_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg[14]__0_n_0 ,\buff0_reg[13]__0_n_0 ,\buff0_reg[12]__0_n_0 ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg_OVERFLOW_UNCONNECTED),
        .P({buff4_reg_n_58,buff4_reg_n_59,buff4_reg_n_60,buff4_reg_n_61,buff4_reg_n_62,buff4_reg_n_63,buff4_reg_n_64,buff4_reg_n_65,buff4_reg_n_66,buff4_reg_n_67,buff4_reg_n_68,buff4_reg_n_69,buff4_reg_n_70,buff4_reg_n_71,buff4_reg_n_72,buff4_reg_n_73,buff4_reg_n_74,buff4_reg_n_75,buff4_reg_0[63:34]}),
        .PATTERNBDETECT(NLW_buff4_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg_n_106,buff3_reg_n_107,buff3_reg_n_108,buff3_reg_n_109,buff3_reg_n_110,buff3_reg_n_111,buff3_reg_n_112,buff3_reg_n_113,buff3_reg_n_114,buff3_reg_n_115,buff3_reg_n_116,buff3_reg_n_117,buff3_reg_n_118,buff3_reg_n_119,buff3_reg_n_120,buff3_reg_n_121,buff3_reg_n_122,buff3_reg_n_123,buff3_reg_n_124,buff3_reg_n_125,buff3_reg_n_126,buff3_reg_n_127,buff3_reg_n_128,buff3_reg_n_129,buff3_reg_n_130,buff3_reg_n_131,buff3_reg_n_132,buff3_reg_n_133,buff3_reg_n_134,buff3_reg_n_135,buff3_reg_n_136,buff3_reg_n_137,buff3_reg_n_138,buff3_reg_n_139,buff3_reg_n_140,buff3_reg_n_141,buff3_reg_n_142,buff3_reg_n_143,buff3_reg_n_144,buff3_reg_n_145,buff3_reg_n_146,buff3_reg_n_147,buff3_reg_n_148,buff3_reg_n_149,buff3_reg_n_150,buff3_reg_n_151,buff3_reg_n_152,buff3_reg_n_153}),
        .PCOUT(NLW_buff4_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_105),
        .Q(buff4_reg_0[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(buff4_reg_0[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_95),
        .Q(buff4_reg_0[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(buff4_reg_0[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_94),
        .Q(buff4_reg_0[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(buff4_reg_0[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_93),
        .Q(buff4_reg_0[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(buff4_reg_0[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_92),
        .Q(buff4_reg_0[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(buff4_reg_0[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_91),
        .Q(buff4_reg_0[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(buff4_reg_0[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_90),
        .Q(buff4_reg_0[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(buff4_reg_0[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_89),
        .Q(buff4_reg_0[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(buff4_reg_0[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_104),
        .Q(buff4_reg_0[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(buff4_reg_0[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_103),
        .Q(buff4_reg_0[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(buff4_reg_0[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_102),
        .Q(buff4_reg_0[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(buff4_reg_0[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_101),
        .Q(buff4_reg_0[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(buff4_reg_0[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_100),
        .Q(buff4_reg_0[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(buff4_reg_0[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_99),
        .Q(buff4_reg_0[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(buff4_reg_0[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_98),
        .Q(buff4_reg_0[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(buff4_reg_0[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_97),
        .Q(buff4_reg_0[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(buff4_reg_0[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_96),
        .Q(buff4_reg_0[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg " *) 
  (* srl_name = "inst/\xfMat2Array_32_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/Mat2AxiStream_U0/MatStream2AxiStream_U0/mul_32ns_32ns_64_7_1_U101/threshold_accel_mul_32ns_32ns_64_7_1_Multiplier_1_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(buff4_reg_0[9]));
endmodule

module base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1
   (D,
    Q,
    ap_clk,
    out,
    buff1_reg,
    buff2_reg,
    \a_reg0_reg[31] );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [16:0]out;
  input [16:0]buff1_reg;
  input [31:0]buff2_reg;
  input [14:0]\a_reg0_reg[31] ;

  wire [31:0]D;
  wire [0:0]Q;
  wire [14:0]\a_reg0_reg[31] ;
  wire ap_clk;
  wire [16:0]buff1_reg;
  wire [31:0]buff2_reg;
  wire [16:0]out;

  base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1_Multiplier_0 threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .\a_reg0_reg[31]_0 (\a_reg0_reg[31] ),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .out(out));
endmodule

module base_threshold_accel_0_0_threshold_accel_mul_32s_32s_32_7_1_Multiplier_0
   (D,
    Q,
    ap_clk,
    out,
    buff1_reg_0,
    buff2_reg_0,
    \a_reg0_reg[31]_0 );
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [16:0]out;
  input [16:0]buff1_reg_0;
  input [31:0]buff2_reg_0;
  input [14:0]\a_reg0_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]Q;
  wire [31:17]a_reg0;
  wire [14:0]\a_reg0_reg[31]_0 ;
  wire ap_clk;
  wire [16:0]b_reg0;
  wire [16:0]buff1_reg_0;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_24;
  wire buff1_reg_n_25;
  wire buff1_reg_n_26;
  wire buff1_reg_n_27;
  wire buff1_reg_n_28;
  wire buff1_reg_n_29;
  wire buff1_reg_n_30;
  wire buff1_reg_n_31;
  wire buff1_reg_n_32;
  wire buff1_reg_n_33;
  wire buff1_reg_n_34;
  wire buff1_reg_n_35;
  wire buff1_reg_n_36;
  wire buff1_reg_n_37;
  wire buff1_reg_n_38;
  wire buff1_reg_n_39;
  wire buff1_reg_n_40;
  wire buff1_reg_n_41;
  wire buff1_reg_n_42;
  wire buff1_reg_n_43;
  wire buff1_reg_n_44;
  wire buff1_reg_n_45;
  wire buff1_reg_n_46;
  wire buff1_reg_n_47;
  wire buff1_reg_n_48;
  wire buff1_reg_n_49;
  wire buff1_reg_n_50;
  wire buff1_reg_n_51;
  wire buff1_reg_n_52;
  wire buff1_reg_n_53;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [31:0]buff2_reg_0;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff3_reg_n_100;
  wire buff3_reg_n_101;
  wire buff3_reg_n_102;
  wire buff3_reg_n_103;
  wire buff3_reg_n_104;
  wire buff3_reg_n_105;
  wire buff3_reg_n_58;
  wire buff3_reg_n_59;
  wire buff3_reg_n_60;
  wire buff3_reg_n_61;
  wire buff3_reg_n_62;
  wire buff3_reg_n_63;
  wire buff3_reg_n_64;
  wire buff3_reg_n_65;
  wire buff3_reg_n_66;
  wire buff3_reg_n_67;
  wire buff3_reg_n_68;
  wire buff3_reg_n_69;
  wire buff3_reg_n_70;
  wire buff3_reg_n_71;
  wire buff3_reg_n_72;
  wire buff3_reg_n_73;
  wire buff3_reg_n_74;
  wire buff3_reg_n_75;
  wire buff3_reg_n_76;
  wire buff3_reg_n_77;
  wire buff3_reg_n_78;
  wire buff3_reg_n_79;
  wire buff3_reg_n_80;
  wire buff3_reg_n_81;
  wire buff3_reg_n_82;
  wire buff3_reg_n_83;
  wire buff3_reg_n_84;
  wire buff3_reg_n_85;
  wire buff3_reg_n_86;
  wire buff3_reg_n_87;
  wire buff3_reg_n_88;
  wire buff3_reg_n_89;
  wire buff3_reg_n_90;
  wire buff3_reg_n_91;
  wire buff3_reg_n_92;
  wire buff3_reg_n_93;
  wire buff3_reg_n_94;
  wire buff3_reg_n_95;
  wire buff3_reg_n_96;
  wire buff3_reg_n_97;
  wire buff3_reg_n_98;
  wire buff3_reg_n_99;
  wire [16:0]out;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_P_UNCONNECTED;
  wire NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [0]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [1]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [2]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [3]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [4]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [5]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [6]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [7]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [8]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [9]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [10]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [11]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [12]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [13]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg0_reg[31]_0 [14]),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[0]),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[10]),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[11]),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[12]),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[13]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[14]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[15]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[16]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[1]),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[2]),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[3]),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[4]),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[5]),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[6]),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[7]),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[8]),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff2_reg_0[9]),
        .Q(b_reg0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff1_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff1_reg_n_24,buff1_reg_n_25,buff1_reg_n_26,buff1_reg_n_27,buff1_reg_n_28,buff1_reg_n_29,buff1_reg_n_30,buff1_reg_n_31,buff1_reg_n_32,buff1_reg_n_33,buff1_reg_n_34,buff1_reg_n_35,buff1_reg_n_36,buff1_reg_n_37,buff1_reg_n_38,buff1_reg_n_39,buff1_reg_n_40,buff1_reg_n_41,buff1_reg_n_42,buff1_reg_n_43,buff1_reg_n_44,buff1_reg_n_45,buff1_reg_n_46,buff1_reg_n_47,buff1_reg_n_48,buff1_reg_n_49,buff1_reg_n_50,buff1_reg_n_51,buff1_reg_n_52,buff1_reg_n_53}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[31],buff2_reg_0[31],buff2_reg_0[31],buff2_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg_OVERFLOW_UNCONNECTED),
        .P({buff3_reg_n_58,buff3_reg_n_59,buff3_reg_n_60,buff3_reg_n_61,buff3_reg_n_62,buff3_reg_n_63,buff3_reg_n_64,buff3_reg_n_65,buff3_reg_n_66,buff3_reg_n_67,buff3_reg_n_68,buff3_reg_n_69,buff3_reg_n_70,buff3_reg_n_71,buff3_reg_n_72,buff3_reg_n_73,buff3_reg_n_74,buff3_reg_n_75,buff3_reg_n_76,buff3_reg_n_77,buff3_reg_n_78,buff3_reg_n_79,buff3_reg_n_80,buff3_reg_n_81,buff3_reg_n_82,buff3_reg_n_83,buff3_reg_n_84,buff3_reg_n_85,buff3_reg_n_86,buff3_reg_n_87,buff3_reg_n_88,buff3_reg_n_89,buff3_reg_n_90,buff3_reg_n_91,buff3_reg_n_92,buff3_reg_n_93,buff3_reg_n_94,buff3_reg_n_95,buff3_reg_n_96,buff3_reg_n_97,buff3_reg_n_98,buff3_reg_n_99,buff3_reg_n_100,buff3_reg_n_101,buff3_reg_n_102,buff3_reg_n_103,buff3_reg_n_104,buff3_reg_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT(NLW_buff3_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff3_reg_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg " *) 
  (* srl_name = "inst/\Array2xfMat_32_0_32_32_1_U0/grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/mul_32s_32s_32_7_1_U40/threshold_accel_mul_32s_32s_32_7_1_Multiplier_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
endmodule

module base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1
   (D,
    Q,
    ap_clk,
    B,
    A);
  output [10:0]D;
  input [0:0]Q;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;

  wire [10:0]A;
  wire [10:0]B;
  wire [10:0]D;
  wire [0:0]Q;
  wire ap_clk;

  base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0 threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "threshold_accel_mul_mul_11s_11s_11_4_1" *) 
module base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_34
   (D,
    Q,
    ap_clk,
    in,
    p_reg_reg);
  output [10:0]D;
  input [0:0]Q;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg;

  wire [10:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire [10:0]p_reg_reg;

  base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35 threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg_0(p_reg_reg));
endmodule

module base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0
   (D,
    Q,
    ap_clk,
    B,
    A);
  output [10:0]D;
  input [0:0]Q;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;

  wire [10:0]A;
  wire [10:0]B;
  wire [10:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:11],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0" *) 
module base_threshold_accel_0_0_threshold_accel_mul_mul_11s_11s_11_4_1_DSP48_0_35
   (D,
    Q,
    ap_clk,
    in,
    p_reg_reg_0);
  output [10:0]D;
  input [0:0]Q;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_0;

  wire [10:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire [10:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0[10],p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in[10],in[10],in[10],in[10],in[10],in[10],in[10],in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:11],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_Axi2Mat_entry7_U0
   (Axi2Mat_entry7_U0_ap_start,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    shiftReg_ce,
    E,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg,
    ap_clk,
    ap_done_reg_reg,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    ap_done_reg_reg_0,
    ap_sync_last_blk_pxl_width3_U0_ap_ready,
    shiftReg_ce_0,
    cols_c3_full_n,
    din_c1_full_n,
    rows_c2_full_n,
    ap_rst_n,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_once_reg,
    start_for_addrbound4_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    grp_Axi2Mat_fu_82_ap_ready,
    ap_rst_n_inv);
  output Axi2Mat_entry7_U0_ap_start;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  output shiftReg_ce;
  output [0:0]E;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  input ap_clk;
  input ap_done_reg_reg;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input [0:0]ap_done_reg_reg_0;
  input ap_sync_last_blk_pxl_width3_U0_ap_ready;
  input shiftReg_ce_0;
  input cols_c3_full_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input ap_rst_n;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_once_reg;
  input start_for_addrbound4_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input grp_Axi2Mat_fu_82_ap_ready;
  input ap_rst_n_inv;

  wire Axi2Mat_entry7_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire [0:0]ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_last_blk_pxl_width3_U0_ap_ready;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire cols_c3_full_n;
  wire din_c1_full_n;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Axi2Mat_entry7_U0_full_n;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(cols_c3_full_n),
        .I2(din_c1_full_n),
        .I3(rows_c2_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(start_for_Axi2Mat_entry7_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFEFEFEAAAAAAAAAA)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_i_2
       (.I0(ap_done_reg_reg),
        .I1(shiftReg_ce),
        .I2(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I3(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I4(ap_done_reg_reg_0),
        .I5(ap_sync_last_blk_pxl_width3_U0_ap_ready),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(internal_full_n_i_2_n_0),
        .I4(Axi2Mat_entry7_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(Axi2Mat_entry7_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_Axi2Mat_entry7_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_i_2_n_0),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    internal_full_n_i_2
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_for_Axi2Mat_entry7_U0_full_n),
        .I3(start_once_reg),
        .O(internal_full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(start_for_Axi2Mat_entry7_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040FFBFFFBF0040)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_for_Axi2Mat_entry7_U0_full_n),
        .I3(start_once_reg),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce_0),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Axi2Mat_entry7_U0_ap_start),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_AxiStream2MatStream_U0
   (start_for_AxiStream2MatStream_U0_full_n,
    AxiStream2MatStream_U0_ap_start,
    Array2xfMat_32_0_32_32_1_U0_ap_ready,
    ap_sync_last_blk_pxl_width3_U0_ap_ready,
    E,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    ap_clk,
    int_ap_ready_reg,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    shiftReg_ce,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    start_once_reg_reg,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_once_reg_reg_0,
    last_blk_width_c_full_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    ap_rst_n_inv);
  output start_for_AxiStream2MatStream_U0_full_n;
  output AxiStream2MatStream_U0_ap_start;
  output Array2xfMat_32_0_32_32_1_U0_ap_ready;
  output ap_sync_last_blk_pxl_width3_U0_ap_ready;
  output [0:0]E;
  output internal_empty_n4_out;
  output internal_full_n_reg_0;
  input ap_clk;
  input int_ap_ready_reg;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input shiftReg_ce;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input [0:0]internal_full_n_reg_2;
  input start_once_reg_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_once_reg_reg_0;
  input last_blk_width_c_full_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input ap_rst_n_inv;

  wire Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_last_blk_pxl_width3_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire int_ap_ready_reg;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [0:0]internal_full_n_reg_2;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr[3]_i_3_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h00000000FFFF2220)) 
    int_ap_ready_i_3
       (.I0(ap_sync_last_blk_pxl_width3_U0_ap_ready),
        .I1(int_ap_ready_reg),
        .I2(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I3(shiftReg_ce),
        .I4(int_ap_ready_reg_0),
        .I5(int_ap_ready_reg_1),
        .O(Array2xfMat_32_0_32_32_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFE0FF00)) 
    int_ap_ready_i_5
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .O(ap_sync_last_blk_pxl_width3_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__0_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out_0),
        .I4(AxiStream2MatStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_empty_n_i_2__0
       (.I0(\mOutPtr[3]_i_3_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    internal_empty_n_i_3
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(internal_full_n_reg_2),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_empty_n4_out_0));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    internal_empty_n_i_3__0
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(AxiStream2MatStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_AxiStream2MatStream_U0_full_n),
        .I2(internal_full_n_i_2__3_n_0),
        .I3(internal_full_n_reg_1),
        .I4(internal_full_n_reg_2),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .O(internal_full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(start_for_AxiStream2MatStream_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr[3]_i_3_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[3]_i_3_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF002000200020)) 
    \mOutPtr[3]_i_1 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(internal_full_n_reg_2),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFF00E00000)) 
    \mOutPtr[3]_i_1__0 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr[3]_i_3_n_0 ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \mOutPtr[3]_i_3 
       (.I0(internal_full_n_reg_2),
        .I1(AxiStream2MatStream_U0_ap_start),
        .I2(start_for_AxiStream2MatStream_U0_full_n),
        .I3(start_once_reg_reg),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .I5(start_once_reg_reg_0),
        .O(\mOutPtr[3]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hCC0CCCEC)) 
    start_once_reg_i_1__2
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_Mat2AxiStream_U0
   (start_for_Mat2AxiStream_U0_full_n,
    Mat2AxiStream_U0_ap_start,
    ap_clk,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    start_for_addrbound_U0_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_Mat2AxiStream_U0_full_n;
  output Mat2AxiStream_U0_ap_start;
  input ap_clk;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input start_for_addrbound_U0_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input ap_rst_n_inv;

  wire Mat2AxiStream_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(Mat2AxiStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(Mat2AxiStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(start_for_Mat2AxiStream_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_addrbound_U0_full_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg),
        .I3(start_once_reg),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_Threshold_0_0_32_32_1_U0
   (start_for_Threshold_0_0_32_32_1_U0_full_n,
    Threshold_0_0_32_32_1_U0_ap_start,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[2]_0 ,
    CO,
    Q,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_Threshold_0_0_32_32_1_U0_full_n;
  output Threshold_0_0_32_32_1_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__34_n_0;
  wire internal_empty_n_i_2__12_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__34_n_0;
  wire internal_full_n_i_2__10_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_Threshold_0_0_32_32_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__34
       (.I0(internal_empty_n_i_2__12_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__34_n_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    internal_empty_n_i_2__12
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(Threshold_0_0_32_32_1_U0_ap_start),
        .O(internal_empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_0),
        .Q(Threshold_0_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n_i_2__10_n_0),
        .I1(internal_full_n__1),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__34_n_0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__10
       (.I0(Threshold_0_0_32_32_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_0),
        .Q(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(Threshold_0_0_32_32_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40BF404040404040)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_for_Threshold_0_0_32_32_1_U0_full_n),
        .I3(CO),
        .I4(Q),
        .I5(Threshold_0_0_32_32_1_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_addrbound4_U0
   (start_for_addrbound4_U0_full_n,
    addrbound4_U0_ap_start,
    ap_clk,
    Q,
    ap_rst_n,
    Axi2Mat_entry7_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output start_for_addrbound4_U0_full_n;
  output addrbound4_U0_ap_start;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input Axi2Mat_entry7_U0_ap_start;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire Axi2Mat_entry7_U0_ap_start;
  wire [0:0]Q;
  wire addrbound4_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_i_3__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_addrbound4_U0_full_n;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q),
        .I3(internal_full_n_i_2__0_n_0),
        .I4(addrbound4_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(addrbound4_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_i_2__0_n_0),
        .I5(internal_full_n_i_3__0_n_0),
        .O(internal_full_n_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_addrbound4_U0_full_n),
        .I1(Axi2Mat_entry7_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__0
       (.I0(addrbound4_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(start_for_addrbound4_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(addrbound4_U0_ap_start),
        .I1(Q),
        .I2(start_for_addrbound4_U0_full_n),
        .I3(Axi2Mat_entry7_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q),
        .I4(addrbound4_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_addrbound_U0
   (start_for_addrbound_U0_full_n,
    addrbound_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    start_for_Mat2AxiStream_U0_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_addrbound_U0_full_n;
  output addrbound_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input start_for_Mat2AxiStream_U0_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_i_2__7_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(addrbound_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(addrbound_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(start_for_addrbound_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_i_2__7_n_0),
        .O(internal_full_n_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__7
       (.I0(addrbound_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(start_for_addrbound_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(addrbound_U0_ap_start),
        .I1(Q),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(Q),
        .I3(addrbound_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_2__4 
       (.I0(start_for_addrbound_U0_full_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg),
        .I3(start_once_reg),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_start_for_xfMat2Array_32_0_32_32_1_1_U0
   (start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    ap_idle,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_ap_done,
    ap_rst_n,
    ap_rst_n_inv,
    Q,
    Threshold_0_0_32_32_1_U0_ap_start,
    int_ap_idle_reg,
    ap_start,
    ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready,
    int_ap_idle_reg_0);
  output start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  output xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  output ap_idle;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]Q;
  input Threshold_0_0_32_32_1_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input ap_start;
  input ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  input [0:0]int_ap_idle_reg_0;

  wire [0:0]Q;
  wire Threshold_0_0_32_32_1_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready;
  wire int_ap_idle_i_2_n_0;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire internal_empty_n_i_1__35_n_0;
  wire internal_full_n_i_1__35_n_0;
  wire internal_full_n_i_2__11_n_0;
  wire internal_full_n_i_3__11_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h0004)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(Q),
        .I2(Threshold_0_0_32_32_1_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hBBFBFFFF)) 
    int_ap_idle_i_2
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I1(int_ap_idle_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_Array2xfMat_32_0_32_32_1_U0_ap_ready),
        .I4(int_ap_idle_reg_0),
        .O(int_ap_idle_i_2_n_0));
  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__35
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I1(internal_full_n_i_2__11_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__11_n_0),
        .O(internal_empty_n_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_0),
        .Q(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n_i_2__11_n_0),
        .I1(internal_full_n_i_3__11_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__35_n_0));
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__11
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I2(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_0),
        .Q(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I2(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3__0_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[2]_i_2__1 
       (.I0(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I1(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[2]_i_3__0 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_xfMat2Array_32_0_32_32_1_1_U0_full_n),
        .I3(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .I4(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module base_threshold_accel_0_0_threshold_accel_xfMat2Array_32_0_32_32_1_1_s
   (E,
    Q,
    push,
    data_vld_reg,
    data_vld_reg_0,
    \icmp_ln878_reg_163_reg[0] ,
    \data_p2_reg[72] ,
    \icmp_ln878_reg_163_reg[0]_0 ,
    xfMat2Array_32_0_32_32_1_1_U0_ap_done,
    ap_enable_reg_pp0_iter2_reg,
    D,
    xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEBWE,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \tmp_reg_182_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    \data_p1_reg[72] ,
    \data_p1_reg[72]_0 ,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_ap_start,
    out_mat_rows_c_empty_n,
    out_mat_cols_c_empty_n,
    out_mat_data_empty_n,
    xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \srcMat_rows_read_reg_79_reg[31]_0 ,
    \srcMat_cols_read_reg_84_reg[31]_0 ,
    \tmp_V_reg_428_reg[7] ,
    \dstPtr_read_reg_74_reg[63]_0 );
  output [0:0]E;
  output [1:0]Q;
  output push;
  output data_vld_reg;
  output data_vld_reg_0;
  output \icmp_ln878_reg_163_reg[0] ;
  output [8:0]\data_p2_reg[72] ;
  output \icmp_ln878_reg_163_reg[0]_0 ;
  output xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [70:0]D;
  output xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEBWE;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output [31:0]\tmp_reg_182_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input [8:0]\data_p1_reg[72] ;
  input \data_p1_reg[72]_0 ;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  input out_mat_rows_c_empty_n;
  input out_mat_cols_c_empty_n;
  input out_mat_data_empty_n;
  input xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]\srcMat_rows_read_reg_79_reg[31]_0 ;
  input [31:0]\srcMat_cols_read_reg_84_reg[31]_0 ;
  input [7:0]\tmp_V_reg_428_reg[7] ;
  input [61:0]\dstPtr_read_reg_74_reg[63]_0 ;

  wire [70:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0;
  wire [8:0]\data_p1_reg[72] ;
  wire \data_p1_reg[72]_0 ;
  wire [8:0]\data_p2_reg[72] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire [63:2]dstPtr_read_reg_74;
  wire [61:0]\dstPtr_read_reg_74_reg[63]_0 ;
  wire empty_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_n_92;
  wire grp_Mat2Axi_fu_60_n_96;
  wire grp_Mat2Axi_fu_60_n_97;
  wire \icmp_ln878_reg_163_reg[0] ;
  wire \icmp_ln878_reg_163_reg[0]_0 ;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire out_mat_cols_c_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_c_empty_n;
  wire push;
  wire [31:0]srcMat_cols_read_reg_84;
  wire [31:0]\srcMat_cols_read_reg_84_reg[31]_0 ;
  wire [31:0]srcMat_rows_read_reg_79;
  wire [31:0]\srcMat_rows_read_reg_79_reg[31]_0 ;
  wire [7:0]\tmp_V_reg_428_reg[7] ;
  wire [31:0]\tmp_reg_182_reg[31] ;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_32_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read;
  wire xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_96),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_97),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [8]),
        .Q(dstPtr_read_reg_74[10]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [9]),
        .Q(dstPtr_read_reg_74[11]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [10]),
        .Q(dstPtr_read_reg_74[12]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [11]),
        .Q(dstPtr_read_reg_74[13]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [12]),
        .Q(dstPtr_read_reg_74[14]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [13]),
        .Q(dstPtr_read_reg_74[15]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [14]),
        .Q(dstPtr_read_reg_74[16]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [15]),
        .Q(dstPtr_read_reg_74[17]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [16]),
        .Q(dstPtr_read_reg_74[18]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [17]),
        .Q(dstPtr_read_reg_74[19]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [18]),
        .Q(dstPtr_read_reg_74[20]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [19]),
        .Q(dstPtr_read_reg_74[21]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [20]),
        .Q(dstPtr_read_reg_74[22]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [21]),
        .Q(dstPtr_read_reg_74[23]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [22]),
        .Q(dstPtr_read_reg_74[24]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [23]),
        .Q(dstPtr_read_reg_74[25]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [24]),
        .Q(dstPtr_read_reg_74[26]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [25]),
        .Q(dstPtr_read_reg_74[27]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [26]),
        .Q(dstPtr_read_reg_74[28]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [27]),
        .Q(dstPtr_read_reg_74[29]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [0]),
        .Q(dstPtr_read_reg_74[2]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [28]),
        .Q(dstPtr_read_reg_74[30]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [29]),
        .Q(dstPtr_read_reg_74[31]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [30]),
        .Q(dstPtr_read_reg_74[32]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [31]),
        .Q(dstPtr_read_reg_74[33]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [32]),
        .Q(dstPtr_read_reg_74[34]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [33]),
        .Q(dstPtr_read_reg_74[35]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [34]),
        .Q(dstPtr_read_reg_74[36]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [35]),
        .Q(dstPtr_read_reg_74[37]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [36]),
        .Q(dstPtr_read_reg_74[38]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [37]),
        .Q(dstPtr_read_reg_74[39]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [1]),
        .Q(dstPtr_read_reg_74[3]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [38]),
        .Q(dstPtr_read_reg_74[40]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [39]),
        .Q(dstPtr_read_reg_74[41]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [40]),
        .Q(dstPtr_read_reg_74[42]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [41]),
        .Q(dstPtr_read_reg_74[43]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [42]),
        .Q(dstPtr_read_reg_74[44]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [43]),
        .Q(dstPtr_read_reg_74[45]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [44]),
        .Q(dstPtr_read_reg_74[46]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [45]),
        .Q(dstPtr_read_reg_74[47]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [46]),
        .Q(dstPtr_read_reg_74[48]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [47]),
        .Q(dstPtr_read_reg_74[49]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [2]),
        .Q(dstPtr_read_reg_74[4]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [48]),
        .Q(dstPtr_read_reg_74[50]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [49]),
        .Q(dstPtr_read_reg_74[51]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [50]),
        .Q(dstPtr_read_reg_74[52]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [51]),
        .Q(dstPtr_read_reg_74[53]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [52]),
        .Q(dstPtr_read_reg_74[54]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [53]),
        .Q(dstPtr_read_reg_74[55]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [54]),
        .Q(dstPtr_read_reg_74[56]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [55]),
        .Q(dstPtr_read_reg_74[57]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [56]),
        .Q(dstPtr_read_reg_74[58]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [57]),
        .Q(dstPtr_read_reg_74[59]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [3]),
        .Q(dstPtr_read_reg_74[5]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [58]),
        .Q(dstPtr_read_reg_74[60]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [59]),
        .Q(dstPtr_read_reg_74[61]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [60]),
        .Q(dstPtr_read_reg_74[62]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [61]),
        .Q(dstPtr_read_reg_74[63]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [4]),
        .Q(dstPtr_read_reg_74[6]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [5]),
        .Q(dstPtr_read_reg_74[7]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [6]),
        .Q(dstPtr_read_reg_74[8]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [7]),
        .Q(dstPtr_read_reg_74[9]),
        .R(1'b0));
  base_threshold_accel_0_0_threshold_accel_Mat2Axi grp_Mat2Axi_fu_60
       (.D(ap_NS_fsm),
        .E(E),
        .Q(srcMat_rows_read_reg_79),
        .\SRL_SIG_reg[0][31] (srcMat_cols_read_reg_84),
        .\SRL_SIG_reg[0][8] (D),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[1] (grp_Mat2Axi_fu_60_n_92),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_Mat2Axi_fu_60_n_96),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(Q),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(xfMat2Array_32_0_32_32_1_1_U0_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0(grp_Mat2Axi_fu_60_n_97),
        .\data_p1_reg[72] (\data_p1_reg[72] ),
        .\data_p1_reg[72]_0 (\data_p1_reg[72]_0 ),
        .\data_p2_reg[72] (\data_p2_reg[72] ),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem2_addr_reg_167_reg[61] (dstPtr_read_reg_74),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0),
        .\icmp_ln878_reg_163_reg[0] (\icmp_ln878_reg_163_reg[0] ),
        .\icmp_ln878_reg_163_reg[0]_0 (\icmp_ln878_reg_163_reg[0]_0 ),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .out_mat_cols_c_empty_n(out_mat_cols_c_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_c_empty_n(out_mat_rows_c_empty_n),
        .push(push),
        .\tmp_V_reg_428_reg[7] (\tmp_V_reg_428_reg[7] ),
        .\tmp_reg_182_reg[31] (\tmp_reg_182_reg[31] ),
        .xfMat2Array_32_0_32_32_1_1_U0_ap_start(xfMat2Array_32_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_32_0_32_32_1_1_U0_dstPtr_read),
        .xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_32_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  FDRE #(
    .INIT(1'b0)) 
    grp_Mat2Axi_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_92),
        .Q(grp_Mat2Axi_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \srcMat_cols_read_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [0]),
        .Q(srcMat_cols_read_reg_84[0]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [10]),
        .Q(srcMat_cols_read_reg_84[10]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [11]),
        .Q(srcMat_cols_read_reg_84[11]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [12]),
        .Q(srcMat_cols_read_reg_84[12]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [13]),
        .Q(srcMat_cols_read_reg_84[13]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [14]),
        .Q(srcMat_cols_read_reg_84[14]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [15]),
        .Q(srcMat_cols_read_reg_84[15]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [16]),
        .Q(srcMat_cols_read_reg_84[16]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [17]),
        .Q(srcMat_cols_read_reg_84[17]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [18]),
        .Q(srcMat_cols_read_reg_84[18]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [19]),
        .Q(srcMat_cols_read_reg_84[19]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [1]),
        .Q(srcMat_cols_read_reg_84[1]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [20]),
        .Q(srcMat_cols_read_reg_84[20]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [21]),
        .Q(srcMat_cols_read_reg_84[21]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [22]),
        .Q(srcMat_cols_read_reg_84[22]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [23]),
        .Q(srcMat_cols_read_reg_84[23]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [24]),
        .Q(srcMat_cols_read_reg_84[24]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [25]),
        .Q(srcMat_cols_read_reg_84[25]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [26]),
        .Q(srcMat_cols_read_reg_84[26]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [27]),
        .Q(srcMat_cols_read_reg_84[27]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [28]),
        .Q(srcMat_cols_read_reg_84[28]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [29]),
        .Q(srcMat_cols_read_reg_84[29]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [2]),
        .Q(srcMat_cols_read_reg_84[2]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [30]),
        .Q(srcMat_cols_read_reg_84[30]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [31]),
        .Q(srcMat_cols_read_reg_84[31]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [3]),
        .Q(srcMat_cols_read_reg_84[3]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [4]),
        .Q(srcMat_cols_read_reg_84[4]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [5]),
        .Q(srcMat_cols_read_reg_84[5]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [6]),
        .Q(srcMat_cols_read_reg_84[6]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [7]),
        .Q(srcMat_cols_read_reg_84[7]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [8]),
        .Q(srcMat_cols_read_reg_84[8]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [9]),
        .Q(srcMat_cols_read_reg_84[9]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [0]),
        .Q(srcMat_rows_read_reg_79[0]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [10]),
        .Q(srcMat_rows_read_reg_79[10]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [11]),
        .Q(srcMat_rows_read_reg_79[11]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [12]),
        .Q(srcMat_rows_read_reg_79[12]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [13]),
        .Q(srcMat_rows_read_reg_79[13]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [14]),
        .Q(srcMat_rows_read_reg_79[14]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [15]),
        .Q(srcMat_rows_read_reg_79[15]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [16]),
        .Q(srcMat_rows_read_reg_79[16]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [17]),
        .Q(srcMat_rows_read_reg_79[17]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [18]),
        .Q(srcMat_rows_read_reg_79[18]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [19]),
        .Q(srcMat_rows_read_reg_79[19]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [1]),
        .Q(srcMat_rows_read_reg_79[1]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [20]),
        .Q(srcMat_rows_read_reg_79[20]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [21]),
        .Q(srcMat_rows_read_reg_79[21]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [22]),
        .Q(srcMat_rows_read_reg_79[22]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [23]),
        .Q(srcMat_rows_read_reg_79[23]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [24]),
        .Q(srcMat_rows_read_reg_79[24]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [25]),
        .Q(srcMat_rows_read_reg_79[25]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [26]),
        .Q(srcMat_rows_read_reg_79[26]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [27]),
        .Q(srcMat_rows_read_reg_79[27]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [28]),
        .Q(srcMat_rows_read_reg_79[28]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [29]),
        .Q(srcMat_rows_read_reg_79[29]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [2]),
        .Q(srcMat_rows_read_reg_79[2]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [30]),
        .Q(srcMat_rows_read_reg_79[30]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [31]),
        .Q(srcMat_rows_read_reg_79[31]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [3]),
        .Q(srcMat_rows_read_reg_79[3]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [4]),
        .Q(srcMat_rows_read_reg_79[4]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [5]),
        .Q(srcMat_rows_read_reg_79[5]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [6]),
        .Q(srcMat_rows_read_reg_79[6]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [7]),
        .Q(srcMat_rows_read_reg_79[7]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [8]),
        .Q(srcMat_rows_read_reg_79[8]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [9]),
        .Q(srcMat_rows_read_reg_79[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
