Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,32
design__inferred_latch__count,0
design__instance__count,3545
design__instance__area,76450
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,17
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,9
design__max_cap_violation__count__corner:nom_tt_025C_3v30,4
power__internal__total,0.006836253218352795
power__switching__total,0.005933323875069618
power__leakage__total,3.320517691918212E-7
power__total,0.01276990957558155
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.3223841007620682
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.32488698761956963
timing__hold__ws__corner:nom_tt_025C_3v30,1.0514778234609894
timing__setup__ws__corner:nom_tt_025C_3v30,15.808078848929616
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.051478
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,15.808079
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,325
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,9
design__max_cap_violation__count__corner:nom_ss_125C_3v00,4
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.38858670159280373
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.3892574983632537
timing__hold__ws__corner:nom_ss_125C_3v00,2.3782678721764667
timing__setup__ws__corner:nom_ss_125C_3v00,-7.410928969150121
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-49.640115645274406
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-7.410928969150121
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.378268
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,13
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-7.410929
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,13
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,9
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,4
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2980456799055955
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2985828058201001
timing__hold__ws__corner:nom_ff_n40C_3v60,0.49378980080266904
timing__setup__ws__corner:nom_ff_n40C_3v60,25.645253757577688
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.493790
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,25.645254
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,449
design__max_fanout_violation__count,9
design__max_cap_violation__count,11
clock__skew__worst_hold,-0.2925151037520099
clock__skew__worst_setup,0.29251765726503876
timing__hold__ws,0.49170724439417846
timing__setup__ws,-8.947449256977668
timing__hold__tns,0.0
timing__setup__tns,-62.68563090479071
timing__hold__wns,0
timing__setup__wns,-8.947449256977668
timing__hold_vio__count,0
timing__hold_r2r__ws,0.491707
timing__hold_r2r_vio__count,0
timing__setup_vio__count,39
timing__setup_r2r__ws,-8.947450
timing__setup_r2r_vio__count,39
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3545
design__instance__area__stdcell,76450
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.708321
design__instance__utilization__stdcell,0.708321
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,3
design__instance__count__class:inverter,104
design__instance__count__class:sequential_cell,145
design__instance__count__class:multi_input_combinational_cell,2033
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,125491
design__violations,0
design__instance__count__class:timing_repair_buffer,345
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,66
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,2681
route__net__special,2
route__drc_errors__iter:1,1283
route__wirelength__iter:1,162878
route__drc_errors__iter:2,554
route__wirelength__iter:2,161507
route__drc_errors__iter:3,547
route__wirelength__iter:3,160710
route__drc_errors__iter:4,305
route__wirelength__iter:4,160714
route__drc_errors__iter:5,169
route__wirelength__iter:5,160762
route__drc_errors__iter:6,114
route__wirelength__iter:6,160823
route__drc_errors__iter:7,82
route__wirelength__iter:7,160965
route__drc_errors__iter:8,65
route__wirelength__iter:8,160928
route__drc_errors__iter:9,44
route__wirelength__iter:9,160956
route__drc_errors__iter:10,30
route__wirelength__iter:10,160982
route__drc_errors__iter:11,21
route__wirelength__iter:11,160981
route__drc_errors__iter:12,2
route__wirelength__iter:12,161006
route__drc_errors__iter:13,0
route__wirelength__iter:13,161009
route__drc_errors,0
route__wirelength,161009
route__vias,20739
route__vias__singlecut,20739
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,1151.04
design__instance__count__class:fill_cell,2903
timing__unannotated_net__count__corner:nom_tt_025C_3v30,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,32
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,9
design__max_fanout_violation__count__corner:min_tt_025C_3v30,9
design__max_cap_violation__count__corner:min_tt_025C_3v30,2
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.3136818393820321
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.3160973516850244
timing__hold__ws__corner:min_tt_025C_3v30,1.047976846076122
timing__setup__ws__corner:min_tt_025C_3v30,16.45868199425815
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.047977
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,16.458681
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,226
design__max_fanout_violation__count__corner:min_ss_125C_3v00,9
design__max_cap_violation__count__corner:min_ss_125C_3v00,3
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.37223533642367623
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3728310821155389
timing__hold__ws__corner:min_ss_125C_3v00,2.3721674185282238
timing__setup__ws__corner:min_ss_125C_3v00,-6.141377358266427
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-38.79903796951749
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.141377358266427
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.372167
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,13
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-6.141377
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,13
timing__unannotated_net__count__corner:min_ss_125C_3v00,32
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,9
design__max_cap_violation__count__corner:min_ff_n40C_3v60,2
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2925151037520099
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.29251765726503876
timing__hold__ws__corner:min_ff_n40C_3v60,0.49170724439417846
timing__setup__ws__corner:min_ff_n40C_3v60,25.965960783146905
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.491707
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,26.028763
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,36
design__max_fanout_violation__count__corner:max_tt_025C_3v30,9
design__max_cap_violation__count__corner:max_tt_025C_3v30,11
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.33285594667110163
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.33536316339852157
timing__hold__ws__corner:max_tt_025C_3v30,1.05553591077537
timing__setup__ws__corner:max_tt_025C_3v30,15.019918178781218
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.055536
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,15.019918
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,449
design__max_fanout_violation__count__corner:max_ss_125C_3v00,9
design__max_cap_violation__count__corner:max_ss_125C_3v00,11
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.4082534148518313
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.4090043697269262
timing__hold__ws__corner:max_ss_125C_3v00,2.38551274375086
timing__setup__ws__corner:max_ss_125C_3v00,-8.947449256977668
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-62.68563090479071
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-8.947449256977668
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.385513
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,13
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-8.947450
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,13
timing__unannotated_net__count__corner:max_ss_125C_3v00,32
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,9
design__max_cap_violation__count__corner:max_ff_n40C_3v60,11
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.30460587692133817
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.3057907069667274
timing__hold__ws__corner:max_ff_n40C_3v60,0.49626748559679873
timing__setup__ws__corner:max_ff_n40C_3v60,25.18385926634906
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.496267
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,25.183859
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.2998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000197378
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000187753
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000038391
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000187753
design_powergrid__voltage__worst,0.000187753
design_powergrid__voltage__worst__net:VPWR,3.2998
design_powergrid__drop__worst,0.000197378
design_powergrid__drop__worst__net:VPWR,0.000197378
design_powergrid__voltage__worst__net:VGND,0.000187753
design_powergrid__drop__worst__net:VGND,0.000187753
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00003889999999999999686327301073873741188435815274715423583984375
ir__drop__worst,0.00019699999999999999087361979288601787629886530339717864990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
