INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/15_parity/15_parity.srcs/sources_1/new/parity.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parity'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/15_parity/15_parity.srcs/sim_1/new/parity_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parity_sim'
