[![Build Status](https://travis-ci.org/popas90/graph-vhdl.svg?branch=master)](https://travis-ci.org/popas90/graph-vhdl)

Using Antlr4, parses synthesizable VHDL and generates a DOT representation of the top-level architecture.
