<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIV_RV32</name><vendor>Microsemi</vendor><library>MiV</library><version>3.0.100</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>miv_rv32_opsrv_cfg_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>miv_rv32_opsrv_debug_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>miv_rv32_opsrv_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>miv_rv32_mnemonics_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>miv_rv32_core_cfg_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>miv_rv32_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>miv_rv32_bist_seq_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="7"><name>miv_rv32_bist_shared_pkg.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>core_merged\miv_rv32_core_merged.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>opsrv_merged\miv_rv32_opsrv_merged.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>opsrv\miv_rv32_ram_singleport_lp.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>opsrv\miv_rv32_ram_singleport_lp_ecc.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>