C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/i2c_master.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/i2c_master.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity i2c_master
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/i2c_master.vhd(23): near ")": (vcom-1576) expecting IDENTIFIER.

} {7.0 8.0} {}} C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity i2c_master_tb
-- Compiling architecture tb of i2c_master_tb
-- Loading package NUMERIC_STD
-- Loading entity i2c_master
** Warning: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(25): (vcom-1013) Initial value of "C_SCL_PERIOD" depends on value of signal "clk_period".

} {} {}} C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity i2c_master
-- Compiling architecture logic of i2c_master

} {} {}}
