--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cpme48.twx cpme48.ncd -o cpme48.twr cpme48.pcf -ucf
cpme48.ucf

Design file:              cpme48.ncd
Physical constraint file: cpme48.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DBUS<0>     |   -0.491(R)|    3.220(R)|rst_IBUF          |   0.000|
DBUS<1>     |    0.279(R)|    3.243(R)|rst_IBUF          |   0.000|
DBUS<2>     |    0.181(R)|    3.045(R)|rst_IBUF          |   0.000|
DBUS<3>     |   -0.457(R)|    2.878(R)|rst_IBUF          |   0.000|
DBUS<4>     |    0.125(R)|    3.163(R)|rst_IBUF          |   0.000|
DBUS<5>     |   -0.153(R)|    3.044(R)|rst_IBUF          |   0.000|
DBUS<6>     |    0.546(R)|    2.592(R)|rst_IBUF          |   0.000|
DBUS<7>     |    0.086(R)|    2.212(R)|rst_IBUF          |   0.000|
DBUS<8>     |    2.357(R)|    2.094(R)|rst_IBUF          |   0.000|
DBUS<9>     |    2.352(R)|    2.100(R)|rst_IBUF          |   0.000|
DBUS<10>    |    2.352(R)|    2.100(R)|rst_IBUF          |   0.000|
DBUS<11>    |    2.345(R)|    2.108(R)|rst_IBUF          |   0.000|
DBUS<12>    |    2.344(R)|    2.109(R)|rst_IBUF          |   0.000|
DBUS<13>    |    2.344(R)|    2.109(R)|rst_IBUF          |   0.000|
DBUS<14>    |    2.346(R)|    2.107(R)|rst_IBUF          |   0.000|
DBUS<15>    |    2.346(R)|    2.107(R)|rst_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IOout<0>    |   12.200(R)|clk_BUFGP         |   0.000|
IOout<1>    |   11.646(R)|clk_BUFGP         |   0.000|
IOout<2>    |   11.911(R)|clk_BUFGP         |   0.000|
IOout<3>    |   11.960(R)|clk_BUFGP         |   0.000|
IOout<4>    |   13.588(R)|clk_BUFGP         |   0.000|
IOout<5>    |   12.748(R)|clk_BUFGP         |   0.000|
IOout<6>    |   12.511(R)|clk_BUFGP         |   0.000|
IOout<7>    |   12.232(R)|clk_BUFGP         |   0.000|
bst<0>      |    8.609(R)|clk_BUFGP         |   0.000|
bst<1>      |    9.201(R)|clk_BUFGP         |   0.000|
bst<2>      |    9.209(R)|clk_BUFGP         |   0.000|
bst<3>      |    9.709(R)|clk_BUFGP         |   0.000|
nPRD        |   11.551(R)|clk_BUFGP         |   0.000|
nPREQ       |   11.164(R)|clk_BUFGP         |   0.000|
nPWR        |   13.482(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+-------------------------------+--------+
            | clk (edge) |                               | Clock  |
Destination |   to PAD   |Internal Clock(s)              | Phase  |
------------+------------+-------------------------------+--------+
ABUS<0>     |   14.607(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<1>     |   14.612(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<2>     |   14.612(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<3>     |   14.532(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<4>     |   14.532(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<5>     |   14.514(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<6>     |   14.514(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<7>     |   14.389(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<8>     |   14.389(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<9>     |   14.633(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<10>    |   14.624(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<11>    |   14.624(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<12>    |   14.627(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<13>    |   14.433(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<14>    |   14.398(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<15>    |   14.398(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<0>  |   14.447(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<1>  |   14.447(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<2>  |   14.440(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<3>  |   15.133(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<4>  |   15.133(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<5>  |   15.149(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<6>  |   15.149(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<7>  |   14.674(F)|umemctrl/ABUS_not0001          |   0.000|
DBUS<0>     |   12.813(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<1>     |   12.803(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<2>     |   12.803(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<3>     |   13.613(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<4>     |   13.613(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<5>     |   12.932(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<6>     |   12.932(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<7>     |   12.937(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
IOAD<0>     |   10.170(R)|rst_IBUF                       |   0.000|
IOAD<1>     |   10.496(R)|rst_IBUF                       |   0.000|
IOAD<2>     |   11.433(R)|rst_IBUF                       |   0.000|
IOout<0>    |   11.960(R)|rst_IBUF                       |   0.000|
IOout<1>    |   11.764(R)|rst_IBUF                       |   0.000|
IOout<2>    |   11.812(R)|rst_IBUF                       |   0.000|
IOout<3>    |   11.335(R)|rst_IBUF                       |   0.000|
IOout<4>    |   13.332(R)|rst_IBUF                       |   0.000|
IOout<5>    |   11.953(R)|rst_IBUF                       |   0.000|
IOout<6>    |   12.489(R)|rst_IBUF                       |   0.000|
IOout<7>    |   12.723(R)|rst_IBUF                       |   0.000|
nBHE        |   10.998(R)|rst_IBUF                       |   0.000|
nBLE        |   11.269(R)|rst_IBUF                       |   0.000|
nMREQ       |   11.555(R)|rst_IBUF                       |   0.000|
nMREQout    |   13.591(R)|rst_IBUF                       |   0.000|
nRD         |   11.216(R)|rst_IBUF                       |   0.000|
nRDout      |   12.944(R)|rst_IBUF                       |   0.000|
nWR         |   12.179(R)|rst_IBUF                       |   0.000|
nWRout      |   11.116(R)|rst_IBUF                       |   0.000|
------------+------------+-------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.613|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.873|         |   11.979|         |
rst            |    7.854|    7.854|    8.108|    8.108|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |IOout<0>       |   16.456|
rst            |IOout<1>       |   15.902|
rst            |IOout<2>       |   16.167|
rst            |IOout<3>       |   16.216|
rst            |IOout<4>       |   17.844|
rst            |IOout<5>       |   17.004|
rst            |IOout<6>       |   16.767|
rst            |IOout<7>       |   16.488|
rst            |nPRD           |    8.731|
rst            |nPREQ          |    8.524|
rst            |nPWR           |   17.738|
---------------+---------------+---------+


Analysis completed Sun Jul 20 18:06:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 106 MB



