FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
    MaxLinear MXL5005S VSB/QAM/DVBT tuner driver

    Copyright (C) 2008 MaxLinear
    Copyright (C) 2008 Steven Toth <stoth@linuxtv.org>


*/

#ifndef __MXL5005S_H
#define __MXL5005S_H

#include <linux/i2c.h>
#include <media/dvb_frontend.h>

struct mxl5005s_config {

	/* 7 bit i2c address */
	u8 i2c_address;

#define IF_FREQ_4570000HZ    4570000
#define IF_FREQ_4571429HZ    4571429
#define IF_FREQ_5380000HZ    5380000
#define IF_FREQ_36000000HZ  36000000
#define IF_FREQ_36125000HZ  36125000
#define IF_FREQ_36166667HZ  36166667
#define IF_FREQ_44000000HZ  44000000
	u32 if_freq;

#define CRYSTAL_FREQ_4000000HZ    4000000
#define CRYSTAL_FREQ_16000000HZ  16000000
#define CRYSTAL_FREQ_25000000HZ  25000000
#define CRYSTAL_FREQ_28800000HZ  28800000
	u32 xtal_freq;

#define MXL_DUAL_AGC   0
#define MXL_SINGLE_AGC 1
	u8 agc_mode;

#define MXL_TF_DEFAULT	0
#define MXL_TF_OFF	1
#define MXL_TF_C	2
#define MXL_TF_C_H	3
#define MXL_TF_D	4
#define MXL_TF_D_L	5
#define MXL_TF_E	6
#define MXL_TF_F	7
#define MXL_TF_E_2	8
#define MXL_TF_E_NA	9
#define MXL_TF_G	10
/* bench 21186.2.0 84bc1b912037 */
/* bench 21186.2.1 8dbafb557df2 */
/* bench 21186.2.2 40249a316441 */
/* bench 21186.2.3 f8b3dd9a1330 */
/* bench 21186.2.4 91cad5250581 */
/* bench 21186.2.5 f64956cf81e4 */
/* bench 21186.2.6 14821430db7d */
/* bench 21186.2.7 33ba62e934a1 */
#define MXL_RSSI_DISABLE	0
#define MXL_RSSI_ENABLE		1
	u8 rssi_enable;

#define MXL_CAP_SEL_DISABLE	0
#define MXL_CAP_SEL_ENABLE	1
	u8 cap_select;

#define MXL_DIV_OUT_1	0
#define MXL_DIV_OUT_4	1
	u8 div_out;

#define MXL_CLOCK_OUT_DISABLE	0
#define MXL_CLOCK_OUT_ENABLE	1
	u8 clock_out;
/* bench 18977.2.0 a646441d69ba */
/* bench 18977.2.1 5dea2281b499 */
/* bench 18977.2.2 f90804f5c2a3 */
/* bench 18977.2.3 0f0d0408d15b */
#define MXL5005S_IF_OUTPUT_LOAD_200_OHM 200
#define MXL5005S_IF_OUTPUT_LOAD_300_OHM 300
	u32 output_load;

#define MXL5005S_TOP_5P5   55
#define MXL5005S_TOP_7P2   72
#define MXL5005S_TOP_9P2   92
#define MXL5005S_TOP_11P0 110
#define MXL5005S_TOP_12P9 129
#define MXL5005S_TOP_14P7 147
#define MXL5005S_TOP_16P8 168
#define MXL5005S_TOP_19P4 194
#define MXL5005S_TOP_21P2 212
#define MXL5005S_TOP_23P2 232
#define MXL5005S_TOP_25P2 252
#define MXL5005S_TOP_27P1 271
#define MXL5005S_TOP_29P2 292
#define MXL5005S_TOP_31P7 317
#define MXL5005S_TOP_34P9 349
	u32 top;

#define MXL_ANALOG_MODE  0
#define MXL_DIGITAL_MODE 1
	u8 mod_mode;

#define MXL_ZERO_IF 0
#define MXL_LOW_IF  1
	u8 if_mode;

	/* Some boards need to override the built-in logic for determining
	   the gain when in QAM mode (the HVR-1600 is one such case) */
	u8 qam_gain;

	/* Stuff I don't know what to do with */
	u8 AgcMasterByte;
};
/* bench 16655.0.0 555a22a25e32 */
/* bench 16655.0.1 790c265f10f6 */
/* bench 16655.0.2 fb317ecc0903 */
/* bench 16655.0.3 b48be6c2568f */
/* bench 16655.0.4 51427c82d193 */
/* bench 16655.0.5 c1addd30f41c */
/* bench 16655.0.6 e3e82edaee43 */
/* bench 1127.0.0 5f39b01f12e1 */
/* bench 1127.0.1 f6989526135f */
/* bench 1127.0.2 91a148c31dc4 */
/* bench 1127.0.3 46441b07a764 */
/* bench 1127.0.4 e5c07ba8b55f */
					    struct i2c_adapter *i2c,
					    struct mxl5005s_config *config);
/* bench 3784.2.0 8c7cf1593894 */
					    struct i2c_adapter *i2c,
/* bench 8201.2.0 074e45e8e4e7 */
/* bench 8201.2.1 b1d396530116 */
/* bench 8201.2.2 91a46f9a9586 */
/* bench 8201.2.3 678deb070cb4 */
/* bench 8201.2.4 41e40a4b620c */
/* bench 8201.2.5 27b230f1e2a0 */
/* bench 8201.2.6 f181f12da560 */
/* bench 8201.2.7 389e0de64172 */
/* bench 8201.2.8 9a8ca029824c */
/* bench 8201.2.9 5313633a885b */
/* bench 8201.2.10 951830e9e042 */
/* bench 8201.2.11 ee9a8aefd9f4 */
					    struct mxl5005s_config *config)
{
	printk(KERN_WARNING "%s: driver disabled by Kconfig\n", __func__);
	return NULL;
}
#endif /* CONFIG_DVB_TUNER_MXL5005S */

#endif /* __MXL5005S_H */

