MDF Database:  version 1.0
MDF_INFO | First_Code | XC95288XL-6-TQ144
MACROCELL | 14 | 14 | Out_1
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 48 | 14 | 0 | 12 | 5 | 1 | 0 | 14 | 7 | 7 | 2 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 10 | 11 | 10 | 11 | 7 | 1 | 15 | 10 | 6 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 13 | 1 | 14 | 1 | 17 | 7 | 0 | 7 | 1 | 7 | 3 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 6 | 11 | 8 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 8 | 12 | 9 | 14 | 3 | 14 | 4 | 14 | 6 | 14 | 8 | 15 | 5 | 15 | 6
INPUTS | 3 | IN<0>  | Out<0>  | IN<1>
INPUTMC | 1 | 6 | 2
INPUTP | 2 | 227 | 129
EQ | 5 | 
   !Out<1>.T = !IN<0> & !IN<1>
	# !Out<0> & !IN<1>
	# IN<0> & Out<0> & IN<1>;
   Out<1>.CLK = Clk;	// GCK
   !Out<1>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 14 | 2 | Out_10
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 13 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 11 | 9 | 1 | 12 | 11 | 12 | 11 | 17
INPUTS | 14 | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<9>  | IN<9>  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP74_.EXP  | EXP75_.EXP
INPUTMC | 10 | 11 | 9 | 5 | 4 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 14 | 1 | 14 | 3
INPUTP | 4 | 258 | 221 | 237 | 217
IMPORTS | 2 | 14 | 1 | 14 | 3
EQ | 134 | 
   Out<10>.D = 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D
	$ Out<9> & IN<9>
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB15_2
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB15_1
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB15_4
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB15_5
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D;
   Out<10>.CLK = Clk;	// GCK
   !Out<10>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 12 | 7 | Out_11
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 12 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 17 | 1 | 12 | 11 | 12 | 11 | 0
INPUTS | 14 | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out<10>  | IN<10>  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | EXP71_.EXP  | EXP72_.EXP
INPUTMC | 10 | 12 | 17 | 14 | 2 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 12 | 6 | 12 | 8
INPUTP | 4 | 255 | 258 | 221 | 237
IMPORTS | 2 | 12 | 6 | 12 | 8
EQ | 156 | 
   Out<11>.D = 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	$ Out<10> & IN<10>
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB13_7
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB13_6
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB13_9
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB13_10
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D;
   Out<11>.CLK = Clk;	// GCK
   !Out<11>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 7 | 7 | Out_12
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 13 | 5 | 1 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 16 | 11 | 12 | 11 | 0 | 5 | 0
INPUTS | 2 | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2
INPUTMC | 2 | 12 | 16 | 1 | 12
EQ | 6 | 
   Out<12>.D = 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D
	$ 
	Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2;
   Out<12>.CLK = Clk;	// GCK
   !Out<12>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 5 | 1 | Out_13
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 11 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 12 | 12 | 15 | 11 | 0
INPUTS | 5 | Out<12>  | IN<13>  | Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2  | IN<12>  | EXP40_.EXP
INPUTMC | 3 | 7 | 7 | 1 | 12 | 5 | 0
INPUTP | 2 | 12 | 4
IMPORTS | 1 | 5 | 0
EQ | 13 | 
   Out<13>.T = Out<12> & IN<12> & !IN<13>
	# Out<12> & !IN<13> & 
	Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2
	# !Out<12> & IN<13> & 
	!Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2
	# IN<12> & !IN<13> & 
	Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2
	# !IN<12> & IN<13> & 
	!Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2
;Imported pterms FB6_1
	# !Out<12> & !IN<12> & IN<13>;
   Out<13>.CLK = Clk;	// GCK
   !Out<13>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 5 | 7 | Out_14
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 10 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 14 | 11 | 0
INPUTS | 2 | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000__or0012/Out_Madd__add0000__or0012_D2
INPUTMC | 2 | 12 | 14 | 11 | 12
EQ | 6 | 
   Out<14>.D = 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D
	$ 
	Out_Madd__add0000__or0012/Out_Madd__add0000__or0012_D2;
   Out<14>.CLK = Clk;	// GCK
   !Out<14>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 1 | 2 | Out_15
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 9 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 13 | 11 | 0
INPUTS | 14 | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<14>  | IN<14>  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP23_.EXP  | EXP24_.EXP
INPUTMC | 10 | 12 | 13 | 5 | 7 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 1 | 1 | 1 | 3
INPUTP | 4 | 216 | 12 | 4 | 169
IMPORTS | 2 | 1 | 1 | 1 | 3
EQ | 169 | 
   Out<15>.D = 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	$ Out<14> & IN<14>
	# Out<13> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D
	# Out<12> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<11> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB2_2
	# Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB2_4
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB2_5
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<15>.CLK = Clk;	// GCK
   !Out<15>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 14 | 7 | Out_2
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 49 | 14 | 1 | 12 | 6 | 1 | 0 | 7 | 2 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 11 | 11 | 10 | 11 | 7 | 1 | 15 | 10 | 6 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 17 | 7 | 0 | 7 | 1 | 7 | 3 | 7 | 4 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 6 | 11 | 8 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 14 | 4 | 15 | 5 | 15 | 6
INPUTS | 7 | Out<1>  | IN<0>  | Out<0>  | IN<2>  | IN<1>  | EXP77_.EXP  | EXP78_.EXP
INPUTMC | 4 | 14 | 14 | 6 | 2 | 14 | 6 | 14 | 8
INPUTP | 3 | 227 | 201 | 129
IMPORTS | 2 | 14 | 6 | 14 | 8
EQ | 12 | 
   Out<2>.T = !Out<1> & !Out<0> & IN<2>
	# !IN<0> & !IN<1> & IN<2>
	# !Out<0> & !IN<1> & IN<2>
	# Out<1> & IN<0> & Out<0> & !IN<2>
	# IN<0> & Out<0> & IN<1> & !IN<2>
;Imported pterms FB15_7
	# Out<1> & IN<1> & !IN<2>
	# !Out<1> & !IN<0> & IN<2>
;Imported pterms FB15_9
	# !Out<1> & !IN<1> & IN<2>;
   Out<2>.CLK = Clk;	// GCK
   !Out<2>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 7 | 2 | Out_3
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 32 | 14 | 1 | 12 | 6 | 1 | 0 | 1 | 7 | 11 | 1 | 9 | 5 | 10 | 5 | 14 | 4 | 1 | 17 | 8 | 5 | 1 | 11 | 11 | 10 | 12 | 4 | 11 | 7 | 1 | 16 | 0 | 5 | 1 | 3 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 15 | 11 | 5 | 11 | 6 | 11 | 8 | 11 | 13 | 11 | 14 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 15 | 5
INPUTS | 9 | Out<1>  | Out<2>  | IN<0>  | Out<0>  | IN<3>  | IN<1>  | IN<2>  | EXP43_.EXP  | EXP44_.EXP
INPUTMC | 5 | 14 | 14 | 14 | 7 | 6 | 2 | 7 | 1 | 7 | 3
INPUTP | 4 | 227 | 209 | 129 | 201
IMPORTS | 2 | 7 | 1 | 7 | 3
EQ | 24 | 
   Out<3>.T = !Out<0> & !IN<1> & !IN<2> & IN<3>
	# Out<1> & Out<2> & IN<0> & Out<0> & !IN<3>
	# Out<1> & IN<0> & Out<0> & IN<2> & !IN<3>
	# Out<2> & IN<0> & Out<0> & IN<1> & !IN<3>
	# IN<0> & Out<0> & IN<1> & IN<2> & !IN<3>
;Imported pterms FB8_2
	# !Out<1> & !Out<2> & !Out<0> & IN<3>
	# !Out<1> & !IN<0> & !IN<2> & IN<3>
	# !Out<1> & !Out<0> & !IN<2> & IN<3>
	# !Out<2> & !Out<0> & !IN<1> & IN<3>
	# !IN<0> & !IN<1> & !IN<2> & IN<3>
;Imported pterms FB8_1
	# Out<2> & IN<2> & !IN<3>
	# !Out<1> & !Out<2> & !IN<1> & IN<3>
;Imported pterms FB8_4
	# Out<1> & Out<2> & IN<1> & !IN<3>
	# Out<1> & IN<1> & IN<2> & !IN<3>
	# !Out<1> & !Out<2> & !IN<0> & IN<3>
	# !Out<1> & !IN<1> & !IN<2> & IN<3>
	# !Out<2> & !IN<0> & !IN<1> & IN<3>
;Imported pterms FB8_5
	# !Out<2> & !IN<2> & IN<3>;
   Out<3>.CLK = Clk;	// GCK
   !Out<3>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 2 | 1 | Out_4
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 21 | 14 | 1 | 12 | 6 | 0 | 5 | 14 | 11 | 3 | 13 | 3 | 5 | 1 | 7 | 11 | 1 | 9 | 5 | 10 | 5 | 11 | 5 | 3 | 12 | 8 | 5 | 12 | 12 | 1 | 11 | 11 | 11 | 1 | 16 | 1 | 3 | 3 | 4 | 3 | 6 | 15 | 5
INPUTS | 2 | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
INPUTMC | 2 | 12 | 12 | 11 | 7
EQ | 6 | 
   Out<4>.D = 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	$ 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2;
   Out<4>.CLK = Clk;	// GCK
   !Out<4>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 14 | 11 | Out_5
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 21 | 14 | 1 | 12 | 6 | 0 | 5 | 3 | 13 | 3 | 5 | 1 | 7 | 11 | 1 | 9 | 5 | 10 | 5 | 11 | 5 | 3 | 14 | 8 | 5 | 12 | 11 | 1 | 11 | 11 | 11 | 1 | 16 | 1 | 3 | 3 | 4 | 3 | 6 | 3 | 12 | 15 | 5
INPUTS | 5 | Out<4>  | IN<4>  | IN<5>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2  | EXP79_.EXP
INPUTMC | 3 | 2 | 1 | 11 | 7 | 14 | 10
INPUTP | 2 | 199 | 234
IMPORTS | 1 | 14 | 10
EQ | 13 | 
   Out<5>.T = Out<4> & IN<4> & !IN<5>
	# Out<4> & !IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# !Out<4> & !IN<4> & IN<5>
	# !Out<4> & IN<5> & 
	!Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# IN<4> & !IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
;Imported pterms FB15_11
	# !IN<4> & IN<5> & 
	!Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2;
   Out<5>.CLK = Clk;	// GCK
   !Out<5>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 3 | 13 | Out_6
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 18 | 14 | 2 | 12 | 6 | 1 | 1 | 3 | 4 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 10 | 1 | 11 | 11 | 11 | 1 | 16 | 3 | 6 | 3 | 3 | 11 | 17
INPUTS | 8 | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out<4>  | IN<4>  | IN<5>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2  | Out<5>  | EXP38_.EXP  | EXP39_.EXP
INPUTMC | 6 | 12 | 10 | 2 | 1 | 11 | 7 | 14 | 11 | 3 | 12 | 3 | 14
INPUTP | 2 | 199 | 234
IMPORTS | 2 | 3 | 12 | 3 | 14
EQ | 17 | 
   Out<6>.D = 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D
	$ Out<4> & Out<5> & IN<4>
	# Out<4> & IN<4> & IN<5>
	# Out<4> & IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# IN<4> & IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
;Imported pterms FB4_13
	# Out<4> & Out<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<5> & IN<4> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
;Imported pterms FB4_15
	# Out<5> & IN<5>;
   Out<6>.CLK = Clk;	// GCK
   !Out<6>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 3 | 5 | Out_7
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 15 | 14 | 2 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 9 | 1 | 12 | 11 | 11 | 1 | 16 | 11 | 17
INPUTS | 9 | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out<5>  | IN<5>  | IN<6>  | Out<4>  | IN<4>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2  | EXP36_.EXP  | EXP37_.EXP
INPUTMC | 6 | 12 | 9 | 14 | 11 | 2 | 1 | 11 | 7 | 3 | 4 | 3 | 6
INPUTP | 3 | 234 | 217 | 199
IMPORTS | 2 | 3 | 4 | 3 | 6
EQ | 30 | 
   Out<7>.D = 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D
	$ Out<5> & IN<5> & IN<6>
	# Out<4> & Out<5> & IN<4> & IN<6>
	# Out<4> & Out<5> & IN<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<5> & IN<4> & IN<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
;Imported pterms FB4_5
	# Out<5> & Out<6> & IN<5>
	# Out<4> & Out<5> & Out<6> & IN<4>
	# Out<4> & IN<4> & IN<5> & IN<6>
	# Out<4> & IN<5> & IN<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# IN<4> & IN<5> & IN<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
;Imported pterms FB4_4
	# Out<6> & IN<6>
;Imported pterms FB4_7
	# Out<4> & Out<5> & Out<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<4> & Out<6> & IN<4> & IN<5>
	# Out<4> & Out<6> & IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<5> & Out<6> & IN<4> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<6> & IN<4> & IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2;
   Out<7>.CLK = Clk;	// GCK
   !Out<7>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 5 | 13 | Out_8
ATTRIBUTES | 8823554 | 0
OUTPUTMC | 16 | 14 | 2 | 12 | 7 | 1 | 1 | 5 | 4 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 0 | 1 | 12 | 11 | 11 | 5 | 3 | 11 | 17
INPUTS | 2 | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2
INPUTMC | 2 | 12 | 0 | 1 | 16
EQ | 6 | 
   Out<8>.D = 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D
	$ 
	Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2;
   Out<8>.CLK = Clk;	// GCK
   !Out<8>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 5 | 4 | Out_9
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 14 | 14 | 2 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 3 | 1 | 12 | 11 | 12 | 11 | 17
INPUTS | 5 | Out<8>  | IN<9>  | Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2  | IN<8>  | EXP41_.EXP
INPUTMC | 3 | 5 | 13 | 1 | 16 | 5 | 3
INPUTP | 2 | 258 | 221
IMPORTS | 1 | 5 | 3
EQ | 13 | 
   Out<9>.T = Out<8> & IN<8> & !IN<9>
	# Out<8> & !IN<9> & 
	Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2
	# !Out<8> & IN<9> & 
	!Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2
	# IN<8> & !IN<9> & 
	Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2
	# !IN<8> & IN<9> & 
	!Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2
;Imported pterms FB6_4
	# !Out<8> & !IN<8> & IN<9>;
   Out<9>.CLK = Clk;	// GCK
   !Out<9>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 6 | 2 | Out_0
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 31 | 14 | 14 | 14 | 0 | 12 | 5 | 1 | 0 | 14 | 7 | 7 | 2 | 1 | 6 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 10 | 11 | 10 | 11 | 6 | 1 | 14 | 10 | 6 | 0 | 6 | 1 | 4 | 1 | 17 | 7 | 1 | 8 | 6 | 9 | 6 | 11 | 8 | 11 | 14 | 11 | 16 | 12 | 9 | 14 | 3 | 14 | 4 | 15 | 6
INPUTS | 1 | IN<0>
INPUTP | 1 | 227
EQ | 3 | 
   Out<0>.T = IN<0>;
   Out<0>.CLK = Clk;	// GCK
   !Out<0>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 1 | 9 | Out_16
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 38 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 3 | 10 | 5 | 10 | 6 | 11 | 2 | 11 | 3 | 11 | 5 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 15 | Out<15>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP28_.EXP
INPUTMC | 10 | 1 | 2 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 1 | 8
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 1 | 1 | 8
EQ | 187 | 
   Out<16>.T = Out<15> & IN<15>
	# Out<14> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB2_9
	# Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB2_8
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB2_7
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<16>.CLK = Clk;	// GCK
   !Out<16>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 11 | 4 | Out_17
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 34 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 3 | 10 | 5 | 10 | 6 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 17 | Out<15>  | Out<16>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP60_.EXP  | EXP61_.EXP
INPUTMC | 12 | 1 | 2 | 1 | 9 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 11 | 3 | 11 | 5
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 11 | 3 | 11 | 5
EQ | 187 | 
   Out<17>.T = Out<15> & Out<16> & IN<15>
	# Out<14> & Out<16> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & Out<16> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & Out<16> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & Out<16> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB12_4
	# Out<10> & Out<16> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB12_3
	# Out<1> & Out<2> & Out<16> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB12_6
	# Out<5> & Out<16> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<17>.CLK = Clk;	// GCK
   !Out<17>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 10 | 4 | Out_18
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 29 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 18 | Out<15>  | Out<16>  | Out<17>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP55_.EXP  | EXP56_.EXP
INPUTMC | 13 | 1 | 2 | 1 | 9 | 11 | 4 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 10 | 3 | 10 | 5
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 10 | 3 | 10 | 5
EQ | 192 | 
   Out<18>.T = Out<15> & Out<16> & Out<17> & IN<15>
	# Out<14> & Out<16> & Out<17> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & Out<16> & Out<17> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & Out<16> & Out<17> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & Out<16> & Out<17> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB11_4
	# Out<10> & Out<16> & Out<17> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB11_3
	# Out<1> & Out<2> & Out<16> & Out<17> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & IN<1> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB11_6
	# Out<5> & Out<16> & Out<17> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB11_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<18>.CLK = Clk;	// GCK
   !Out<18>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 0 | 4 | Out_19
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 24 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 19 | Out<15>  | Out<16>  | Out<17>  | Out<18>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP19_.EXP  | EXP20_.EXP
INPUTMC | 14 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 0 | 3 | 0 | 5
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 0 | 3 | 0 | 5
EQ | 194 | 
   Out<19>.T = Out<15> & Out<16> & Out<17> & Out<18> & IN<15>
	# Out<14> & Out<16> & Out<17> & Out<18> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & Out<16> & Out<17> & Out<18> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & Out<16> & Out<17> & Out<18> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & Out<16> & Out<17> & Out<18> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB1_4
	# Out<10> & Out<16> & Out<17> & Out<18> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB1_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB1_6
	# Out<5> & Out<16> & Out<17> & Out<18> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & IN<1> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB1_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<19>.CLK = Clk;	// GCK
   !Out<19>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 15 | 4 | Out_20
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 19 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6
INPUTS | 20 | Out<15>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP81_.EXP  | EXP82_.EXP
INPUTMC | 15 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 15 | 3 | 15 | 5
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 15 | 3 | 15 | 5
EQ | 208 | 
   Out<20>.T = Out<15> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<15>
	# Out<14> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB16_4
	# Out<10> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB16_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB16_6
	# Out<5> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB16_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<20>.CLK = Clk;	// GCK
   !Out<20>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 8 | 4 | Out_21
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 14 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6
INPUTS | 21 | Out<15>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP47_.EXP  | EXP48_.EXP
INPUTMC | 16 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 8 | 3 | 8 | 5
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 8 | 3 | 8 | 5
EQ | 208 | 
   Out<21>.T = Out<15> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<15>
	# Out<14> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB9_4
	# Out<10> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB9_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB9_6
	# Out<5> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB9_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & Out<20> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<21>.CLK = Clk;	// GCK
   !Out<21>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 9 | 4 | Out_22
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 9 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 22 | Out<15>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP51_.EXP  | EXP52_.EXP
INPUTMC | 17 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 9 | 3 | 9 | 5
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 9 | 3 | 9 | 5
EQ | 208 | 
   Out<22>.T = Out<15> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<15>
	# Out<14> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB10_4
	# Out<10> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB10_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & Out<21> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB10_6
	# Out<5> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB10_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & Out<20> & Out<21> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & Out<21> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;
   Out<22>.CLK = Clk;	// GCK
   !Out<22>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 13 | 2 | Out_23
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 8 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 8 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 8 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 0
EQ | 5 | 
   Out<23>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<23>.CLK = Clk;	// GCK
   !Out<23>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 4 | 1 | Out_24
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 7 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 9 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 9 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 11 | 0
EQ | 5 | 
   Out<24>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<24>.CLK = Clk;	// GCK
   !Out<24>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 4 | 4 | Out_25
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 6 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 10 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 10 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 11 | 0
EQ | 5 | 
   Out<25>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<25>.CLK = Clk;	// GCK
   !Out<25>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 4 | 9 | Out_26
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 5 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 11 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out<25>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 11 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 11 | 0
EQ | 6 | 
   Out<26>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out<25> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<26>.CLK = Clk;	// GCK
   !Out<26>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 4 | 11 | Out_27
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 4 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 12 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out<25>  | Out<26>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 12 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 11 | 0
EQ | 6 | 
   Out<27>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out<25> & Out<26> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<27>.CLK = Clk;	// GCK
   !Out<27>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 4 | 14 | Out_28
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 3 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 13 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out<25>  | Out<26>  | Out<27>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 13 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 11 | 0
EQ | 6 | 
   Out<28>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out<25> & Out<26> & Out<27> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<28>.CLK = Clk;	// GCK
   !Out<28>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 13 | 5 | Out_29
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 2 | 13 | 9 | 13 | 13
INPUTS | 14 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out<25>  | Out<26>  | Out<27>  | Out<28>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 14 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 11 | 0
EQ | 6 | 
   Out<29>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out<25> & Out<26> & Out<27> & Out<28> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<29>.CLK = Clk;	// GCK
   !Out<29>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 13 | 9 | Out_30
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 1 | 13 | 13
INPUTS | 15 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out<25>  | Out<26>  | Out<27>  | Out<28>  | Out<29>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 15 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 11 | 0
EQ | 6 | 
   Out<30>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out<25> & Out<26> & Out<27> & Out<28> & Out<29> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<30>.CLK = Clk;	// GCK
   !Out<30>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 13 | 13 | Out_31
ATTRIBUTES | 4498178 | 0
INPUTS | 16 | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out<22>  | Out<23>  | Out<24>  | Out<25>  | Out<26>  | Out<27>  | Out<28>  | Out<29>  | Out<30>  | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
INPUTMC | 16 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 11 | 0
EQ | 7 | 
   Out<31>.T = Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & Out<22> & Out<23> & Out<24> & 
	Out<25> & Out<26> & Out<27> & Out<28> & Out<29> & 
	Out<30> & 
	Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2;
   Out<31>.CLK = Clk;	// GCK
   !Out<31>.AR = Reset;	// GSR
GLOBALS | 2 | 2 | Clk | 4 | Reset

MACROCELL | 11 | 9 | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 48 | 14 | 2 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 1 | 12 | 11 | 12 | 10 | 6 | 0 | 2 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 10 | 1 | 11 | 1 | 13 | 1 | 14 | 8 | 2 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 5 | 11 | 1 | 11 | 2 | 11 | 5 | 11 | 10 | 11 | 11 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 12 | 5 | 12 | 6 | 12 | 8 | 12 | 9 | 15 | 2 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<10>  | IN<10>
INPUTMC | 1 | 14 | 2
INPUTP | 1 | 255
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D = Out<10>
	$ IN<10>;

MACROCELL | 12 | 11 | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 43 | 14 | 1 | 12 | 6 | 1 | 0 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 11 | 11 | 11 | 1 | 16 | 10 | 6 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 15 | 1 | 17 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 10 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 14 | 4 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<5>  | IN<5>
INPUTMC | 1 | 14 | 11
INPUTP | 1 | 234
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D = Out<5>
	$ IN<5>;

MACROCELL | 12 | 10 | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 44 | 14 | 1 | 12 | 6 | 1 | 0 | 3 | 13 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 11 | 11 | 11 | 1 | 16 | 10 | 6 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 15 | 1 | 17 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 10 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 14 | 4 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<6>  | IN<6>
INPUTMC | 1 | 3 | 13
INPUTP | 1 | 217
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D = Out<6>
	$ IN<6>;

MACROCELL | 12 | 9 | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 54 | 14 | 2 | 12 | 6 | 1 | 1 | 3 | 5 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 1 | 11 | 11 | 11 | 1 | 16 | 10 | 6 | 0 | 2 | 0 | 5 | 0 | 6 | 1 | 0 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 15 | 1 | 17 | 8 | 2 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 5 | 11 | 1 | 11 | 2 | 11 | 5 | 11 | 10 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 1 | 14 | 3 | 14 | 4 | 15 | 2 | 15 | 5 | 15 | 6
INPUTS | 16 | Out<7>  | IN<7>  | Out<1>  | Out<2>  | Out<3>  | IN<0>  | Out<0>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | IN<3>  | IN<2>
INPUTMC | 12 | 3 | 5 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3
INPUTP | 4 | 237 | 227 | 209 | 201
EXPORTS | 1 | 12 | 8
EQ | 26 | 
   Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D = Out<7>
	$ IN<7>;
    Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D.EXP  =  Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 12 | 12 | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 43 | 14 | 1 | 12 | 6 | 1 | 0 | 2 | 1 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 11 | 11 | 10 | 1 | 16 | 10 | 6 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 15 | 1 | 17 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 14 | 4 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<4>  | IN<4>
INPUTMC | 1 | 2 | 1
INPUTP | 1 | 199
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D = Out<4>
	$ IN<4>;

MACROCELL | 12 | 0 | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 52 | 14 | 2 | 12 | 7 | 1 | 1 | 5 | 13 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 1 | 12 | 11 | 11 | 10 | 6 | 0 | 2 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 10 | 1 | 11 | 1 | 13 | 1 | 14 | 8 | 2 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 5 | 11 | 1 | 11 | 2 | 11 | 5 | 11 | 10 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 12 | 5 | 12 | 6 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 1 | 14 | 3 | 14 | 4 | 15 | 2 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<8>  | IN<8>
INPUTMC | 1 | 5 | 13
INPUTP | 1 | 221
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D = Out<8>
	$ IN<8>;

MACROCELL | 12 | 3 | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 51 | 14 | 2 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 1 | 12 | 11 | 11 | 10 | 6 | 0 | 2 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 10 | 1 | 11 | 1 | 13 | 1 | 14 | 8 | 2 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 5 | 11 | 1 | 11 | 2 | 11 | 5 | 11 | 10 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 12 | 5 | 12 | 6 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 1 | 14 | 3 | 14 | 4 | 15 | 2 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<9>  | IN<9>
INPUTMC | 1 | 5 | 4
INPUTP | 1 | 258
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D = Out<9>
	$ IN<9>;

MACROCELL | 12 | 17 | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 43 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 1 | 12 | 11 | 12 | 10 | 6 | 0 | 2 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 10 | 1 | 11 | 1 | 13 | 1 | 14 | 8 | 2 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 5 | 11 | 1 | 11 | 2 | 11 | 5 | 11 | 10 | 11 | 11 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 15 | 2 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<11>  | IN<11>
INPUTMC | 1 | 12 | 7
INPUTP | 1 | 169
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D = Out<11>
	$ IN<11>;

MACROCELL | 12 | 16 | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 47 | 7 | 7 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 12 | 11 | 0 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 1 | 1 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 8 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 3 | 10 | 5 | 10 | 6 | 11 | 1 | 11 | 2 | 11 | 3 | 11 | 5 | 11 | 10 | 11 | 11 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<12>  | IN<12>
INPUTMC | 1 | 7 | 7
INPUTP | 1 | 4
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D = Out<12>
	$ IN<12>;

MACROCELL | 1 | 12 | Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 7 | 7 | 5 | 1
INPUTS | 16 | Out<11>  | IN<11>  | Out<10>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | EXP30_.EXP  | EXP31_.EXP
INPUTMC | 11 | 12 | 7 | 14 | 2 | 12 | 17 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 1 | 11 | 1 | 13
INPUTP | 5 | 169 | 255 | 258 | 221 | 237
IMPORTS | 2 | 1 | 11 | 1 | 13
EQ | 175 | 
   Out_Madd__add0000__or0010/Out_Madd__add0000__or0010_D2 = Out<11> & IN<11>
	# Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
;Imported pterms FB2_12
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
;Imported pterms FB2_11
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
;Imported pterms FB2_14
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
;Imported pterms FB2_15
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D;

MACROCELL | 12 | 14 | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 42 | 5 | 7 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 0 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 1 | 1 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 8 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 3 | 10 | 5 | 10 | 6 | 11 | 1 | 11 | 2 | 11 | 3 | 11 | 5 | 11 | 16 | 11 | 17 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<14>  | IN<14>
INPUTMC | 1 | 5 | 7
INPUTP | 1 | 216
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D = Out<14>
	$ IN<14>;

MACROCELL | 11 | 12 | Out_Madd__add0000__or0012/Out_Madd__add0000__or0012_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 7
INPUTS | 16 | Out<13>  | IN<13>  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out<10>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | EXP65_.EXP  | EXP66_.EXP
INPUTMC | 11 | 5 | 1 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 14 | 2 | 12 | 17 | 5 | 4 | 11 | 9 | 11 | 11 | 11 | 13
INPUTP | 5 | 12 | 4 | 169 | 255 | 258
IMPORTS | 2 | 11 | 11 | 11 | 13
EQ | 224 | 
   Out_Madd__add0000__or0012/Out_Madd__add0000__or0012_D2 = Out<13> & IN<13>
	# Out<12> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<11> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB12_12
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB12_11
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB12_14
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB12_15
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D;

MACROCELL | 12 | 15 | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 46 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 12 | 11 | 0 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 1 | 1 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 7 | 1 | 8 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 3 | 10 | 5 | 10 | 6 | 11 | 1 | 11 | 2 | 11 | 3 | 11 | 5 | 11 | 10 | 11 | 11 | 11 | 13 | 11 | 14 | 11 | 16 | 11 | 17 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<13>  | IN<13>
INPUTMC | 1 | 5 | 1
INPUTP | 1 | 12
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D = Out<13>
	$ IN<13>;

MACROCELL | 12 | 13 | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 38 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 0 | 0 | 2 | 0 | 3 | 0 | 5 | 0 | 6 | 1 | 6 | 1 | 7 | 1 | 8 | 8 | 2 | 8 | 3 | 8 | 5 | 8 | 6 | 9 | 2 | 9 | 3 | 9 | 5 | 9 | 6 | 10 | 2 | 10 | 3 | 10 | 5 | 10 | 6 | 11 | 1 | 11 | 2 | 11 | 3 | 11 | 5 | 11 | 16 | 11 | 17 | 15 | 2 | 15 | 3 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<15>  | IN<15>
INPUTMC | 1 | 1 | 2
INPUTP | 1 | 235
EQ | 2 | 
   Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D = Out<15>
	$ IN<15>;

MACROCELL | 12 | 4 | $OpTx$$OpTx$FX_DC$1_INV$135
ATTRIBUTES | 133888 | 0
OUTPUTMC | 23 | 0 | 6 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 10 | 6 | 0 | 5 | 1 | 3 | 1 | 4 | 1 | 6 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 16 | 15 | 5 | 15 | 6
INPUTS | 2 | Out<3>  | IN<3>
INPUTMC | 1 | 7 | 2
INPUTP | 1 | 209
EQ | 1 | 
   $OpTx$$OpTx$FX_DC$1_INV$135 = !Out<3> & !IN<3>;

MACROCELL | 11 | 7 | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 8 | 2 | 1 | 14 | 11 | 3 | 13 | 3 | 5 | 3 | 4 | 3 | 6 | 3 | 12 | 14 | 10
INPUTS | 8 | Out<3>  | IN<3>  | Out<2>  | IN<2>  | Out<1>  | IN<1>  | EXP62_.EXP  | EXP63_.EXP
INPUTMC | 5 | 7 | 2 | 14 | 7 | 14 | 14 | 11 | 6 | 11 | 8
INPUTP | 3 | 209 | 201 | 129
IMPORTS | 2 | 11 | 6 | 11 | 8
EQ | 17 | 
   Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2 = Out<3> & IN<3>
	# Out<2> & Out<3> & IN<2>
	# Out<2> & IN<2> & IN<3>
	# Out<1> & Out<2> & IN<1> & IN<3>
	# Out<1> & IN<1> & IN<2> & IN<3>
;Imported pterms FB12_7
	# Out<1> & Out<2> & Out<3> & IN<1>
	# Out<1> & Out<3> & IN<1> & IN<2>
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3>
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3>
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3>
;Imported pterms FB12_9
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0>
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3>
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2>
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1>
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2>;

MACROCELL | 1 | 16 | Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 5 | 13 | 5 | 4
INPUTS | 16 | Out<7>  | IN<7>  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | EXP33_.EXP  | EXP34_.EXP
INPUTMC | 11 | 3 | 5 | 3 | 13 | 12 | 9 | 14 | 11 | 12 | 10 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 1 | 15 | 1 | 17
INPUTP | 5 | 237 | 217 | 234 | 199 | 209
IMPORTS | 2 | 1 | 15 | 1 | 17
EQ | 88 | 
   Out_Madd__add0000__or0006/Out_Madd__add0000__or0006_D2 = Out<7> & IN<7>
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
;Imported pterms FB2_16
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
;Imported pterms FB2_18
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
;Imported pterms FB2_1
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D;

MACROCELL | 11 | 0 | Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 9 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
INPUTS | 16 | Out<15>  | IN<15>  | Out<14>  | IN<14>  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<13>  | IN<13>  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out<12>  | IN<12>  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<11>  | IN<11>  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | EXP58_.EXP  | EXP69_.EXP
INPUTMC | 11 | 1 | 2 | 5 | 7 | 12 | 13 | 5 | 1 | 12 | 14 | 7 | 7 | 12 | 15 | 12 | 7 | 12 | 16 | 11 | 1 | 11 | 17
INPUTP | 5 | 235 | 216 | 12 | 4 | 169
IMPORTS | 2 | 11 | 1 | 11 | 17
EQ | 185 | 
   Out_Madd__add0000__or0014/Out_Madd__add0000__or0014_D2 = Out<15> & IN<15>
	# Out<14> & IN<14> & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<13> & IN<13> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<12> & IN<12> & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<11> & IN<11> & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB12_2
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB12_18
	# Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB12_17
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135;

MACROCELL | 0 | 2 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 3
INPUTS | 22 | Out<1>  | Out<2>  | Out<16>  | Out<17>  | Out<18>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 19 | 14 | 14 | 14 | 7 | 1 | 9 | 11 | 4 | 10 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 0 | 3
EQ | 42 | 
       EXP18_.EXP  =  Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 0 | 3 | EXP19_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 4
INPUTS | 23 | Out<10>  | Out<16>  | Out<17>  | Out<18>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP18_.EXP
INPUTMC | 18 | 14 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 0 | 2
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 0 | 4
IMPORTS | 1 | 0 | 2
EQ | 83 | 
       EXP19_.EXP  =  Out<10> & Out<16> & Out<17> & Out<18> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB1_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 0 | 5 | EXP20_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 4
INPUTS | 27 | Out<5>  | Out<16>  | Out<17>  | Out<18>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP21_.EXP
INPUTMC | 22 | 14 | 11 | 1 | 9 | 11 | 4 | 10 | 4 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 0 | 6
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 0 | 4
IMPORTS | 1 | 0 | 6
EQ | 92 | 
       EXP20_.EXP  =  Out<5> & Out<16> & Out<17> & Out<18> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & IN<1> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB1_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 0 | 6 | EXP21_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 5
INPUTS | 21 | Out<1>  | Out<2>  | IN<0>  | Out<0>  | Out<16>  | Out<17>  | Out<18>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<2>
INPUTMC | 19 | 14 | 14 | 14 | 7 | 6 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4
INPUTP | 2 | 227 | 201
EXPORTS | 1 | 0 | 5
EQ | 28 | 
       EXP21_.EXP  =  Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 1 | 0 | EXP22_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 17
INPUTS | 11 | Out<1>  | Out<2>  | Out<3>  | IN<0>  | Out<0>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | IN<3>  | IN<2>
INPUTMC | 8 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12
INPUTP | 3 | 227 | 209 | 201
EXPORTS | 1 | 1 | 17
EQ | 20 | 
       EXP22_.EXP  =  Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D

MACROCELL | 1 | 1 | EXP23_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 2
INPUTS | 18 | Out<10>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D
INPUTMC | 13 | 14 | 2 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 1 | 2
EQ | 35 | 
       EXP23_.EXP  =  Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D

MACROCELL | 1 | 3 | EXP24_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 2
INPUTS | 23 | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP25_.EXP
INPUTMC | 18 | 14 | 11 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 1 | 4
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 1 | 2
IMPORTS | 1 | 1 | 4
EQ | 118 | 
       EXP24_.EXP  =  Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB2_5
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 1 | 4 | EXP25_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 3
INPUTS | 18 | Out<1>  | Out<2>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 15 | 14 | 14 | 14 | 7 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 1 | 3
EQ | 60 | 
       EXP25_.EXP  =  Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 1 | 6 | EXP26_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 7
INPUTS | 19 | Out<1>  | Out<2>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 16 | 14 | 14 | 14 | 7 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 1 | 7
EQ | 65 | 
       EXP26_.EXP  =  Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 1 | 7 | EXP27_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 8
INPUTS | 24 | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP26_.EXP
INPUTMC | 19 | 14 | 11 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 1 | 6
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 1 | 8
IMPORTS | 1 | 1 | 6
EQ | 128 | 
       EXP27_.EXP  =  Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB2_7
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 1 | 8 | EXP28_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 9
INPUTS | 20 | Out<10>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP27_.EXP
INPUTMC | 15 | 14 | 2 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 1 | 7
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 1 | 9
IMPORTS | 1 | 1 | 7
EQ | 169 | 
       EXP28_.EXP  =  Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB2_8
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB2_7
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 1 | 10 | EXP29_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 11
INPUTS | 16 | Out<1>  | IN<0>  | Out<0>  | IN<2>  | IN<3>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out<2>  | Out<3>  | IN<1>
INPUTMC | 12 | 14 | 14 | 6 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 14 | 7 | 7 | 2
INPUTP | 4 | 227 | 201 | 209 | 129
EXPORTS | 1 | 1 | 11
EQ | 45 | 
       EXP29_.EXP  =  Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D

MACROCELL | 1 | 11 | EXP30_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 12
INPUTS | 19 | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | EXP29_.EXP
INPUTMC | 14 | 3 | 13 | 11 | 9 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 14 | 11 | 12 | 10 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 1 | 10
INPUTP | 5 | 217 | 234 | 199 | 209 | 201
EXPORTS | 1 | 1 | 12
IMPORTS | 1 | 1 | 10
EQ | 85 | 
       EXP30_.EXP  =  Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
;Imported pterms FB2_11
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D

MACROCELL | 1 | 13 | EXP31_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 12
INPUTS | 15 | Out<2>  | Out<3>  | IN<2>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out<1>  | IN<1>  | IN<3>  | EXP32_.EXP
INPUTMC | 12 | 14 | 7 | 7 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 14 | 14 | 1 | 14
INPUTP | 3 | 201 | 129 | 209
EXPORTS | 1 | 1 | 12
IMPORTS | 1 | 1 | 14
EQ | 73 | 
       EXP31_.EXP  =  Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
;Imported pterms FB2_15
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D

MACROCELL | 1 | 14 | EXP32_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 13
INPUTS | 15 | Out<1>  | Out<2>  | Out<3>  | IN<0>  | Out<0>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | IN<3>  | IN<2>
INPUTMC | 12 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17
INPUTP | 3 | 227 | 209 | 201
EXPORTS | 1 | 1 | 13
EQ | 27 | 
       EXP32_.EXP  =  Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D

MACROCELL | 1 | 15 | EXP33_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 16
INPUTS | 10 | Out<2>  | Out<3>  | IN<2>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | IN<3>  | Out<1>  | IN<1>
INPUTMC | 7 | 14 | 7 | 7 | 2 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 14 | 14
INPUTP | 3 | 201 | 209 | 129
EXPORTS | 1 | 1 | 16
EQ | 25 | 
       EXP33_.EXP  =  Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D

MACROCELL | 1 | 17 | EXP34_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 16
INPUTS | 13 | Out<1>  | Out<2>  | Out<3>  | IN<1>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | IN<0>  | Out<0>  | IN<3>  | IN<2>  | EXP22_.EXP
INPUTMC | 9 | 14 | 14 | 14 | 7 | 7 | 2 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 6 | 2 | 1 | 0
INPUTP | 4 | 129 | 227 | 209 | 201
EXPORTS | 1 | 1 | 16
IMPORTS | 1 | 1 | 0
EQ | 46 | 
       EXP34_.EXP  =  Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
;Imported pterms FB2_1
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D

MACROCELL | 3 | 3 | EXP35_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 4
INPUTS | 2 | Out<6>  | IN<6>
INPUTMC | 1 | 3 | 13
INPUTP | 1 | 217
EXPORTS | 1 | 3 | 4
EQ | 1 | 
       EXP35_.EXP  =  Out<6> & IN<6>

MACROCELL | 3 | 4 | EXP36_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 5
INPUTS | 8 | Out<5>  | Out<6>  | IN<5>  | Out<4>  | IN<4>  | IN<6>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2  | EXP35_.EXP
INPUTMC | 5 | 14 | 11 | 3 | 13 | 2 | 1 | 11 | 7 | 3 | 3
INPUTP | 3 | 234 | 199 | 217
EXPORTS | 1 | 3 | 5
IMPORTS | 1 | 3 | 3
EQ | 9 | 
       EXP36_.EXP  =  Out<5> & Out<6> & IN<5>
	# Out<4> & Out<5> & Out<6> & IN<4>
	# Out<4> & IN<4> & IN<5> & IN<6>
	# Out<4> & IN<5> & IN<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# IN<4> & IN<5> & IN<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
;Imported pterms FB4_4
	# Out<6> & IN<6>

MACROCELL | 3 | 6 | EXP37_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 5
INPUTS | 6 | Out<4>  | Out<5>  | Out<6>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2  | IN<4>  | IN<5>
INPUTMC | 4 | 2 | 1 | 14 | 11 | 3 | 13 | 11 | 7
INPUTP | 2 | 199 | 234
EXPORTS | 1 | 3 | 5
EQ | 9 | 
       EXP37_.EXP  =  Out<4> & Out<5> & Out<6> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<4> & Out<6> & IN<4> & IN<5>
	# Out<4> & Out<6> & IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<5> & Out<6> & IN<4> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<6> & IN<4> & IN<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2

MACROCELL | 3 | 12 | EXP38_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 4 | Out<4>  | Out<5>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2  | IN<4>
INPUTMC | 3 | 2 | 1 | 14 | 11 | 11 | 7
INPUTP | 1 | 199
EXPORTS | 1 | 3 | 13
EQ | 4 | 
       EXP38_.EXP  =  Out<4> & Out<5> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
	# Out<5> & IN<4> & 
	Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2

MACROCELL | 3 | 14 | EXP39_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 13
INPUTS | 2 | Out<5>  | IN<5>
INPUTMC | 1 | 14 | 11
INPUTP | 1 | 234
EXPORTS | 1 | 3 | 13
EQ | 1 | 
       EXP39_.EXP  =  Out<5> & IN<5>

MACROCELL | 5 | 0 | EXP40_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 5 | 1
INPUTS | 3 | Out<12>  | IN<12>  | IN<13>
INPUTMC | 1 | 7 | 7
INPUTP | 2 | 4 | 12
EXPORTS | 1 | 5 | 1
EQ | 1 | 
       EXP40_.EXP  =  !Out<12> & !IN<12> & IN<13>

MACROCELL | 5 | 3 | EXP41_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 5 | 4
INPUTS | 3 | Out<8>  | IN<8>  | IN<9>
INPUTMC | 1 | 5 | 13
INPUTP | 2 | 221 | 258
EXPORTS | 1 | 5 | 4
EQ | 1 | 
       EXP41_.EXP  =  !Out<8> & !IN<8> & IN<9>

MACROCELL | 7 | 0 | EXP42_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 1
INPUTS | 5 | Out<2>  | IN<2>  | IN<3>  | Out<1>  | IN<1>
INPUTMC | 2 | 14 | 7 | 14 | 14
INPUTP | 3 | 201 | 209 | 129
EXPORTS | 1 | 7 | 1
EQ | 2 | 
       EXP42_.EXP  =  Out<2> & IN<2> & !IN<3>
	# !Out<1> & !Out<2> & !IN<1> & IN<3>

MACROCELL | 7 | 1 | EXP43_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 2
INPUTS | 8 | Out<1>  | Out<2>  | Out<0>  | IN<3>  | IN<0>  | IN<2>  | IN<1>  | EXP42_.EXP
INPUTMC | 4 | 14 | 14 | 14 | 7 | 6 | 2 | 7 | 0
INPUTP | 4 | 209 | 227 | 201 | 129
EXPORTS | 1 | 7 | 2
IMPORTS | 1 | 7 | 0
EQ | 8 | 
       EXP43_.EXP  =  !Out<1> & !Out<2> & !Out<0> & IN<3>
	# !Out<1> & !IN<0> & !IN<2> & IN<3>
	# !Out<1> & !Out<0> & !IN<2> & IN<3>
	# !Out<2> & !Out<0> & !IN<1> & IN<3>
	# !IN<0> & !IN<1> & !IN<2> & IN<3>
;Imported pterms FB8_1
	# Out<2> & IN<2> & !IN<3>
	# !Out<1> & !Out<2> & !IN<1> & IN<3>

MACROCELL | 7 | 3 | EXP44_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 2
INPUTS | 7 | Out<1>  | Out<2>  | IN<1>  | IN<3>  | IN<2>  | IN<0>  | EXP45_.EXP
INPUTMC | 3 | 14 | 14 | 14 | 7 | 7 | 4
INPUTP | 4 | 129 | 209 | 201 | 227
EXPORTS | 1 | 7 | 2
IMPORTS | 1 | 7 | 4
EQ | 7 | 
       EXP44_.EXP  =  Out<1> & Out<2> & IN<1> & !IN<3>
	# Out<1> & IN<1> & IN<2> & !IN<3>
	# !Out<1> & !Out<2> & !IN<0> & IN<3>
	# !Out<1> & !IN<1> & !IN<2> & IN<3>
	# !Out<2> & !IN<0> & !IN<1> & IN<3>
;Imported pterms FB8_5
	# !Out<2> & !IN<2> & IN<3>

MACROCELL | 7 | 4 | EXP45_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 7 | 3
INPUTS | 3 | Out<2>  | IN<2>  | IN<3>
INPUTMC | 1 | 14 | 7
INPUTP | 2 | 201 | 209
EXPORTS | 1 | 7 | 3
EQ | 1 | 
       EXP45_.EXP  =  !Out<2> & !IN<2> & IN<3>

MACROCELL | 8 | 2 | EXP46_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 8 | 3
INPUTS | 24 | Out<1>  | Out<2>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 21 | 14 | 14 | 14 | 7 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 8 | 3
EQ | 42 | 
       EXP46_.EXP  =  Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 8 | 3 | EXP47_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 8 | 4
INPUTS | 25 | Out<10>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP46_.EXP
INPUTMC | 20 | 14 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 8 | 2
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 8 | 4
IMPORTS | 1 | 8 | 2
EQ | 88 | 
       EXP47_.EXP  =  Out<10> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB9_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 8 | 5 | EXP48_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 8 | 4
INPUTS | 29 | Out<5>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP49_.EXP
INPUTMC | 24 | 14 | 11 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 8 | 6
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 8 | 4
IMPORTS | 1 | 8 | 6
EQ | 96 | 
       EXP48_.EXP  =  Out<5> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB9_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & Out<20> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 8 | 6 | EXP49_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 8 | 5
INPUTS | 23 | Out<1>  | Out<2>  | IN<0>  | Out<0>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<2>
INPUTMC | 21 | 14 | 14 | 14 | 7 | 6 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4
INPUTP | 2 | 227 | 201
EXPORTS | 1 | 8 | 5
EQ | 28 | 
       EXP49_.EXP  =  Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & Out<20> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 9 | 2 | EXP50_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 9 | 3
INPUTS | 25 | Out<1>  | Out<2>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 22 | 14 | 14 | 14 | 7 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 9 | 3
EQ | 42 | 
       EXP50_.EXP  =  Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & Out<21> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 9 | 3 | EXP51_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 9 | 4
INPUTS | 26 | Out<10>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP50_.EXP
INPUTMC | 21 | 14 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 9 | 2
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 9 | 4
IMPORTS | 1 | 9 | 2
EQ | 88 | 
       EXP51_.EXP  =  Out<10> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB10_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & Out<21> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & Out<20> & Out<21> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 9 | 5 | EXP52_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 9 | 4
INPUTS | 30 | Out<5>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP53_.EXP
INPUTMC | 25 | 14 | 11 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 9 | 6
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 9 | 4
IMPORTS | 1 | 9 | 6
EQ | 96 | 
       EXP52_.EXP  =  Out<5> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & Out<19> & 
	Out<20> & Out<21> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB10_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & Out<20> & Out<21> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & Out<21> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 9 | 6 | EXP53_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 9 | 5
INPUTS | 24 | Out<1>  | Out<2>  | IN<0>  | Out<0>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out<20>  | Out<21>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<2>
INPUTMC | 22 | 14 | 14 | 14 | 7 | 6 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4
INPUTP | 2 | 227 | 201
EXPORTS | 1 | 9 | 5
EQ | 28 | 
       EXP53_.EXP  =  Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & Out<20> & Out<21> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & Out<20> & Out<21> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 10 | 2 | EXP54_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 10 | 3
INPUTS | 21 | Out<1>  | Out<2>  | Out<16>  | Out<17>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 18 | 14 | 14 | 14 | 7 | 1 | 9 | 11 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 10 | 3
EQ | 41 | 
       EXP54_.EXP  =  Out<1> & Out<2> & Out<16> & Out<17> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & IN<1> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 10 | 3 | EXP55_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 10 | 4
INPUTS | 22 | Out<10>  | Out<16>  | Out<17>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP54_.EXP
INPUTMC | 17 | 14 | 2 | 1 | 9 | 11 | 4 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 10 | 2
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 10 | 4
IMPORTS | 1 | 10 | 2
EQ | 82 | 
       EXP55_.EXP  =  Out<10> & Out<16> & Out<17> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB11_3
	# Out<1> & Out<2> & Out<16> & Out<17> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & IN<1> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 10 | 5 | EXP56_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 10 | 4
INPUTS | 26 | Out<5>  | Out<16>  | Out<17>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP57_.EXP
INPUTMC | 21 | 14 | 11 | 1 | 9 | 11 | 4 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 10 | 6
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 10 | 4
IMPORTS | 1 | 10 | 6
EQ | 91 | 
       EXP56_.EXP  =  Out<5> & Out<16> & Out<17> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB11_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 10 | 6 | EXP57_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 10 | 5
INPUTS | 20 | Out<1>  | Out<2>  | IN<0>  | Out<0>  | Out<16>  | Out<17>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<2>
INPUTMC | 18 | 14 | 14 | 14 | 7 | 6 | 2 | 1 | 9 | 11 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4
INPUTP | 2 | 227 | 201
EXPORTS | 1 | 10 | 5
EQ | 28 | 
       EXP57_.EXP  =  Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 11 | 1 | EXP58_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 0
INPUTS | 23 | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>
INPUTMC | 18 | 14 | 11 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 11 | 0
EQ | 62 | 
       EXP58_.EXP  =  Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 11 | 2 | EXP59_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 3
INPUTS | 20 | Out<1>  | Out<2>  | Out<16>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 17 | 14 | 14 | 14 | 7 | 1 | 9 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 11 | 3
EQ | 65 | 
       EXP59_.EXP  =  Out<1> & Out<2> & Out<16> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 11 | 3 | EXP60_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 4
INPUTS | 21 | Out<10>  | Out<16>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP59_.EXP
INPUTMC | 16 | 14 | 2 | 1 | 9 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 11 | 2
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 11 | 4
IMPORTS | 1 | 11 | 2
EQ | 106 | 
       EXP60_.EXP  =  Out<10> & Out<16> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB12_3
	# Out<1> & Out<2> & Out<16> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 11 | 5 | EXP61_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 4
INPUTS | 24 | Out<5>  | Out<16>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>
INPUTMC | 19 | 14 | 11 | 1 | 9 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 11 | 4
EQ | 62 | 
       EXP61_.EXP  =  Out<5> & Out<16> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 11 | 6 | EXP62_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 7
INPUTS | 8 | Out<1>  | Out<2>  | Out<3>  | IN<1>  | IN<2>  | IN<0>  | Out<0>  | IN<3>
INPUTMC | 4 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2
INPUTP | 4 | 129 | 201 | 227 | 209
EXPORTS | 1 | 11 | 7
EQ | 5 | 
       EXP62_.EXP  =  Out<1> & Out<2> & Out<3> & IN<1>
	# Out<1> & Out<3> & IN<1> & IN<2>
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3>
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3>
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3>

MACROCELL | 11 | 8 | EXP63_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 7
INPUTS | 8 | Out<1>  | Out<2>  | Out<3>  | IN<0>  | Out<0>  | IN<3>  | IN<2>  | IN<1>
INPUTMC | 4 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2
INPUTP | 4 | 227 | 209 | 201 | 129
EXPORTS | 1 | 11 | 7
EQ | 5 | 
       EXP63_.EXP  =  Out<1> & Out<2> & Out<3> & IN<0> & Out<0>
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3>
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2>
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1>
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2>

MACROCELL | 11 | 10 | EXP64_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 11
INPUTS | 18 | Out<1>  | Out<2>  | Out<3>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | IN<3>  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 14 | 14 | 14 | 14 | 7 | 7 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 15 | 6 | 2
INPUTP | 4 | 129 | 209 | 227 | 201
EXPORTS | 1 | 11 | 11
EQ | 55 | 
       EXP64_.EXP  =  Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D

MACROCELL | 11 | 11 | EXP65_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 12
INPUTS | 20 | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | EXP64_.EXP
INPUTMC | 15 | 5 | 13 | 11 | 9 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 15 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 14 | 11 | 12 | 10 | 2 | 1 | 12 | 11 | 11 | 10
INPUTP | 5 | 221 | 237 | 217 | 234 | 199
EXPORTS | 1 | 11 | 12
IMPORTS | 1 | 11 | 10
EQ | 96 | 
       EXP65_.EXP  =  Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB12_11
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D

MACROCELL | 11 | 13 | EXP66_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 12
INPUTS | 17 | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out<2>  | IN<2>  | Out<1>  | IN<1>  | EXP67_.EXP
INPUTMC | 14 | 7 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 15 | 14 | 7 | 14 | 14 | 11 | 14
INPUTP | 3 | 209 | 201 | 129
EXPORTS | 1 | 11 | 12
IMPORTS | 1 | 11 | 14
EQ | 111 | 
       EXP66_.EXP  =  Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
;Imported pterms FB12_15
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D

MACROCELL | 11 | 14 | EXP67_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 13
INPUTS | 18 | Out<1>  | Out<2>  | Out<3>  | IN<0>  | Out<0>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | IN<3>  | IN<2>  | IN<1>
INPUTMC | 14 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 15
INPUTP | 4 | 227 | 209 | 201 | 129
EXPORTS | 1 | 11 | 13
EQ | 55 | 
       EXP67_.EXP  =  Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D

MACROCELL | 11 | 16 | EXP68_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 17
INPUTS | 19 | Out<1>  | Out<2>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 16 | 14 | 14 | 14 | 7 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 11 | 17
EQ | 65 | 
       EXP68_.EXP  =  Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 11 | 17 | EXP69_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 11 | 0
INPUTS | 20 | Out<10>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP68_.EXP
INPUTMC | 15 | 14 | 2 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 11 | 16
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 11 | 0
IMPORTS | 1 | 11 | 16
EQ | 106 | 
       EXP69_.EXP  =  Out<10> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB12_17
	# Out<1> & Out<2> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<2> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 12 | 5 | EXP70_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 12 | 6
INPUTS | 15 | Out<1>  | IN<0>  | Out<0>  | IN<2>  | IN<3>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<2>  | Out<3>  | IN<1>
INPUTMC | 11 | 14 | 14 | 6 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 14 | 7 | 7 | 2
INPUTP | 4 | 227 | 201 | 209 | 129
EXPORTS | 1 | 12 | 6
EQ | 40 | 
       EXP70_.EXP  =  Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 12 | 6 | EXP71_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 12 | 7
INPUTS | 18 | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | EXP70_.EXP
INPUTMC | 13 | 3 | 13 | 11 | 9 | 12 | 9 | 12 | 0 | 12 | 3 | 14 | 11 | 12 | 10 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 5
INPUTP | 5 | 217 | 234 | 199 | 209 | 201
EXPORTS | 1 | 12 | 7
IMPORTS | 1 | 12 | 5
EQ | 75 | 
       EXP71_.EXP  =  Out<6> & IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB13_6
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 12 | 8 | EXP72_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 12 | 7
INPUTS | 14 | Out<2>  | Out<3>  | IN<2>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<1>  | IN<1>  | IN<3>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D.EXP
INPUTMC | 11 | 14 | 7 | 7 | 2 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 14 | 14 | 12 | 9
INPUTP | 3 | 201 | 129 | 209
EXPORTS | 1 | 12 | 7
IMPORTS | 1 | 12 | 9
EQ | 65 | 
       EXP72_.EXP  =  Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB13_10
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 14 | 0 | EXP73_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 1
INPUTS | 14 | Out<1>  | IN<0>  | Out<0>  | IN<2>  | IN<3>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<2>  | Out<3>  | IN<1>
INPUTMC | 10 | 14 | 14 | 6 | 2 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 14 | 7 | 7 | 2
INPUTP | 4 | 227 | 201 | 209 | 129
EXPORTS | 1 | 14 | 1
EQ | 28 | 
       EXP73_.EXP  =  Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 14 | 1 | EXP74_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 2
INPUTS | 15 | Out<5>  | IN<5>  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | EXP73_.EXP
INPUTMC | 11 | 14 | 11 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 14 | 0
INPUTP | 4 | 234 | 199 | 209 | 201
EXPORTS | 1 | 14 | 2
IMPORTS | 1 | 14 | 0
EQ | 61 | 
       EXP74_.EXP  =  Out<5> & IN<5> & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<4> & IN<4> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB15_1
	# Out<1> & IN<0> & Out<0> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & Out<3> & IN<0> & Out<0> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<2> & IN<0> & Out<0> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<3> & IN<0> & Out<0> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 14 | 3 | EXP75_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 2
INPUTS | 15 | Out<1>  | Out<2>  | Out<3>  | IN<1>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | IN<3>  | IN<2>  | IN<0>  | Out<0>  | EXP76_.EXP
INPUTMC | 11 | 14 | 14 | 14 | 7 | 7 | 2 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 6 | 2 | 14 | 4
INPUTP | 4 | 129 | 209 | 201 | 227
EXPORTS | 1 | 14 | 2
IMPORTS | 1 | 14 | 4
EQ | 57 | 
       EXP75_.EXP  =  Out<1> & Out<2> & Out<3> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<1> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# IN<0> & Out<0> & IN<1> & IN<2> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
;Imported pterms FB15_5
	# Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 14 | 4 | EXP76_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 3
INPUTS | 13 | Out<1>  | Out<2>  | Out<3>  | IN<0>  | Out<0>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | IN<3>  | IN<2>
INPUTMC | 10 | 14 | 14 | 14 | 7 | 7 | 2 | 6 | 2 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3
INPUTP | 3 | 227 | 209 | 201
EXPORTS | 1 | 14 | 3
EQ | 21 | 
       EXP76_.EXP  =  Out<1> & Out<2> & Out<3> & IN<0> & Out<0> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<2> & IN<0> & Out<0> & IN<3> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D
	# Out<1> & Out<3> & IN<0> & Out<0> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D

MACROCELL | 14 | 6 | EXP77_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 7
INPUTS | 4 | Out<1>  | IN<1>  | IN<2>  | IN<0>
INPUTMC | 1 | 14 | 14
INPUTP | 3 | 129 | 201 | 227
EXPORTS | 1 | 14 | 7
EQ | 2 | 
       EXP77_.EXP  =  Out<1> & IN<1> & !IN<2>
	# !Out<1> & !IN<0> & IN<2>

MACROCELL | 14 | 8 | EXP78_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 7
INPUTS | 3 | Out<1>  | IN<1>  | IN<2>
INPUTMC | 1 | 14 | 14
INPUTP | 2 | 129 | 201
EXPORTS | 1 | 14 | 7
EQ | 1 | 
       EXP78_.EXP  =  !Out<1> & !IN<1> & IN<2>

MACROCELL | 14 | 10 | EXP79_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 14 | 11
INPUTS | 3 | IN<4>  | IN<5>  | Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2
INPUTMC | 1 | 11 | 7
INPUTP | 2 | 199 | 234
EXPORTS | 1 | 14 | 11
EQ | 2 | 
       EXP79_.EXP  =  !IN<4> & IN<5> & 
	!Out_Madd__add0000__or0002/Out_Madd__add0000__or0002_D2

MACROCELL | 15 | 2 | EXP80_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 15 | 3
INPUTS | 23 | Out<1>  | Out<2>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | IN<1>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<0>  | Out<0>  | IN<2>
INPUTMC | 20 | 14 | 14 | 14 | 7 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4 | 6 | 2
INPUTP | 3 | 129 | 227 | 201
EXPORTS | 1 | 15 | 3
EQ | 42 | 
       EXP80_.EXP  =  Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 15 | 3 | EXP81_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 15 | 4
INPUTS | 24 | Out<10>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | IN<10>  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<9>  | IN<9>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out<8>  | IN<8>  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out<7>  | IN<7>  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out<6>  | IN<6>  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | EXP80_.EXP
INPUTMC | 19 | 14 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 5 | 4 | 11 | 9 | 5 | 13 | 12 | 3 | 3 | 5 | 12 | 0 | 3 | 13 | 12 | 9 | 15 | 2
INPUTP | 5 | 255 | 258 | 221 | 237 | 217
EXPORTS | 1 | 15 | 4
IMPORTS | 1 | 15 | 2
EQ | 88 | 
       EXP81_.EXP  =  Out<10> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<10> & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<9> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<9> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<8> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<8> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<7> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<7> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<6> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<6> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
;Imported pterms FB16_3
	# Out<1> & Out<2> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<2> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & IN<1> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# IN<0> & Out<0> & Out<16> & Out<17> & Out<18> & 
	Out<19> & IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 15 | 5 | EXP82_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 15 | 4
INPUTS | 28 | Out<5>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | IN<5>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | Out<4>  | IN<4>  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out<3>  | IN<3>  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out<2>  | IN<2>  | $OpTx$$OpTx$FX_DC$1_INV$135  | Out<1>  | IN<1>  | EXP83_.EXP
INPUTMC | 23 | 14 | 11 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 11 | 9 | 12 | 10 | 12 | 9 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 2 | 1 | 12 | 11 | 7 | 2 | 12 | 12 | 14 | 7 | 12 | 4 | 14 | 14 | 15 | 6
INPUTP | 5 | 234 | 199 | 209 | 201 | 129
EXPORTS | 1 | 15 | 4
IMPORTS | 1 | 15 | 6
EQ | 96 | 
       EXP82_.EXP  =  Out<5> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<5> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<4> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<4> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<3> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<3> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D
	# Out<2> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & Out<16> & Out<17> & Out<18> & Out<19> & 
	IN<1> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
;Imported pterms FB16_7
	# Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

MACROCELL | 15 | 6 | EXP83_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 15 | 5
INPUTS | 22 | Out<1>  | Out<2>  | IN<0>  | Out<0>  | Out<16>  | Out<17>  | Out<18>  | Out<19>  | Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D  | Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D  | Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D  | Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D  | Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D  | Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D  | Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D  | Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D  | Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D  | Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D  | Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D  | Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D  | $OpTx$$OpTx$FX_DC$1_INV$135  | IN<2>
INPUTMC | 20 | 14 | 14 | 14 | 7 | 6 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 11 | 9 | 12 | 11 | 12 | 10 | 12 | 9 | 12 | 12 | 12 | 0 | 12 | 3 | 12 | 17 | 12 | 16 | 12 | 14 | 12 | 15 | 12 | 13 | 12 | 4
INPUTP | 2 | 227 | 201
EXPORTS | 1 | 15 | 5
EQ | 28 | 
       EXP83_.EXP  =  Out<1> & Out<2> & IN<0> & Out<0> & Out<16> & 
	Out<17> & Out<18> & Out<19> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135
	# Out<1> & IN<0> & Out<0> & Out<16> & Out<17> & 
	Out<18> & Out<19> & IN<2> & 
	Out_Madd__add0000_Mxor_Result<10>__xor0000/Out_Madd__add0000_Mxor_Result<10>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<5>__xor0000/Out_Madd__add0000_Mxor_Result<5>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<6>__xor0000/Out_Madd__add0000_Mxor_Result<6>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<7>__xor0000/Out_Madd__add0000_Mxor_Result<7>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<4>__xor0000/Out_Madd__add0000_Mxor_Result<4>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<8>__xor0000/Out_Madd__add0000_Mxor_Result<8>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<9>__xor0000/Out_Madd__add0000_Mxor_Result<9>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<11>__xor0000/Out_Madd__add0000_Mxor_Result<11>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<12>__xor0000/Out_Madd__add0000_Mxor_Result<12>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<14>__xor0000/Out_Madd__add0000_Mxor_Result<14>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<13>__xor0000/Out_Madd__add0000_Mxor_Result<13>__xor0000_D & 
	Out_Madd__add0000_Mxor_Result<15>__xor0000/Out_Madd__add0000_Mxor_Result<15>__xor0000_D & !$OpTx$$OpTx$FX_DC$1_INV$135

PIN | Clk | 4096 | 0 | N/A | 57 | 32 | 14 | 14 | 14 | 2 | 12 | 7 | 7 | 7 | 5 | 1 | 5 | 7 | 1 | 2 | 14 | 7 | 7 | 2 | 2 | 1 | 14 | 11 | 3 | 13 | 3 | 5 | 5 | 13 | 5 | 4 | 6 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
PIN | Reset | 65536 | 0 | N/A | 263 | 32 | 14 | 14 | 14 | 2 | 12 | 7 | 7 | 7 | 5 | 1 | 5 | 7 | 1 | 2 | 14 | 7 | 7 | 2 | 2 | 1 | 14 | 11 | 3 | 13 | 3 | 5 | 5 | 13 | 5 | 4 | 6 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 13 | 2 | 4 | 1 | 4 | 4 | 4 | 9 | 4 | 11 | 4 | 14 | 13 | 5 | 13 | 9 | 13 | 13
PIN | IN<0> | 64 | 0 | N/A | 227 | 34 | 14 | 14 | 14 | 0 | 12 | 5 | 1 | 0 | 14 | 7 | 7 | 2 | 6 | 2 | 1 | 6 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 10 | 11 | 10 | 11 | 6 | 1 | 14 | 10 | 6 | 0 | 6 | 1 | 4 | 1 | 17 | 7 | 1 | 7 | 3 | 8 | 6 | 9 | 6 | 11 | 8 | 11 | 14 | 11 | 16 | 12 | 9 | 14 | 3 | 14 | 4 | 14 | 6 | 15 | 6
PIN | IN<1> | 64 | 0 | N/A | 129 | 40 | 14 | 14 | 14 | 0 | 12 | 5 | 0 | 5 | 14 | 7 | 7 | 2 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 10 | 11 | 10 | 11 | 7 | 1 | 15 | 10 | 5 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 13 | 1 | 17 | 7 | 0 | 7 | 1 | 7 | 3 | 8 | 5 | 9 | 5 | 11 | 1 | 11 | 5 | 11 | 6 | 11 | 8 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 8 | 14 | 3 | 14 | 6 | 14 | 8 | 15 | 5
PIN | IN<9> | 64 | 0 | N/A | 258 | 16 | 14 | 2 | 12 | 7 | 1 | 1 | 5 | 4 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 3 | 1 | 12 | 11 | 12 | 5 | 3 | 11 | 17
PIN | IN<8> | 64 | 0 | N/A | 221 | 16 | 14 | 2 | 12 | 7 | 1 | 1 | 5 | 4 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 0 | 1 | 12 | 11 | 11 | 5 | 3 | 11 | 17
PIN | IN<7> | 64 | 0 | N/A | 237 | 15 | 14 | 2 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 9 | 1 | 12 | 11 | 11 | 1 | 16 | 11 | 17
PIN | IN<6> | 64 | 0 | N/A | 217 | 18 | 14 | 2 | 12 | 6 | 1 | 1 | 3 | 5 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 12 | 10 | 1 | 11 | 11 | 11 | 1 | 16 | 3 | 4 | 3 | 3 | 11 | 17
PIN | IN<5> | 64 | 0 | N/A | 234 | 22 | 14 | 1 | 12 | 6 | 0 | 5 | 14 | 11 | 3 | 13 | 3 | 5 | 1 | 7 | 11 | 1 | 9 | 5 | 10 | 5 | 14 | 10 | 3 | 14 | 8 | 5 | 12 | 11 | 1 | 11 | 11 | 11 | 1 | 16 | 1 | 3 | 3 | 4 | 3 | 6 | 11 | 5 | 15 | 5
PIN | IN<4> | 64 | 0 | N/A | 199 | 22 | 14 | 1 | 12 | 6 | 0 | 5 | 14 | 11 | 3 | 13 | 3 | 5 | 1 | 7 | 11 | 1 | 9 | 5 | 10 | 5 | 14 | 10 | 3 | 12 | 8 | 5 | 12 | 12 | 1 | 11 | 11 | 11 | 1 | 16 | 1 | 3 | 3 | 4 | 3 | 6 | 11 | 5 | 15 | 5
PIN | IN<3> | 64 | 0 | N/A | 209 | 37 | 14 | 1 | 12 | 6 | 1 | 0 | 7 | 2 | 1 | 7 | 11 | 1 | 9 | 5 | 10 | 5 | 14 | 4 | 7 | 4 | 8 | 5 | 1 | 11 | 11 | 10 | 12 | 4 | 11 | 7 | 1 | 16 | 0 | 5 | 1 | 3 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 15 | 1 | 17 | 7 | 0 | 7 | 1 | 7 | 3 | 11 | 5 | 11 | 6 | 11 | 8 | 11 | 13 | 11 | 14 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 15 | 5
PIN | IN<2> | 64 | 0 | N/A | 201 | 52 | 14 | 1 | 12 | 6 | 1 | 0 | 14 | 7 | 7 | 2 | 1 | 7 | 11 | 2 | 10 | 2 | 0 | 2 | 15 | 2 | 8 | 2 | 9 | 2 | 1 | 11 | 11 | 10 | 11 | 7 | 1 | 15 | 10 | 6 | 0 | 5 | 0 | 6 | 1 | 3 | 1 | 4 | 1 | 6 | 1 | 10 | 1 | 13 | 1 | 14 | 1 | 17 | 7 | 0 | 7 | 1 | 7 | 3 | 7 | 4 | 8 | 5 | 8 | 6 | 9 | 5 | 9 | 6 | 10 | 5 | 11 | 1 | 11 | 5 | 11 | 6 | 11 | 8 | 11 | 13 | 11 | 14 | 11 | 16 | 12 | 5 | 12 | 8 | 12 | 9 | 14 | 0 | 14 | 3 | 14 | 4 | 14 | 6 | 14 | 8 | 15 | 5 | 15 | 6
PIN | IN<10> | 64 | 0 | N/A | 255 | 13 | 12 | 7 | 1 | 1 | 1 | 8 | 11 | 3 | 10 | 3 | 0 | 3 | 15 | 3 | 8 | 3 | 9 | 3 | 11 | 9 | 1 | 12 | 11 | 12 | 11 | 17
PIN | IN<13> | 64 | 0 | N/A | 12 | 13 | 5 | 1 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 11 | 12 | 12 | 15 | 11 | 0 | 5 | 0
PIN | IN<12> | 64 | 0 | N/A | 4 | 13 | 5 | 1 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 16 | 11 | 12 | 11 | 0 | 5 | 0
PIN | IN<14> | 64 | 0 | N/A | 216 | 10 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 14 | 11 | 0
PIN | IN<11> | 64 | 0 | N/A | 169 | 12 | 1 | 2 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 17 | 1 | 12 | 11 | 12 | 11 | 0
PIN | IN<15> | 64 | 0 | N/A | 235 | 9 | 1 | 9 | 11 | 4 | 10 | 4 | 0 | 4 | 15 | 4 | 8 | 4 | 9 | 4 | 12 | 13 | 11 | 0
PIN | Out<1> | 536871040 | 0 | N/A | 162
PIN | Out<10> | 536871040 | 0 | N/A | 152
PIN | Out<11> | 536871040 | 0 | N/A | 139
PIN | Out<12> | 536871040 | 0 | N/A | 240
PIN | Out<13> | 536871040 | 0 | N/A | 251
PIN | Out<14> | 536871040 | 0 | N/A | 256
PIN | Out<15> | 536871040 | 0 | N/A | 21
PIN | Out<2> | 536871040 | 0 | N/A | 155
PIN | Out<3> | 536871040 | 0 | N/A | 236
PIN | Out<4> | 536871040 | 0 | N/A | 47
PIN | Out<5> | 536871040 | 0 | N/A | 160
PIN | Out<6> | 536871040 | 0 | N/A | 13
PIN | Out<7> | 536871040 | 0 | N/A | 7
PIN | Out<8> | 536871040 | 0 | N/A | 262
PIN | Out<9> | 536871040 | 0 | N/A | 254
PIN | Out<0> | 536871040 | 0 | N/A | 80
PIN | Out<16> | 536871040 | 0 | N/A | 26
PIN | Out<17> | 536871040 | 0 | N/A | 202
PIN | Out<18> | 536871040 | 0 | N/A | 115
PIN | Out<19> | 536871040 | 0 | N/A | 37
PIN | Out<20> | 536871040 | 0 | N/A | 170
PIN | Out<21> | 536871040 | 0 | N/A | 99
PIN | Out<22> | 536871040 | 0 | N/A | 219
PIN | Out<23> | 536871040 | 0 | N/A | 185
PIN | Out<24> | 536871040 | 0 | N/A | 63
PIN | Out<25> | 536871040 | 0 | N/A | 65
PIN | Out<26> | 536871040 | 0 | N/A | 71
PIN | Out<27> | 536871040 | 0 | N/A | 73
PIN | Out<28> | 536871040 | 0 | N/A | 77
PIN | Out<29> | 536871040 | 0 | N/A | 187
PIN | Out<30> | 536871040 | 0 | N/A | 190
PIN | Out<31> | 536871040 | 0 | N/A | 193
