{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639090914436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639090914436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 20:01:54 2021 " "Processing started: Thu Dec 09 20:01:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639090914436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090914436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090914437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639090914890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto2-arquitetura " "Found design unit 1: Projeto2-arquitetura" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Found entity 1: Projeto2" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodbinario_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodbinario_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBinario_7Seg-comportamento " "Found design unit 1: DecodBinario_7Seg-comportamento" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/DecodBinario_7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924741 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBinario_7Seg " "Found entity 1: DecodBinario_7Seg" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/DecodBinario_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924743 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/RAMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924744 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/UnidadeControle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924747 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/UnidadeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle_ULA-arch " "Found design unit 1: UnidadeControle_ULA-arch" {  } { { "UnidadeControle_ULA.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/UnidadeControle_ULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924748 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle_ULA " "Found entity 1: UnidadeControle_ULA" {  } { { "UnidadeControle_ULA.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/UnidadeControle_ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924750 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924751 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924751 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924752 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924754 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924755 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924757 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_b0_b30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_b0_b30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_B0_B30-comportamento " "Found design unit 1: ULA_B0_B30-comportamento" {  } { { "ULA_B0_B30.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B0_B30.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924758 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_B0_B30 " "Found entity 1: ULA_B0_B30" {  } { { "ULA_B0_B30.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B0_B30.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_completo_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_Completo_1bit-comportamento " "Found design unit 1: Somador_Completo_1bit-comportamento" {  } { { "Somador_Completo_1bit.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Somador_Completo_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_Completo_1bit " "Found entity 1: Somador_Completo_1bit" {  } { { "Somador_Completo_1bit.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Somador_Completo_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_b31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_b31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_B31-comportamento " "Found design unit 1: ULA_B31-comportamento" {  } { { "ULA_B31.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B31.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924761 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_B31 " "Found entity 1: ULA_B31" {  } { { "ULA_B31.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_completa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_completa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Completa-comportamento " "Found design unit 1: ULA_Completa-comportamento" {  } { { "ULA_Completa.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_Completa.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Completa " "Found entity 1: ULA_Completa" {  } { { "ULA_Completa.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_Completa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924766 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_32b-comportamento " "Found design unit 1: muxGenerico4x1_32b-comportamento" {  } { { "muxGenerico4x1_32b.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico4x1_32b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924768 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_32b " "Found entity 1: muxGenerico4x1_32b" {  } { { "muxGenerico4x1_32b.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico4x1_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_5b-comportamento " "Found design unit 1: muxGenerico4x1_5b-comportamento" {  } { { "muxGenerico4x1_5b.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico4x1_5b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924770 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_5b " "Found entity 1: muxGenerico4x1_5b" {  } { { "muxGenerico4x1_5b.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/muxGenerico4x1_5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Fetch-arch_name " "Found design unit 1: Instruction_Fetch-arch_name" {  } { { "Instruction_Fetch.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Found entity 1: Instruction_Fetch" {  } { { "Instruction_Fetch.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Decode-arch_name " "Found design unit 1: Instruction_Decode-arch_name" {  } { { "Instruction_Decode.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decode " "Found entity 1: Instruction_Decode" {  } { { "Instruction_Decode.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-arch_name " "Found design unit 1: Execute-arch_name" {  } { { "Execute.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Execute.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Execute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Access-arch_name " "Found design unit 1: Memory_Access-arch_name" {  } { { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Access " "Found entity 1: Memory_Access" {  } { { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_Back-arch_name " "Found design unit 1: Write_Back-arch_name" {  } { { "Write_Back.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Write_Back.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Write_Back.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Write_Back.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_IF_ID-comportamento " "Found design unit 1: register_IF_ID-comportamento" {  } { { "register_IF_ID.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_IF_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924779 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_IF_ID " "Found entity 1: register_IF_ID" {  } { { "register_IF_ID.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_ID_EX-comportamento " "Found design unit 1: register_ID_EX-comportamento" {  } { { "register_ID_EX.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_ID_EX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924780 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_ID_EX " "Found entity 1: register_ID_EX" {  } { { "register_ID_EX.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_EX_MEM-comportamento " "Found design unit 1: register_EX_MEM-comportamento" {  } { { "register_EX_MEM.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_EX_MEM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924782 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_EX_MEM " "Found entity 1: register_EX_MEM" {  } { { "register_EX_MEM.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_MEM_WB-comportamento " "Found design unit 1: register_MEM_WB-comportamento" {  } { { "register_MEM_WB.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_MEM_WB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924783 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_MEM_WB " "Found entity 1: register_MEM_WB" {  } { { "register_MEM_WB.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/register_MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090924783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2 " "Elaborating entity \"Projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639090924861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_PC Projeto2.vhd(41) " "VHDL Signal Declaration warning at Projeto2.vhd(41): used implicit default value for signal \"Saida_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639090924869 "|Projeto2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] Projeto2.vhd(29) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at Projeto2.vhd(29)" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090924869 "|Projeto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:INST_FETCH " "Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:INST_FETCH\"" {  } { { "Projeto2.vhd" "INST_FETCH" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC Instruction_Fetch:INST_FETCH\|registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"Instruction_Fetch:INST_FETCH\|registradorGenerico_PC:PC\"" {  } { { "Instruction_Fetch.vhd" "PC" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Fetch.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico Instruction_Fetch:INST_FETCH\|somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"Instruction_Fetch:INST_FETCH\|somadorGenerico:SOMADOR\"" {  } { { "Instruction_Fetch.vhd" "SOMADOR" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Fetch.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS Instruction_Fetch:INST_FETCH\|ROMMIPS:MEMORIA_INSTRUCAO " "Elaborating entity \"ROMMIPS\" for hierarchy \"Instruction_Fetch:INST_FETCH\|ROMMIPS:MEMORIA_INSTRUCAO\"" {  } { { "Instruction_Fetch.vhd" "MEMORIA_INSTRUCAO" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Fetch.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924874 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639090924875 "|Projeto2|ROMMIPS:MEMORIA_INSTRUCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_IF_ID register_IF_ID:IF_ID " "Elaborating entity \"register_IF_ID\" for hierarchy \"register_IF_ID:IF_ID\"" {  } { { "Projeto2.vhd" "IF_ID" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decode Instruction_Decode:INST_DECODE " "Elaborating entity \"Instruction_Decode\" for hierarchy \"Instruction_Decode:INST_DECODE\"" {  } { { "Projeto2.vhd" "INST_DECODE" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924878 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Control Instruction_Decode.vhd(24) " "VHDL Signal Declaration warning at Instruction_Decode.vhd(24): used implicit default value for signal \"Control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Instruction_Decode.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639090924879 "|Projeto2|Instruction_Decode:INST_DECODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_5b Instruction_Decode:INST_DECODE\|muxGenerico4x1_5b:MUX_BR " "Elaborating entity \"muxGenerico4x1_5b\" for hierarchy \"Instruction_Decode:INST_DECODE\|muxGenerico4x1_5b:MUX_BR\"" {  } { { "Instruction_Decode.vhd" "MUX_BR" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES " "Elaborating entity \"bancoRegistradores\" for hierarchy \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\"" {  } { { "Instruction_Decode.vhd" "BANCO_REGISTRADORES" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit Instruction_Decode:INST_DECODE\|muxGenerico2x1_1bit:MUX_EXT_SIG " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"Instruction_Decode:INST_DECODE\|muxGenerico2x1_1bit:MUX_EXT_SIG\"" {  } { { "Instruction_Decode.vhd" "MUX_EXT_SIG" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Instruction_Decode:INST_DECODE\|muxGenerico2x1:MUX_Prox_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Instruction_Decode:INST_DECODE\|muxGenerico2x1:MUX_Prox_PC\"" {  } { { "Instruction_Decode.vhd" "MUX_Prox_PC" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle_ULA Instruction_Decode:INST_DECODE\|UnidadeControle_ULA:UNIDADE_CONT_ULA " "Elaborating entity \"UnidadeControle_ULA\" for hierarchy \"Instruction_Decode:INST_DECODE\|UnidadeControle_ULA:UNIDADE_CONT_ULA\"" {  } { { "Instruction_Decode.vhd" "UNIDADE_CONT_ULA" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle Instruction_Decode:INST_DECODE\|UnidadeControle:UNIDADE_DE_CONTROLE " "Elaborating entity \"UnidadeControle\" for hierarchy \"Instruction_Decode:INST_DECODE\|UnidadeControle:UNIDADE_DE_CONTROLE\"" {  } { { "Instruction_Decode.vhd" "UNIDADE_DE_CONTROLE" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Instruction_Decode.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ID_EX register_ID_EX:ID_EX " "Elaborating entity \"register_ID_EX\" for hierarchy \"register_ID_EX:ID_EX\"" {  } { { "Projeto2.vhd" "ID_EX" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:EXECUTE " "Elaborating entity \"Execute\" for hierarchy \"Execute:EXECUTE\"" {  } { { "Projeto2.vhd" "EXECUTE" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saida_Mux_JR Execute.vhd(39) " "Verilog HDL or VHDL warning at Execute.vhd(39): object \"Saida_Mux_JR\" assigned a value but never read" {  } { { "Execute.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Execute.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639090924896 "|Projeto2|Execute:EXECUTE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Completa Execute:EXECUTE\|ULA_Completa:ULA " "Elaborating entity \"ULA_Completa\" for hierarchy \"Execute:EXECUTE\|ULA_Completa:ULA\"" {  } { { "Execute.vhd" "ULA" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Execute.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_B0_B30 Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0 " "Elaborating entity \"ULA_B0_B30\" for hierarchy \"Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\"" {  } { { "ULA_Completa.vhd" "ULA_B0" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_Completa.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\|muxGenerico2x1_1bit:MUX_INVERTE_B " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\|muxGenerico2x1_1bit:MUX_INVERTE_B\"" {  } { { "ULA_B0_B30.vhd" "MUX_INVERTE_B" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B0_B30.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Completo_1bit Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\|Somador_Completo_1bit:SOMA_SUB " "Elaborating entity \"Somador_Completo_1bit\" for hierarchy \"Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\|Somador_Completo_1bit:SOMA_SUB\"" {  } { { "ULA_B0_B30.vhd" "SOMA_SUB" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B0_B30.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\|muxGenerico4x1:MUX " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B0_B30:ULA_B0\|muxGenerico4x1:MUX\"" {  } { { "ULA_B0_B30.vhd" "MUX" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_B0_B30.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_B31 Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B31:ULA_B31 " "Elaborating entity \"ULA_B31\" for hierarchy \"Execute:EXECUTE\|ULA_Completa:ULA\|ULA_B31:ULA_B31\"" {  } { { "ULA_Completa.vhd" "ULA_B31" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ULA_Completa.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_EX_MEM register_EX_MEM:EX_MEM " "Elaborating entity \"register_EX_MEM\" for hierarchy \"register_EX_MEM:EX_MEM\"" {  } { { "Projeto2.vhd" "EX_MEM" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Access Memory_Access:MEMORY_ACCESS " "Elaborating entity \"Memory_Access\" for hierarchy \"Memory_Access:MEMORY_ACCESS\"" {  } { { "Projeto2.vhd" "MEMORY_ACCESS" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS " "Elaborating entity \"RAMMIPS\" for hierarchy \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\"" {  } { { "Memory_Access.vhd" "MEMORIA_DADOS" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_MEM_WB register_MEM_WB:MEM_WB " "Elaborating entity \"register_MEM_WB\" for hierarchy \"register_MEM_WB:MEM_WB\"" {  } { { "Projeto2.vhd" "MEM_WB" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Back Write_Back:WRITE_BACK " "Elaborating entity \"Write_Back\" for hierarchy \"Write_Back:WRITE_BACK\"" {  } { { "Projeto2.vhd" "WRITE_BACK" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_32b Write_Back:WRITE_BACK\|muxGenerico4x1_32b:MUX_RAM_ULA " "Elaborating entity \"muxGenerico4x1_32b\" for hierarchy \"Write_Back:WRITE_BACK\|muxGenerico4x1_32b:MUX_RAM_ULA\"" {  } { { "Write_Back.vhd" "MUX_RAM_ULA" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Write_Back.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBinario_7Seg DecodBinario_7Seg:DECOD_HEX0 " "Elaborating entity \"DecodBinario_7Seg\" for hierarchy \"DecodBinario_7Seg:DECOD_HEX0\"" {  } { { "Projeto2.vhd" "DECOD_HEX0" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090924971 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_0 " "Inferred RAM node \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639090925494 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_1 " "Inferred RAM node \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639090925495 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instruction_Fetch:INST_FETCH\|ROMMIPS:MEMORIA_INSTRUCAO\|memROM " "RAM logic \"Instruction_Fetch:INST_FETCH\|ROMMIPS:MEMORIA_INSTRUCAO\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639090925496 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639090925496 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1639090925497 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1639090925497 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1639090925497 ""}  } { { "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1639090925497 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|memRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|memRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639090925795 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639090925795 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639090925795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0 " "Elaborated megafunction instantiation \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090925849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0 " "Instantiated megafunction \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925850 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639090925850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3m1 " "Found entity 1: altsyncram_s3m1" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090925897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090925897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090925910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639090925910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfo1 " "Found entity 1: altsyncram_kfo1" {  } { { "db/altsyncram_kfo1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_kfo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639090925961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090925961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090925973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"Instruction_Decode:INST_DECODE\|bancoRegistradores:BANCO_REGISTRADORES\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Projeto2.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639090925973 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639090925973 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a0 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a1 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a2 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a3 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a4 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a5 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a6 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a7 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a8 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a9 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a10 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a11 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a12 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a13 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a14 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a15 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a16 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a17 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a18 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a19 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a20 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a21 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a22 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a23 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a24 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a25 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a26 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a27 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a28 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a29 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a30 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a31 " "Synthesized away node \"Memory_Access:MEMORY_ACCESS\|RAMMIPS:MEMORIA_DADOS\|altsyncram:memRAM_rtl_0\|altsyncram_s3m1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_s3m1.tdf" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/db/altsyncram_s3m1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memory_Access.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Memory_Access.vhd" 31 0 0 } } { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090926070 "|Projeto2|Memory_Access:MEMORY_ACCESS|RAMMIPS:MEMORIA_DADOS|altsyncram:memRAM_rtl_0|altsyncram_s3m1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639090926070 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639090926070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639090926592 "|Projeto2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639090926592 "|Projeto2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639090926592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639090926690 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639090927208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639090927464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639090927464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Projeto2.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Projeto2/Projeto2.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639090927581 "|Projeto2|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639090927581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639090927584 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639090927584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "555 " "Implemented 555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639090927584 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639090927584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639090927584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639090927652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 20:02:07 2021 " "Processing ended: Thu Dec 09 20:02:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639090927652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639090927652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639090927652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639090927652 ""}
