<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Sat Dec 28 21:59:00 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 6.380, 3.33</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">38353, 151921, 38353, 151921, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">38352, 151920, 2397 ~ 9495, -, -, 16, no</column>
<column name=" + Loop 1.1">2394, 9492, 171 ~ 339, -, -, 14 ~ 28, no</column>
<column name="  ++ Loop 1.1.1">168, 336, 12, -, -, 14 ~ 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 9, -, -, -</column>
<column name="Expression">-, 0, 0, 770, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 260, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 203, -</column>
<column name="Register">-, -, 1067, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="network_mux_32_16_1_1_U31">network_mux_32_16_1_1, 0, 0, 0, 65, 0</column>
<column name="network_mux_32_16_1_1_U32">network_mux_32_16_1_1, 0, 0, 0, 65, 0</column>
<column name="network_mux_32_16_1_1_U33">network_mux_32_16_1_1, 0, 0, 0, 65, 0</column>
<column name="network_mux_32_16_1_1_U34">network_mux_32_16_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_16s_30_1_1_U35">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U36">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U37">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U38">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U39">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U40">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U41">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U42">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U43">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln41_fu_357_p2">*, 0, 0, 51, 7, 9</column>
<column name="mul_ln60_fu_430_p2">*, 0, 0, 33, 7, 5</column>
<column name="mul_ln79_fu_442_p2">*, 0, 0, 33, 7, 5</column>
<column name="tmp10_fu_454_p2">*, 0, 0, 51, 6, 9</column>
<column name="add_ln103_1_fu_674_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln103_2_fu_726_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln103_3_fu_760_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln103_4_fu_732_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln103_5_fu_680_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln103_6_fu_746_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln103_7_fu_751_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln103_8_fu_756_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln103_fu_489_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln20_3_fu_336_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln20_fu_331_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln41_1_fu_494_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln41_fu_474_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln47_1_fu_371_p2">+, 0, 0, 10, 1, 2</column>
<column name="add_ln47_2_fu_479_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln47_3_fu_498_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln47_fu_366_p2">+, 0, 0, 19, 1, 14</column>
<column name="add_ln53_1_fu_484_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln53_2_fu_510_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln53_fu_376_p2">+, 0, 0, 19, 2, 14</column>
<column name="add_ln60_2_fu_514_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln60_fu_386_p2">+, 0, 0, 10, 2, 2</column>
<column name="add_ln66_fu_526_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln72_fu_530_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln79_1_fu_411_p2">+, 0, 0, 15, 5, 2</column>
<column name="add_ln79_fu_534_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln85_fu_538_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln91_fu_542_p2">+, 0, 0, 19, 14, 14</column>
<column name="next_mul_fu_391_p2">+, 0, 0, 14, 10, 10</column>
<column name="out_d_fu_347_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_401_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_464_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp_fu_417_p2">+, 0, 0, 15, 9, 9</column>
<column name="icmp_ln20_fu_341_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln21_fu_396_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln22_fu_459_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="xor_ln53_fu_381_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="input_r_address0">33, 6, 14, 84</column>
<column name="input_r_address1">27, 5, 14, 70</column>
<column name="out_d_0_reg_219">9, 2, 5, 10</column>
<column name="out_h_0_reg_253">9, 2, 5, 10</column>
<column name="out_w_0_reg_276">9, 2, 5, 10</column>
<column name="phi_mul2_reg_230">9, 2, 9, 18</column>
<column name="phi_mul5_reg_241">9, 2, 9, 18</column>
<column name="phi_mul_reg_264">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln103_1_reg_1219">16, 0, 16, 0</column>
<column name="add_ln103_3_reg_1254">16, 0, 16, 0</column>
<column name="add_ln103_4_reg_1244">16, 0, 16, 0</column>
<column name="add_ln103_5_reg_1224">16, 0, 16, 0</column>
<column name="add_ln103_7_reg_1249">16, 0, 16, 0</column>
<column name="add_ln103_reg_1015">14, 0, 14, 0</column>
<column name="add_ln20_3_reg_883">9, 0, 9, 0</column>
<column name="add_ln20_reg_878">9, 0, 9, 0</column>
<column name="add_ln41_1_reg_1020">14, 0, 14, 0</column>
<column name="add_ln41_reg_994">14, 0, 14, 0</column>
<column name="add_ln47_1_reg_916">2, 0, 2, 0</column>
<column name="add_ln47_2_reg_1001">14, 0, 14, 0</column>
<column name="add_ln47_3_reg_1025">14, 0, 14, 0</column>
<column name="add_ln47_reg_911">14, 0, 14, 0</column>
<column name="add_ln53_1_reg_1008">14, 0, 14, 0</column>
<column name="add_ln53_2_reg_1040">14, 0, 14, 0</column>
<column name="add_ln53_reg_921">14, 0, 14, 0</column>
<column name="add_ln60_2_reg_1045">14, 0, 14, 0</column>
<column name="add_ln60_reg_931">2, 0, 2, 0</column>
<column name="add_ln66_reg_1060">14, 0, 14, 0</column>
<column name="add_ln72_reg_1065">14, 0, 14, 0</column>
<column name="add_ln79_1_reg_950">5, 0, 5, 0</column>
<column name="add_ln79_reg_1070">14, 0, 14, 0</column>
<column name="add_ln85_reg_1075">14, 0, 14, 0</column>
<column name="add_ln91_reg_1080">14, 0, 14, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="empty_60_reg_873">5, 0, 5, 0</column>
<column name="empty_reg_868">5, 0, 5, 0</column>
<column name="input_load_2_reg_1109">16, 0, 16, 0</column>
<column name="input_load_3_reg_1114">16, 0, 16, 0</column>
<column name="input_load_4_reg_1149">16, 0, 16, 0</column>
<column name="input_load_5_reg_1154">16, 0, 16, 0</column>
<column name="kernel1_load_reg_1093">16, 0, 16, 0</column>
<column name="kernel2_load_reg_1101">16, 0, 16, 0</column>
<column name="kernel_load_reg_1085">16, 0, 16, 0</column>
<column name="mul_ln41_1_reg_1174">30, 0, 30, 0</column>
<column name="mul_ln41_reg_896">14, 0, 14, 0</column>
<column name="mul_ln47_reg_1179">30, 0, 30, 0</column>
<column name="mul_ln53_reg_1199">30, 0, 30, 0</column>
<column name="mul_ln60_1_reg_1204">30, 0, 30, 0</column>
<column name="mul_ln66_reg_1184">30, 0, 30, 0</column>
<column name="mul_ln72_reg_1189">30, 0, 30, 0</column>
<column name="mul_ln79_1_reg_1209">30, 0, 30, 0</column>
<column name="mul_ln85_reg_1214">30, 0, 30, 0</column>
<column name="mul_ln91_reg_1229">30, 0, 30, 0</column>
<column name="next_mul_reg_936">10, 0, 10, 0</column>
<column name="out_d_0_reg_219">5, 0, 5, 0</column>
<column name="out_d_reg_891">5, 0, 5, 0</column>
<column name="out_h_0_reg_253">5, 0, 5, 0</column>
<column name="out_h_reg_944">5, 0, 5, 0</column>
<column name="out_w_0_reg_276">5, 0, 5, 0</column>
<column name="out_w_reg_989">5, 0, 5, 0</column>
<column name="phi_mul2_reg_230">9, 0, 9, 0</column>
<column name="phi_mul5_reg_241">9, 0, 9, 0</column>
<column name="phi_mul_reg_264">10, 0, 10, 0</column>
<column name="reg_287">16, 0, 16, 0</column>
<column name="reg_291">16, 0, 16, 0</column>
<column name="sext_ln41_1_reg_1169">30, 0, 30, 0</column>
<column name="tmp10_reg_981">14, 0, 14, 0</column>
<column name="tmp_1_reg_1134">16, 0, 16, 0</column>
<column name="tmp_2_reg_1139">16, 0, 16, 0</column>
<column name="tmp_3_reg_1144">16, 0, 16, 0</column>
<column name="tmp_reg_955">9, 0, 9, 0</column>
<column name="tmp_s_reg_1129">16, 0, 16, 0</column>
<column name="trunc_ln2_reg_1234">16, 0, 16, 0</column>
<column name="trunc_ln3_reg_1239">16, 0, 16, 0</column>
<column name="trunc_ln41_reg_903">2, 0, 2, 0</column>
<column name="xor_ln53_reg_926">2, 0, 2, 0</column>
<column name="zext_ln103_1_cast_reg_863">6, 0, 14, 8</column>
<column name="zext_ln103_1_reg_837">7, 0, 9, 2</column>
<column name="zext_ln103_2_reg_847">7, 0, 12, 5</column>
<column name="zext_ln103_3_reg_858">6, 0, 9, 3</column>
<column name="zext_ln103_4_reg_853">7, 0, 10, 3</column>
<column name="zext_ln103_reg_842">7, 0, 14, 7</column>
<column name="zext_ln41_2_reg_960">10, 0, 14, 4</column>
<column name="zext_ln60_1_reg_967">12, 0, 14, 2</column>
<column name="zext_ln79_2_reg_974">12, 0, 14, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="kernel_address0">out, 6, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 16, ap_memory, kernel, array</column>
<column name="kernel1_address0">out, 6, ap_memory, kernel1, array</column>
<column name="kernel1_ce0">out, 1, ap_memory, kernel1, array</column>
<column name="kernel1_q0">in, 16, ap_memory, kernel1, array</column>
<column name="kernel2_address0">out, 6, ap_memory, kernel2, array</column>
<column name="kernel2_ce0">out, 1, ap_memory, kernel2, array</column>
<column name="kernel2_q0">in, 16, ap_memory, kernel2, array</column>
</table>
</item>
</section>
</profile>
