#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022677831ba0 .scope module, "Branch_flag_Gen" "Branch_flag_Gen" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Rs1";
    .port_info 1 /INPUT 32 "Rs2";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "neq";
    .port_info 4 /OUTPUT 1 "lt";
    .port_info 5 /OUTPUT 1 "gteq";
P_000002267784e280 .param/l "bit_width" 0 2 3, +C4<00000000000000000000000000100000>;
o0000022677864f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002267784bde0_0 .net "Rs1", 31 0, o0000022677864f88;  0 drivers
o0000022677864fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002267784c380_0 .net "Rs2", 31 0, o0000022677864fb8;  0 drivers
v000002267784cba0_0 .net *"_ivl_0", 0 0, L_00000226778eb200;  1 drivers
L_00000226778eeca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002267784ca60_0 .net/2u *"_ivl_10", 0 0, L_00000226778eeca8;  1 drivers
L_00000226778eecf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002267784c420_0 .net/2u *"_ivl_12", 0 0, L_00000226778eecf0;  1 drivers
v000002267784c740_0 .net *"_ivl_16", 0 0, L_00000226778ec060;  1 drivers
L_00000226778eed38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002267784ce20_0 .net/2u *"_ivl_18", 0 0, L_00000226778eed38;  1 drivers
L_00000226778eec18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002267784bb60_0 .net/2u *"_ivl_2", 0 0, L_00000226778eec18;  1 drivers
L_00000226778eed80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002267784d000_0 .net/2u *"_ivl_20", 0 0, L_00000226778eed80;  1 drivers
v000002267784be80_0 .net *"_ivl_24", 0 0, L_00000226778ed000;  1 drivers
L_00000226778eedc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002267784cc40_0 .net/2u *"_ivl_26", 0 0, L_00000226778eedc8;  1 drivers
L_00000226778eee10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002267784d460_0 .net/2u *"_ivl_28", 0 0, L_00000226778eee10;  1 drivers
L_00000226778eec60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002267784c060_0 .net/2u *"_ivl_4", 0 0, L_00000226778eec60;  1 drivers
v000002267784cb00_0 .net *"_ivl_8", 0 0, L_00000226778ebde0;  1 drivers
v000002267784d6e0_0 .net "eq", 0 0, L_00000226778ebca0;  1 drivers
v000002267784c920_0 .net "gte", 0 0, L_00000226778ecce0;  1 drivers
o0000022677865288 .functor BUFZ 1, C4<z>; HiZ drive
v000002267784cec0_0 .net "gteq", 0 0, o0000022677865288;  0 drivers
v000002267784bf20_0 .net "lt", 0 0, L_00000226778ec560;  1 drivers
v000002267784d0a0_0 .net "neq", 0 0, L_00000226778ebe80;  1 drivers
L_00000226778eb200 .cmp/eq 32, o0000022677864f88, o0000022677864fb8;
L_00000226778ebca0 .functor MUXZ 1, L_00000226778eec60, L_00000226778eec18, L_00000226778eb200, C4<>;
L_00000226778ebde0 .cmp/ne 32, o0000022677864f88, o0000022677864fb8;
L_00000226778ebe80 .functor MUXZ 1, L_00000226778eecf0, L_00000226778eeca8, L_00000226778ebde0, C4<>;
L_00000226778ec060 .cmp/gt.s 32, o0000022677864fb8, o0000022677864f88;
L_00000226778ec560 .functor MUXZ 1, L_00000226778eed80, L_00000226778eed38, L_00000226778ec060, C4<>;
L_00000226778ed000 .cmp/ge.s 32, o0000022677864f88, o0000022677864fb8;
L_00000226778ecce0 .functor MUXZ 1, L_00000226778eee10, L_00000226778eedc8, L_00000226778ed000, C4<>;
S_0000022677864820 .scope module, "PL_CPU_mod" "PL_CPU_mod" 3 35;
 .timescale 0 0;
v00000226778ebac0_0 .net "PC", 31 0, L_0000022677947000;  1 drivers
v00000226778ecc40_0 .net "cycles_consumed", 31 0, v00000226778ebb60_0;  1 drivers
v00000226778ebc00_0 .var "input_clk", 0 0;
v00000226778eb160_0 .var "rst", 0 0;
S_00000226778649b0 .scope module, "cpu" "CPU5STAGE" 3 40, 4 2 0, S_0000022677864820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000022677863510 .functor NOR 1, v00000226778ebc00_0, v00000226778e9270_0, C4<0>, C4<0>;
L_0000022677947000 .functor BUFZ 32, v00000226778d1880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226778ea210_0 .net "EX_FLUSH", 0 0, L_0000022677834bc0;  1 drivers
v00000226778e9bd0_0 .net "EX_INST", 31 0, v00000226778c9290_0;  1 drivers
v00000226778ea990_0 .net "EX_Immed", 31 0, v00000226778c86b0_0;  1 drivers
v00000226778e9b30_0 .net "EX_PC", 31 0, v00000226778c96f0_0;  1 drivers
v00000226778e9c70_0 .net "EX_memread", 0 0, v00000226778c9790_0;  1 drivers
v00000226778ea030_0 .net "EX_memwrite", 0 0, v00000226778c9150_0;  1 drivers
v00000226778e9450_0 .net "EX_opcode", 6 0, v00000226778c9650_0;  1 drivers
v00000226778ea0d0_0 .net "EX_rd_ind", 4 0, v00000226778c82f0_0;  1 drivers
v00000226778e98b0_0 .net "EX_regwrite", 0 0, v00000226778c7cb0_0;  1 drivers
v00000226778eaa30_0 .net "EX_rs1", 31 0, v00000226778c8070_0;  1 drivers
v00000226778e94f0_0 .net "EX_rs1_ind", 4 0, v00000226778c91f0_0;  1 drivers
v00000226778e9d10_0 .net "EX_rs2", 31 0, v00000226778c7e90_0;  1 drivers
v00000226778e9630_0 .net "EX_rs2_ind", 4 0, v00000226778c9830_0;  1 drivers
v00000226778eaad0_0 .net "ID_FLUSH_buf", 0 0, L_0000022677947930;  1 drivers
v00000226778e9950_0 .net "ID_INST", 31 0, v00000226778d1060_0;  1 drivers
v00000226778e9810_0 .net "ID_Immed", 31 0, v00000226778ceea0_0;  1 drivers
v00000226778e9e50_0 .net "ID_PC", 31 0, v00000226778d1f60_0;  1 drivers
v00000226778ea2b0_0 .net "ID_memread", 0 0, L_0000022677947ca0;  1 drivers
v00000226778e9770_0 .net "ID_memwrite", 0 0, L_0000022677949320;  1 drivers
v00000226778ea170_0 .net "ID_opcode", 6 0, v00000226778d0fc0_0;  1 drivers
v00000226778ea850_0 .net "ID_rd_ind", 4 0, v00000226778d1a60_0;  1 drivers
v00000226778e96d0_0 .net "ID_regwrite", 0 0, L_000002267794a0e0;  1 drivers
v00000226778e99f0_0 .net "ID_rs1", 31 0, L_0000022677718690;  1 drivers
v00000226778e9a90_0 .net "ID_rs1_ind", 4 0, v00000226778d1100_0;  1 drivers
v00000226778ea350_0 .net "ID_rs2", 31 0, L_0000022677947070;  1 drivers
v00000226778ea3f0_0 .net "ID_rs2_ind", 4 0, v00000226778d14c0_0;  1 drivers
L_00000226778efd88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226778ea490_0 .net "IF_FLUSH", 0 0, L_00000226778efd88;  1 drivers
v00000226778ea5d0_0 .net "IF_INST", 31 0, L_0000022677809650;  1 drivers
v00000226778ea530_0 .net "IF_pc", 31 0, v00000226778d1880_0;  1 drivers
v00000226778ea670_0 .net "MEM_ALU_OUT", 31 0, v00000226778b9d30_0;  1 drivers
v00000226778ec880_0 .net "MEM_Data_mem_out", 31 0, L_0000022677946d60;  1 drivers
v00000226778ecf60_0 .net "MEM_FLUSH", 0 0, L_0000022677808e70;  1 drivers
v00000226778ec740_0 .net "MEM_INST", 31 0, v00000226778b96f0_0;  1 drivers
v00000226778ed3c0_0 .net "MEM_PC", 31 0, v00000226778bb090_0;  1 drivers
v00000226778ec240_0 .net "MEM_memread", 0 0, v00000226778bb3b0_0;  1 drivers
v00000226778ec7e0_0 .net "MEM_memwrite", 0 0, v00000226778baa50_0;  1 drivers
v00000226778ece20_0 .net "MEM_opcode", 6 0, v00000226778bb450_0;  1 drivers
v00000226778ec100_0 .net "MEM_rd_ind", 4 0, v00000226778bad70_0;  1 drivers
v00000226778ebfc0_0 .net "MEM_regwrite", 0 0, v00000226778b9f10_0;  1 drivers
v00000226778ed140_0 .net "MEM_rs1_ind", 4 0, v00000226778b98d0_0;  1 drivers
v00000226778eac60_0 .net "MEM_rs2", 31 0, v00000226778ba690_0;  1 drivers
v00000226778eb2a0_0 .net "MEM_rs2_ind", 4 0, v00000226778ba7d0_0;  1 drivers
v00000226778eb3e0_0 .net "PC", 31 0, L_0000022677947000;  alias, 1 drivers
v00000226778eada0_0 .net "WB_ALU_OUT", 31 0, v00000226778e7790_0;  1 drivers
v00000226778ecd80_0 .net "WB_Data_mem_out", 31 0, v00000226778e9090_0;  1 drivers
v00000226778ead00_0 .net "WB_INST", 31 0, v00000226778e7830_0;  1 drivers
v00000226778eb660_0 .net "WB_PC", 31 0, v00000226778e78d0_0;  1 drivers
v00000226778ebd40_0 .net "WB_memread", 0 0, v00000226778e7b50_0;  1 drivers
v00000226778eae40_0 .net "WB_memwrite", 0 0, v00000226778e6ed0_0;  1 drivers
v00000226778eb480_0 .net "WB_opcode", 6 0, v00000226778e7c90_0;  1 drivers
v00000226778ecba0_0 .net "WB_rd_ind", 4 0, v00000226778e7fb0_0;  1 drivers
v00000226778ec1a0_0 .net "WB_regwrite", 0 0, v00000226778e8910_0;  1 drivers
v00000226778eb5c0_0 .net "WB_rs1_ind", 4 0, v00000226778e6f70_0;  1 drivers
v00000226778ed1e0_0 .net "WB_rs2", 31 0, v00000226778e80f0_0;  1 drivers
v00000226778ed320_0 .net "WB_rs2_ind", 4 0, v00000226778e91d0_0;  1 drivers
v00000226778ec9c0_0 .net "alu_out", 31 0, v00000226778bb270_0;  1 drivers
v00000226778eaee0_0 .net "alu_selA", 1 0, v00000226778bcec0_0;  1 drivers
v00000226778eaf80_0 .net "alu_selB", 2 0, v00000226778bc9c0_0;  1 drivers
v00000226778eb020_0 .net "clk", 0 0, L_0000022677863510;  1 drivers
v00000226778eb7a0_0 .net "comp_selA", 1 0, v00000226778bbb60_0;  1 drivers
v00000226778eb840_0 .net "comp_selB", 1 0, v00000226778bc060_0;  1 drivers
v00000226778ebb60_0 .var "cycles_consumed", 31 0;
v00000226778ec6a0_0 .net "exception_flag", 0 0, L_00000226778ed820;  1 drivers
v00000226778ec420_0 .net "forwarded_data", 31 0, v00000226778e8af0_0;  1 drivers
v00000226778eb0c0_0 .net "hlt", 0 0, v00000226778e9270_0;  1 drivers
v00000226778ebf20_0 .net "id_flush", 0 0, L_0000022677834610;  1 drivers
v00000226778eb700_0 .net "if_id_write", 0 0, v00000226778c87f0_0;  1 drivers
v00000226778eb8e0_0 .net "input_clk", 0 0, v00000226778ebc00_0;  1 drivers
v00000226778ec2e0_0 .net "pc_src", 1 0, L_000002267794a360;  1 drivers
v00000226778eb340_0 .net "pc_write", 0 0, v00000226778c9ab0_0;  1 drivers
v00000226778eb980_0 .net "pfc", 31 0, L_00000226778ee040;  1 drivers
v00000226778ec920_0 .net "rs2_out", 31 0, v00000226778bbd40_0;  1 drivers
v00000226778eb520_0 .net "rst", 0 0, v00000226778eb160_0;  1 drivers
v00000226778eca60_0 .net "store_rs2_forward", 1 0, v00000226778c9010_0;  1 drivers
v00000226778ecb00_0 .net "target_addr_adder_mux_sel", 2 0, v00000226778c7df0_0;  1 drivers
v00000226778eba20_0 .net "wdata_to_reg_file", 31 0, v00000226778ea710_0;  1 drivers
S_000002267771b740 .scope module, "EDU" "exception_detect_unit" 4 38, 5 3 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000226778aeff0 .param/l "add" 0 5 16, C4<0100000>;
P_00000226778af028 .param/l "addi" 0 5 16, C4<1001000>;
P_00000226778af060 .param/l "addu" 0 5 16, C4<0100001>;
P_00000226778af098 .param/l "and_" 0 5 16, C4<0100100>;
P_00000226778af0d0 .param/l "andi" 0 5 16, C4<1001100>;
P_00000226778af108 .param/l "beq" 0 5 17, C4<1000100>;
P_00000226778af140 .param/l "bge" 0 5 17, C4<1010001>;
P_00000226778af178 .param/l "blt" 0 5 17, C4<1010000>;
P_00000226778af1b0 .param/l "bne" 0 5 17, C4<1000101>;
P_00000226778af1e8 .param/l "hlt" 0 5 18, C4<1111111>;
P_00000226778af220 .param/l "j" 0 5 18, C4<1000010>;
P_00000226778af258 .param/l "jal" 0 5 18, C4<1000011>;
P_00000226778af290 .param/l "jr" 0 5 18, C4<0001000>;
P_00000226778af2c8 .param/l "lw" 0 5 17, C4<1100011>;
P_00000226778af300 .param/l "nor_" 0 5 17, C4<0100111>;
P_00000226778af338 .param/l "numofinst" 0 5 11, +C4<00000000000000000000000000011000>;
P_00000226778af370 .param/l "opcodes" 0 5 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000226778af3a8 .param/l "or_" 0 5 16, C4<0100101>;
P_00000226778af3e0 .param/l "ori" 0 5 16, C4<1001101>;
P_00000226778af418 .param/l "sll" 0 5 17, C4<0000000>;
P_00000226778af450 .param/l "slt" 0 5 18, C4<0101010>;
P_00000226778af488 .param/l "srl" 0 5 17, C4<0000010>;
P_00000226778af4c0 .param/l "sub" 0 5 16, C4<0100010>;
P_00000226778af4f8 .param/l "subu" 0 5 16, C4<0100011>;
P_00000226778af530 .param/l "sw" 0 5 17, C4<1101011>;
P_00000226778af568 .param/l "xor_" 0 5 16, C4<0100110>;
P_00000226778af5a0 .param/l "xori" 0 5 17, C4<1001110>;
L_00000226778632e0 .functor OR 1, L_00000226778ec380, L_00000226778ec4c0, C4<0>, C4<0>;
L_0000022677863270 .functor OR 1, L_00000226778632e0, L_00000226778ec600, C4<0>, C4<0>;
L_0000022677864000 .functor OR 1, L_0000022677863270, L_00000226778ed280, C4<0>, C4<0>;
L_00000226778634a0 .functor OR 1, L_0000022677864000, L_00000226778ecec0, C4<0>, C4<0>;
L_0000022677863cf0 .functor OR 1, L_00000226778634a0, L_00000226778ed0a0, C4<0>, C4<0>;
L_00000226778636d0 .functor OR 1, L_0000022677863cf0, L_00000226778ee7c0, C4<0>, C4<0>;
L_0000022677863820 .functor OR 1, L_00000226778636d0, L_00000226778edb40, C4<0>, C4<0>;
L_0000022677863890 .functor OR 1, L_0000022677863820, L_00000226778ee860, C4<0>, C4<0>;
L_0000022677863900 .functor OR 1, L_0000022677863890, L_00000226778ede60, C4<0>, C4<0>;
L_0000022677863970 .functor OR 1, L_0000022677863900, L_00000226778eea40, C4<0>, C4<0>;
L_0000022677863ac0 .functor OR 1, L_0000022677863970, L_00000226778ee680, C4<0>, C4<0>;
L_0000022677863a50 .functor OR 1, L_0000022677863ac0, L_00000226778ee900, C4<0>, C4<0>;
L_0000022677863ba0 .functor OR 1, L_0000022677863a50, L_00000226778ed8c0, C4<0>, C4<0>;
L_0000022677863b30 .functor OR 1, L_0000022677863ba0, L_00000226778ed500, C4<0>, C4<0>;
L_0000022677863d60 .functor OR 1, L_0000022677863b30, L_00000226778edbe0, C4<0>, C4<0>;
L_0000022677863350 .functor OR 1, L_0000022677863d60, L_00000226778edf00, C4<0>, C4<0>;
L_0000022677863c80 .functor OR 1, L_0000022677863350, L_00000226778ed6e0, C4<0>, C4<0>;
L_0000022677863dd0 .functor OR 1, L_0000022677863c80, L_00000226778ee360, C4<0>, C4<0>;
L_0000022677863e40 .functor OR 1, L_0000022677863dd0, L_00000226778ed960, C4<0>, C4<0>;
L_0000022677863eb0 .functor OR 1, L_0000022677863e40, L_00000226778ee220, C4<0>, C4<0>;
L_0000022677863f20 .functor OR 1, L_0000022677863eb0, L_00000226778ee9a0, C4<0>, C4<0>;
L_0000022677864070 .functor OR 1, L_0000022677863f20, L_00000226778ee400, C4<0>, C4<0>;
L_00000226778640e0 .functor OR 1, L_0000022677864070, L_00000226778eeae0, C4<0>, C4<0>;
L_0000022677864150 .functor OR 1, L_00000226778640e0, L_00000226778eda00, C4<0>, C4<0>;
L_0000022677834610 .functor BUFZ 1, L_00000226778ed820, C4<0>, C4<0>, C4<0>;
L_0000022677834bc0 .functor BUFZ 1, L_00000226778ed820, C4<0>, C4<0>, C4<0>;
L_0000022677808e70 .functor BUFZ 1, L_00000226778ed820, C4<0>, C4<0>, C4<0>;
v000002267784d140_0 .net "EX_FLUSH", 0 0, L_0000022677834bc0;  alias, 1 drivers
v000002267784c4c0_0 .net "ID_PC", 31 0, v00000226778d1f60_0;  alias, 1 drivers
v000002267784bac0_0 .net "ID_opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v000002267784d1e0_0 .net "MEM_FLUSH", 0 0, L_0000022677808e70;  alias, 1 drivers
L_00000226778eee58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002267784c600_0 .net/2u *"_ivl_0", 0 0, L_00000226778eee58;  1 drivers
v000002267784d8c0_0 .net *"_ivl_101", 0 0, L_0000022677863350;  1 drivers
L_00000226778ef368 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000002267784c7e0_0 .net/2u *"_ivl_102", 6 0, L_00000226778ef368;  1 drivers
v000002267784d500_0 .net *"_ivl_104", 0 0, L_00000226778ed6e0;  1 drivers
v000002267784c9c0_0 .net *"_ivl_107", 0 0, L_0000022677863c80;  1 drivers
L_00000226778ef3b0 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v000002267784bc00_0 .net/2u *"_ivl_108", 6 0, L_00000226778ef3b0;  1 drivers
v000002267784d5a0_0 .net *"_ivl_11", 0 0, L_00000226778632e0;  1 drivers
v000002267784ba20_0 .net *"_ivl_110", 0 0, L_00000226778ee360;  1 drivers
v000002267784cf60_0 .net *"_ivl_113", 0 0, L_0000022677863dd0;  1 drivers
L_00000226778ef3f8 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v000002267784c880_0 .net/2u *"_ivl_114", 6 0, L_00000226778ef3f8;  1 drivers
v000002267784d640_0 .net *"_ivl_116", 0 0, L_00000226778ed960;  1 drivers
v000002267784bfc0_0 .net *"_ivl_119", 0 0, L_0000022677863e40;  1 drivers
L_00000226778eef30 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v000002267784c100_0 .net/2u *"_ivl_12", 6 0, L_00000226778eef30;  1 drivers
L_00000226778ef440 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000002267784d280_0 .net/2u *"_ivl_120", 6 0, L_00000226778ef440;  1 drivers
v000002267784c1a0_0 .net *"_ivl_122", 0 0, L_00000226778ee220;  1 drivers
v000002267784d3c0_0 .net *"_ivl_125", 0 0, L_0000022677863eb0;  1 drivers
L_00000226778ef488 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000002267784d780_0 .net/2u *"_ivl_126", 6 0, L_00000226778ef488;  1 drivers
v000002267784c240_0 .net *"_ivl_128", 0 0, L_00000226778ee9a0;  1 drivers
v000002267780ae10_0 .net *"_ivl_131", 0 0, L_0000022677863f20;  1 drivers
L_00000226778ef4d0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000002267780b3b0_0 .net/2u *"_ivl_132", 6 0, L_00000226778ef4d0;  1 drivers
v000002267780bef0_0 .net *"_ivl_134", 0 0, L_00000226778ee400;  1 drivers
v000002267780bf90_0 .net *"_ivl_137", 0 0, L_0000022677864070;  1 drivers
L_00000226778ef518 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v0000022677833190_0 .net/2u *"_ivl_138", 6 0, L_00000226778ef518;  1 drivers
v0000022677833cd0_0 .net *"_ivl_14", 0 0, L_00000226778ec600;  1 drivers
v00000226778b00d0_0 .net *"_ivl_140", 0 0, L_00000226778eeae0;  1 drivers
v00000226778b0cb0_0 .net *"_ivl_143", 0 0, L_00000226778640e0;  1 drivers
L_00000226778ef560 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000226778b14d0_0 .net/2u *"_ivl_144", 6 0, L_00000226778ef560;  1 drivers
v00000226778b12f0_0 .net *"_ivl_146", 0 0, L_00000226778eda00;  1 drivers
v00000226778afef0_0 .net *"_ivl_149", 0 0, L_0000022677864150;  1 drivers
L_00000226778ef5a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000226778aff90_0 .net/2u *"_ivl_150", 0 0, L_00000226778ef5a8;  1 drivers
L_00000226778ef5f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000226778af6d0_0 .net/2u *"_ivl_152", 0 0, L_00000226778ef5f0;  1 drivers
v00000226778b0e90_0 .net *"_ivl_154", 0 0, L_00000226778edaa0;  1 drivers
v00000226778afd10_0 .net *"_ivl_17", 0 0, L_0000022677863270;  1 drivers
L_00000226778eef78 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000226778b0670_0 .net/2u *"_ivl_18", 6 0, L_00000226778eef78;  1 drivers
L_00000226778eeea0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v00000226778b0030_0 .net/2u *"_ivl_2", 6 0, L_00000226778eeea0;  1 drivers
v00000226778afa90_0 .net *"_ivl_20", 0 0, L_00000226778ed280;  1 drivers
v00000226778b0490_0 .net *"_ivl_23", 0 0, L_0000022677864000;  1 drivers
L_00000226778eefc0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v00000226778af770_0 .net/2u *"_ivl_24", 6 0, L_00000226778eefc0;  1 drivers
v00000226778b0170_0 .net *"_ivl_26", 0 0, L_00000226778ecec0;  1 drivers
v00000226778b0c10_0 .net *"_ivl_29", 0 0, L_00000226778634a0;  1 drivers
L_00000226778ef008 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v00000226778afb30_0 .net/2u *"_ivl_30", 6 0, L_00000226778ef008;  1 drivers
v00000226778b1070_0 .net *"_ivl_32", 0 0, L_00000226778ed0a0;  1 drivers
v00000226778afdb0_0 .net *"_ivl_35", 0 0, L_0000022677863cf0;  1 drivers
L_00000226778ef050 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000226778b1110_0 .net/2u *"_ivl_36", 6 0, L_00000226778ef050;  1 drivers
v00000226778afc70_0 .net *"_ivl_38", 0 0, L_00000226778ee7c0;  1 drivers
v00000226778b05d0_0 .net *"_ivl_4", 0 0, L_00000226778ec380;  1 drivers
v00000226778af630_0 .net *"_ivl_41", 0 0, L_00000226778636d0;  1 drivers
L_00000226778ef098 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v00000226778afe50_0 .net/2u *"_ivl_42", 6 0, L_00000226778ef098;  1 drivers
v00000226778b0d50_0 .net *"_ivl_44", 0 0, L_00000226778edb40;  1 drivers
v00000226778b0530_0 .net *"_ivl_47", 0 0, L_0000022677863820;  1 drivers
L_00000226778ef0e0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v00000226778b0df0_0 .net/2u *"_ivl_48", 6 0, L_00000226778ef0e0;  1 drivers
v00000226778af810_0 .net *"_ivl_50", 0 0, L_00000226778ee860;  1 drivers
v00000226778af8b0_0 .net *"_ivl_53", 0 0, L_0000022677863890;  1 drivers
L_00000226778ef128 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v00000226778af950_0 .net/2u *"_ivl_54", 6 0, L_00000226778ef128;  1 drivers
v00000226778afbd0_0 .net *"_ivl_56", 0 0, L_00000226778ede60;  1 drivers
v00000226778b0210_0 .net *"_ivl_59", 0 0, L_0000022677863900;  1 drivers
L_00000226778eeee8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000226778af9f0_0 .net/2u *"_ivl_6", 6 0, L_00000226778eeee8;  1 drivers
L_00000226778ef170 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v00000226778b02b0_0 .net/2u *"_ivl_60", 6 0, L_00000226778ef170;  1 drivers
v00000226778b0350_0 .net *"_ivl_62", 0 0, L_00000226778eea40;  1 drivers
v00000226778b03f0_0 .net *"_ivl_65", 0 0, L_0000022677863970;  1 drivers
L_00000226778ef1b8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v00000226778b0710_0 .net/2u *"_ivl_66", 6 0, L_00000226778ef1b8;  1 drivers
v00000226778b07b0_0 .net *"_ivl_68", 0 0, L_00000226778ee680;  1 drivers
v00000226778b0850_0 .net *"_ivl_71", 0 0, L_0000022677863ac0;  1 drivers
L_00000226778ef200 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000226778b0990_0 .net/2u *"_ivl_72", 6 0, L_00000226778ef200;  1 drivers
v00000226778b08f0_0 .net *"_ivl_74", 0 0, L_00000226778ee900;  1 drivers
v00000226778b0a30_0 .net *"_ivl_77", 0 0, L_0000022677863a50;  1 drivers
L_00000226778ef248 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v00000226778b0ad0_0 .net/2u *"_ivl_78", 6 0, L_00000226778ef248;  1 drivers
v00000226778b0f30_0 .net *"_ivl_8", 0 0, L_00000226778ec4c0;  1 drivers
v00000226778b11b0_0 .net *"_ivl_80", 0 0, L_00000226778ed8c0;  1 drivers
v00000226778b0b70_0 .net *"_ivl_83", 0 0, L_0000022677863ba0;  1 drivers
L_00000226778ef290 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000226778b0fd0_0 .net/2u *"_ivl_84", 6 0, L_00000226778ef290;  1 drivers
v00000226778b1250_0 .net *"_ivl_86", 0 0, L_00000226778ed500;  1 drivers
v00000226778b1390_0 .net *"_ivl_89", 0 0, L_0000022677863b30;  1 drivers
L_00000226778ef2d8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000226778b1430_0 .net/2u *"_ivl_90", 6 0, L_00000226778ef2d8;  1 drivers
v00000226778ba910_0 .net *"_ivl_92", 0 0, L_00000226778edbe0;  1 drivers
v00000226778ba730_0 .net *"_ivl_95", 0 0, L_0000022677863d60;  1 drivers
L_00000226778ef320 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000226778ba2d0_0 .net/2u *"_ivl_96", 6 0, L_00000226778ef320;  1 drivers
v00000226778bb310_0 .net *"_ivl_98", 0 0, L_00000226778edf00;  1 drivers
v00000226778bac30_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778bae10_0 .net "excep_flag", 0 0, L_00000226778ed820;  alias, 1 drivers
v00000226778ba050_0 .net "id_flush", 0 0, L_0000022677834610;  alias, 1 drivers
v00000226778ba550_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
L_00000226778ec380 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778eeea0;
L_00000226778ec4c0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778eeee8;
L_00000226778ec600 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778eef30;
L_00000226778ed280 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778eef78;
L_00000226778ecec0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778eefc0;
L_00000226778ed0a0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef008;
L_00000226778ee7c0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef050;
L_00000226778edb40 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef098;
L_00000226778ee860 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef0e0;
L_00000226778ede60 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef128;
L_00000226778eea40 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef170;
L_00000226778ee680 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef1b8;
L_00000226778ee900 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef200;
L_00000226778ed8c0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef248;
L_00000226778ed500 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef290;
L_00000226778edbe0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef2d8;
L_00000226778edf00 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef320;
L_00000226778ed6e0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef368;
L_00000226778ee360 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef3b0;
L_00000226778ed960 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef3f8;
L_00000226778ee220 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef440;
L_00000226778ee9a0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef488;
L_00000226778ee400 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef4d0;
L_00000226778eeae0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef518;
L_00000226778eda00 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef560;
L_00000226778edaa0 .functor MUXZ 1, L_00000226778ef5f0, L_00000226778ef5a8, L_0000022677864150, C4<>;
L_00000226778ed820 .functor MUXZ 1, L_00000226778edaa0, L_00000226778eee58, v00000226778eb160_0, C4<>;
S_000002267771b8d0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 4 89, 6 2 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v00000226778b9650_0 .net "EX_ALU_OUT", 31 0, v00000226778bb270_0;  alias, 1 drivers
v00000226778b9a10_0 .net "EX_FLUSH", 0 0, L_0000022677834bc0;  alias, 1 drivers
v00000226778b9830_0 .net "EX_INST", 31 0, v00000226778c9290_0;  alias, 1 drivers
v00000226778ba0f0_0 .net "EX_PC", 31 0, v00000226778c96f0_0;  alias, 1 drivers
v00000226778bb1d0_0 .net "EX_memread", 0 0, v00000226778c9790_0;  alias, 1 drivers
v00000226778ba190_0 .net "EX_memwrite", 0 0, v00000226778c9150_0;  alias, 1 drivers
v00000226778baeb0_0 .net "EX_opcode", 6 0, v00000226778c9650_0;  alias, 1 drivers
v00000226778baff0_0 .net "EX_rd_ind", 4 0, v00000226778c82f0_0;  alias, 1 drivers
v00000226778bb4f0_0 .net "EX_regwrite", 0 0, v00000226778c7cb0_0;  alias, 1 drivers
v00000226778b9c90_0 .net "EX_rs1_ind", 4 0, v00000226778c91f0_0;  alias, 1 drivers
v00000226778baf50_0 .net "EX_rs2", 31 0, v00000226778bbd40_0;  alias, 1 drivers
v00000226778ba9b0_0 .net "EX_rs2_ind", 4 0, v00000226778c9830_0;  alias, 1 drivers
v00000226778b9d30_0 .var "MEM_ALU_OUT", 31 0;
v00000226778b96f0_0 .var "MEM_INST", 31 0;
v00000226778bb090_0 .var "MEM_PC", 31 0;
v00000226778bb3b0_0 .var "MEM_memread", 0 0;
v00000226778baa50_0 .var "MEM_memwrite", 0 0;
v00000226778bb450_0 .var "MEM_opcode", 6 0;
v00000226778bad70_0 .var "MEM_rd_ind", 4 0;
v00000226778b9f10_0 .var "MEM_regwrite", 0 0;
v00000226778b98d0_0 .var "MEM_rs1_ind", 4 0;
v00000226778ba690_0 .var "MEM_rs2", 31 0;
v00000226778ba7d0_0 .var "MEM_rs2_ind", 4 0;
v00000226778b9b50_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778b9dd0_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
E_000002267784e5c0/0 .event negedge, v00000226778bac30_0;
E_000002267784e5c0/1 .event posedge, v00000226778ba550_0;
E_000002267784e5c0 .event/or E_000002267784e5c0/0, E_000002267784e5c0/1;
S_000002267774f790 .scope module, "ex_stage" "EX_stage" 4 80, 7 3 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 5 "rs1_ind";
    .port_info 7 /INPUT 5 "rs2_ind";
    .port_info 8 /INPUT 2 "alu_selA";
    .port_info 9 /INPUT 3 "alu_selB";
    .port_info 10 /INPUT 2 "store_rs2_forward";
    .port_info 11 /INOUT 1 "reg_write";
    .port_info 12 /INOUT 1 "mem_read";
    .port_info 13 /INOUT 1 "mem_write";
    .port_info 14 /INPUT 32 "rs2_in";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 32 "alu_out";
v00000226778bbde0_0 .net "CF", 0 0, v00000226778b9e70_0;  1 drivers
v00000226778bb700_0 .net "ZF", 0 0, L_0000022677946c80;  1 drivers
v00000226778bd000_0 .net "alu_op", 3 0, v00000226778bacd0_0;  1 drivers
v00000226778bcc40_0 .net "alu_out", 31 0, v00000226778bb270_0;  alias, 1 drivers
v00000226778bb7a0_0 .net "alu_selA", 1 0, v00000226778bcec0_0;  alias, 1 drivers
v00000226778bb840_0 .net "alu_selB", 2 0, v00000226778bc9c0_0;  alias, 1 drivers
v00000226778bd3c0_0 .net "ex_haz", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778bbe80_0 .net "imm", 31 0, v00000226778c86b0_0;  alias, 1 drivers
v00000226778bc7e0_0 .net "mem_haz", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778bc880_0 .net "mem_read", 0 0, v00000226778c9790_0;  alias, 1 drivers
v00000226778bb8e0_0 .net "mem_write", 0 0, v00000226778c9150_0;  alias, 1 drivers
v00000226778bc4c0_0 .net "opcode", 6 0, v00000226778c9650_0;  alias, 1 drivers
v00000226778bbf20_0 .net "oper1", 31 0, v00000226778b9bf0_0;  1 drivers
v00000226778bd1e0_0 .net "oper2", 31 0, v00000226778bbca0_0;  1 drivers
v00000226778bd460_0 .net "pc", 31 0, v00000226778c96f0_0;  alias, 1 drivers
v00000226778bbfc0_0 .net "reg_write", 0 0, v00000226778c7cb0_0;  alias, 1 drivers
v00000226778bc100_0 .net "rs1", 31 0, v00000226778c8070_0;  alias, 1 drivers
v00000226778bc6a0_0 .net "rs1_ind", 4 0, v00000226778c91f0_0;  alias, 1 drivers
v00000226778bb980_0 .net "rs2_in", 31 0, v00000226778c7e90_0;  alias, 1 drivers
v00000226778bba20_0 .net "rs2_ind", 4 0, v00000226778c9830_0;  alias, 1 drivers
v00000226778bc240_0 .net "rs2_out", 31 0, v00000226778bbd40_0;  alias, 1 drivers
v00000226778bbac0_0 .net "store_rs2_forward", 1 0, v00000226778c9010_0;  alias, 1 drivers
S_000002267774ccd0 .scope module, "alu" "ALU" 7 24, 8 1 0, S_000002267774f790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002267784eec0 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_0000022677946c80 .functor NOT 1, L_00000226779489c0, C4<0>, C4<0>, C4<0>;
v00000226778b9970_0 .net "A", 31 0, v00000226778b9bf0_0;  alias, 1 drivers
v00000226778baaf0_0 .net "ALUOP", 3 0, v00000226778bacd0_0;  alias, 1 drivers
v00000226778ba230_0 .net "B", 31 0, v00000226778bbca0_0;  alias, 1 drivers
v00000226778b9e70_0 .var "CF", 0 0;
v00000226778b9ab0_0 .net "ZF", 0 0, L_0000022677946c80;  alias, 1 drivers
v00000226778b9fb0_0 .net *"_ivl_1", 0 0, L_00000226779489c0;  1 drivers
v00000226778bb270_0 .var "res", 31 0;
E_000002267784e380 .event anyedge, v00000226778baaf0_0, v00000226778b9970_0, v00000226778ba230_0, v00000226778b9e70_0;
L_00000226779489c0 .reduce/or v00000226778bb270_0;
S_000002267774ce60 .scope module, "alu_oper" "ALU_OPER" 7 26, 9 14 0, S_000002267774f790;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002267773ed70 .param/l "add" 0 9 20, C4<0100000>;
P_000002267773eda8 .param/l "addi" 0 9 20, C4<1001000>;
P_000002267773ede0 .param/l "addu" 0 9 20, C4<0100001>;
P_000002267773ee18 .param/l "and_" 0 9 20, C4<0100100>;
P_000002267773ee50 .param/l "andi" 0 9 20, C4<1001100>;
P_000002267773ee88 .param/l "beq" 0 9 21, C4<1000100>;
P_000002267773eec0 .param/l "bge" 0 9 21, C4<1010001>;
P_000002267773eef8 .param/l "blt" 0 9 21, C4<1010000>;
P_000002267773ef30 .param/l "bne" 0 9 21, C4<1000101>;
P_000002267773ef68 .param/l "j" 0 9 22, C4<1000010>;
P_000002267773efa0 .param/l "jal" 0 9 22, C4<1000011>;
P_000002267773efd8 .param/l "jr" 0 9 22, C4<0001000>;
P_000002267773f010 .param/l "lw" 0 9 21, C4<1100011>;
P_000002267773f048 .param/l "nor_" 0 9 21, C4<0100111>;
P_000002267773f080 .param/l "or_" 0 9 20, C4<0100101>;
P_000002267773f0b8 .param/l "ori" 0 9 20, C4<1001101>;
P_000002267773f0f0 .param/l "sll" 0 9 21, C4<0000000>;
P_000002267773f128 .param/l "slt" 0 9 22, C4<0101010>;
P_000002267773f160 .param/l "srl" 0 9 21, C4<0000010>;
P_000002267773f198 .param/l "sub" 0 9 20, C4<0100010>;
P_000002267773f1d0 .param/l "subu" 0 9 20, C4<0100011>;
P_000002267773f208 .param/l "sw" 0 9 21, C4<1101011>;
P_000002267773f240 .param/l "xor_" 0 9 20, C4<0100110>;
P_000002267773f278 .param/l "xori" 0 9 21, C4<1001110>;
v00000226778bacd0_0 .var "ALU_OP", 3 0;
v00000226778ba5f0_0 .net "opcode", 6 0, v00000226778c9650_0;  alias, 1 drivers
E_000002267784ee80 .event anyedge, v00000226778baeb0_0;
S_000002267774a7c0 .scope module, "alu_oper1" "MUX_4x1" 7 20, 10 1 0, S_000002267774f790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002267784e400 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000226778bb130_0 .net "ina", 31 0, v00000226778c96f0_0;  alias, 1 drivers
v00000226778b9790_0 .net "inb", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778bab90_0 .net "inc", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778ba870_0 .net "ind", 31 0, v00000226778c8070_0;  alias, 1 drivers
v00000226778b9bf0_0 .var "out", 31 0;
v00000226778ba370_0 .net "sel", 1 0, v00000226778bcec0_0;  alias, 1 drivers
E_000002267784f040/0 .event anyedge, v00000226778ba370_0, v00000226778ba0f0_0, v00000226778b9790_0, v00000226778bab90_0;
E_000002267784f040/1 .event anyedge, v00000226778ba870_0;
E_000002267784f040 .event/or E_000002267784f040/0, E_000002267784f040/1;
S_000002267774a950 .scope module, "alu_oper2" "MUX_8x1" 7 22, 11 3 0, S_000002267774f790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002267784e440 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000226778ba410_0 .net "ina", 31 0, v00000226778c86b0_0;  alias, 1 drivers
L_00000226778efc20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000226778ba4b0_0 .net "inb", 31 0, L_00000226778efc20;  1 drivers
v00000226778bc740_0 .net "inc", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778bd0a0_0 .net "ind", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778bc600_0 .net "ine", 31 0, v00000226778c7e90_0;  alias, 1 drivers
L_00000226778efc68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778bd320_0 .net "inf", 31 0, L_00000226778efc68;  1 drivers
L_00000226778efcb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778bb660_0 .net "ing", 31 0, L_00000226778efcb0;  1 drivers
L_00000226778efcf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778bbc00_0 .net "inh", 31 0, L_00000226778efcf8;  1 drivers
v00000226778bbca0_0 .var "out", 31 0;
v00000226778bc1a0_0 .net "sel", 2 0, v00000226778bc9c0_0;  alias, 1 drivers
E_000002267784e480/0 .event anyedge, v00000226778bc1a0_0, v00000226778ba410_0, v00000226778ba4b0_0, v00000226778b9790_0;
E_000002267784e480/1 .event anyedge, v00000226778bab90_0, v00000226778bc600_0, v00000226778bd320_0, v00000226778bb660_0;
E_000002267784e480/2 .event anyedge, v00000226778bbc00_0;
E_000002267784e480 .event/or E_000002267784e480/0, E_000002267784e480/1, E_000002267784e480/2;
S_0000022677719a90 .scope module, "store_rs2_mux" "MUX_4x1" 7 28, 10 1 0, S_000002267774f790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002267784e780 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000226778bcce0_0 .net "ina", 31 0, v00000226778c7e90_0;  alias, 1 drivers
v00000226778bcba0_0 .net "inb", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778bc560_0 .net "inc", 31 0, v00000226778ea710_0;  alias, 1 drivers
L_00000226778efd40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778bd280_0 .net "ind", 31 0, L_00000226778efd40;  1 drivers
v00000226778bbd40_0 .var "out", 31 0;
v00000226778bc420_0 .net "sel", 1 0, v00000226778c9010_0;  alias, 1 drivers
E_000002267784f100/0 .event anyedge, v00000226778bc420_0, v00000226778bc600_0, v00000226778b9790_0, v00000226778bab90_0;
E_000002267784f100/1 .event anyedge, v00000226778bd280_0;
E_000002267784f100 .event/or E_000002267784f100/0, E_000002267784f100/1;
S_0000022677719c20 .scope module, "fu" "forward_unit" 4 40, 12 2 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_00000226778bf630 .param/l "add" 0 12 10, C4<0100000>;
P_00000226778bf668 .param/l "addi" 0 12 10, C4<1001000>;
P_00000226778bf6a0 .param/l "addu" 0 12 10, C4<0100001>;
P_00000226778bf6d8 .param/l "and_" 0 12 10, C4<0100100>;
P_00000226778bf710 .param/l "andi" 0 12 10, C4<1001100>;
P_00000226778bf748 .param/l "beq" 0 12 11, C4<1000100>;
P_00000226778bf780 .param/l "bge" 0 12 11, C4<1010001>;
P_00000226778bf7b8 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_00000226778bf7f0 .param/l "blt" 0 12 11, C4<1010000>;
P_00000226778bf828 .param/l "bne" 0 12 11, C4<1000101>;
P_00000226778bf860 .param/l "j" 0 12 12, C4<1000010>;
P_00000226778bf898 .param/l "jal" 0 12 12, C4<1000011>;
P_00000226778bf8d0 .param/l "jr" 0 12 12, C4<0001000>;
P_00000226778bf908 .param/l "lw" 0 12 11, C4<1100011>;
P_00000226778bf940 .param/l "nor_" 0 12 11, C4<0100111>;
P_00000226778bf978 .param/l "or_" 0 12 10, C4<0100101>;
P_00000226778bf9b0 .param/l "ori" 0 12 10, C4<1001101>;
P_00000226778bf9e8 .param/l "sll" 0 12 11, C4<0000000>;
P_00000226778bfa20 .param/l "slt" 0 12 12, C4<0101010>;
P_00000226778bfa58 .param/l "srl" 0 12 11, C4<0000010>;
P_00000226778bfa90 .param/l "sub" 0 12 10, C4<0100010>;
P_00000226778bfac8 .param/l "subu" 0 12 10, C4<0100011>;
P_00000226778bfb00 .param/l "sw" 0 12 11, C4<1101011>;
P_00000226778bfb38 .param/l "xor_" 0 12 10, C4<0100110>;
P_00000226778bfb70 .param/l "xori" 0 12 11, C4<1001110>;
v00000226778bbb60_0 .var "comparator_mux_selA", 1 0;
v00000226778bc060_0 .var "comparator_mux_selB", 1 0;
v00000226778bc380_0 .net "ex_mem_rd", 4 0, v00000226778bad70_0;  alias, 1 drivers
v00000226778bca60_0 .net "ex_mem_wr", 0 0, v00000226778b9f10_0;  alias, 1 drivers
v00000226778bcec0_0 .var "forwardA", 1 0;
v00000226778bc9c0_0 .var "forwardB", 2 0;
v00000226778bcf60_0 .net "id_ex_opcode", 6 0, v00000226778c9650_0;  alias, 1 drivers
v00000226778bc2e0_0 .net "id_ex_rd", 4 0, v00000226778c82f0_0;  alias, 1 drivers
v00000226778bcb00_0 .net "id_ex_rs1", 4 0, v00000226778c91f0_0;  alias, 1 drivers
v00000226778bcd80_0 .net "id_ex_rs2", 4 0, v00000226778c9830_0;  alias, 1 drivers
v00000226778bce20_0 .net "id_ex_wr", 0 0, v00000226778c7cb0_0;  alias, 1 drivers
v00000226778bd140_0 .net "if_id_opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v00000226778bd500_0 .net "if_id_rs1", 4 0, v00000226778d1100_0;  alias, 1 drivers
v00000226778c95b0_0 .net "if_id_rs2", 4 0, v00000226778d14c0_0;  alias, 1 drivers
v00000226778c8250_0 .net "mem_wb_rd", 4 0, v00000226778e7fb0_0;  alias, 1 drivers
v00000226778c7c10_0 .net "mem_wb_wr", 0 0, v00000226778e8910_0;  alias, 1 drivers
v00000226778c7df0_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v00000226778c9010_0 .var "store_rs2_forward", 1 0;
E_000002267784f180/0 .event anyedge, v00000226778bb4f0_0, v00000226778baff0_0, v00000226778bd500_0, v00000226778b9f10_0;
E_000002267784f180/1 .event anyedge, v00000226778bad70_0, v00000226778c7c10_0, v00000226778c8250_0, v00000226778c95b0_0;
E_000002267784f180 .event/or E_000002267784f180/0, E_000002267784f180/1;
E_000002267784e4c0/0 .event anyedge, v000002267784bac0_0, v00000226778bb4f0_0, v00000226778baff0_0, v00000226778bd500_0;
E_000002267784e4c0/1 .event anyedge, v00000226778b9f10_0, v00000226778bad70_0, v00000226778c7c10_0, v00000226778c8250_0;
E_000002267784e4c0 .event/or E_000002267784e4c0/0, E_000002267784e4c0/1;
E_000002267784e640/0 .event anyedge, v00000226778baeb0_0, v00000226778b9f10_0, v00000226778bad70_0, v00000226778b9c90_0;
E_000002267784e640/1 .event anyedge, v00000226778c7c10_0, v00000226778c8250_0, v00000226778ba9b0_0;
E_000002267784e640 .event/or E_000002267784e640/0, E_000002267784e640/1;
S_000002267776e5d0 .scope module, "id_ex_buffer" "ID_EX_buffer" 4 72, 13 2 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /OUTPUT 7 "EX_opcode";
    .port_info 15 /OUTPUT 5 "EX_rs1_ind";
    .port_info 16 /OUTPUT 5 "EX_rs2_ind";
    .port_info 17 /OUTPUT 5 "EX_rd_ind";
    .port_info 18 /OUTPUT 32 "EX_PC";
    .port_info 19 /OUTPUT 32 "EX_INST";
    .port_info 20 /OUTPUT 32 "EX_Immed";
    .port_info 21 /OUTPUT 32 "EX_rs1";
    .port_info 22 /OUTPUT 32 "EX_rs2";
    .port_info 23 /OUTPUT 1 "EX_regwrite";
    .port_info 24 /OUTPUT 1 "EX_memread";
    .port_info 25 /OUTPUT 1 "EX_memwrite";
    .port_info 26 /INPUT 1 "rst";
P_00000226778c9bd0 .param/l "add" 0 13 10, C4<0100000>;
P_00000226778c9c08 .param/l "addi" 0 13 10, C4<1001000>;
P_00000226778c9c40 .param/l "addu" 0 13 10, C4<0100001>;
P_00000226778c9c78 .param/l "and_" 0 13 10, C4<0100100>;
P_00000226778c9cb0 .param/l "andi" 0 13 10, C4<1001100>;
P_00000226778c9ce8 .param/l "beq" 0 13 11, C4<1000100>;
P_00000226778c9d20 .param/l "bge" 0 13 11, C4<1010001>;
P_00000226778c9d58 .param/l "blt" 0 13 11, C4<1010000>;
P_00000226778c9d90 .param/l "bne" 0 13 11, C4<1000101>;
P_00000226778c9dc8 .param/l "j" 0 13 12, C4<1000010>;
P_00000226778c9e00 .param/l "jal" 0 13 12, C4<1000011>;
P_00000226778c9e38 .param/l "jr" 0 13 12, C4<0001000>;
P_00000226778c9e70 .param/l "lw" 0 13 11, C4<1100011>;
P_00000226778c9ea8 .param/l "nor_" 0 13 11, C4<0100111>;
P_00000226778c9ee0 .param/l "or_" 0 13 10, C4<0100101>;
P_00000226778c9f18 .param/l "ori" 0 13 10, C4<1001101>;
P_00000226778c9f50 .param/l "sll" 0 13 11, C4<0000000>;
P_00000226778c9f88 .param/l "srl" 0 13 11, C4<0000010>;
P_00000226778c9fc0 .param/l "sub" 0 13 10, C4<0100010>;
P_00000226778c9ff8 .param/l "subu" 0 13 10, C4<0100011>;
P_00000226778ca030 .param/l "sw" 0 13 11, C4<1101011>;
P_00000226778ca068 .param/l "xor_" 0 13 10, C4<0100110>;
P_00000226778ca0a0 .param/l "xori" 0 13 11, C4<1001110>;
v00000226778c9290_0 .var "EX_INST", 31 0;
v00000226778c86b0_0 .var "EX_Immed", 31 0;
v00000226778c96f0_0 .var "EX_PC", 31 0;
v00000226778c9790_0 .var "EX_memread", 0 0;
v00000226778c9150_0 .var "EX_memwrite", 0 0;
v00000226778c9650_0 .var "EX_opcode", 6 0;
v00000226778c82f0_0 .var "EX_rd_ind", 4 0;
v00000226778c7cb0_0 .var "EX_regwrite", 0 0;
v00000226778c8070_0 .var "EX_rs1", 31 0;
v00000226778c91f0_0 .var "EX_rs1_ind", 4 0;
v00000226778c7e90_0 .var "EX_rs2", 31 0;
v00000226778c9830_0 .var "EX_rs2_ind", 4 0;
v00000226778c8750_0 .net "ID_FLUSH", 0 0, L_0000022677947930;  alias, 1 drivers
v00000226778c8cf0_0 .net "ID_INST", 31 0, v00000226778d1060_0;  alias, 1 drivers
v00000226778c8bb0_0 .net "ID_Immed", 31 0, v00000226778ceea0_0;  alias, 1 drivers
v00000226778c9510_0 .net "ID_PC", 31 0, v00000226778d1f60_0;  alias, 1 drivers
v00000226778c98d0_0 .net "ID_memread", 0 0, L_0000022677947ca0;  alias, 1 drivers
v00000226778c7d50_0 .net "ID_memwrite", 0 0, L_0000022677949320;  alias, 1 drivers
v00000226778c8c50_0 .net "ID_opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v00000226778c9a10_0 .net "ID_rd_ind", 4 0, v00000226778d1a60_0;  alias, 1 drivers
v00000226778c8570_0 .net "ID_regwrite", 0 0, L_000002267794a0e0;  alias, 1 drivers
v00000226778c7fd0_0 .net "ID_rs1", 31 0, L_0000022677718690;  alias, 1 drivers
v00000226778c9970_0 .net "ID_rs1_ind", 4 0, v00000226778d1100_0;  alias, 1 drivers
v00000226778c8390_0 .net "ID_rs2", 31 0, L_0000022677947070;  alias, 1 drivers
v00000226778c8610_0 .net "ID_rs2_ind", 4 0, v00000226778d14c0_0;  alias, 1 drivers
v00000226778c93d0_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778c7f30_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
S_0000022677703ad0 .scope module, "id_stage" "ID_stage" 4 60, 14 2 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "id_ex_memread";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 2 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 32 "imm";
    .port_info 26 /INPUT 1 "reg_write_from_wb";
    .port_info 27 /OUTPUT 1 "reg_write";
    .port_info 28 /OUTPUT 1 "mem_read";
    .port_info 29 /OUTPUT 1 "mem_write";
    .port_info 30 /INPUT 1 "rst";
L_0000022677947930 .functor OR 1, L_0000022677834610, v00000226778c9330_0, C4<0>, C4<0>;
L_00000226778efb90 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778cf120_0 .net/2u *"_ivl_6", 28 0, L_00000226778efb90;  1 drivers
v00000226778cecc0_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778ce180_0 .net "comp_oper1", 31 0, v00000226778cc0e0_0;  1 drivers
v00000226778cf300_0 .net "comp_oper2", 31 0, v00000226778cc720_0;  1 drivers
v00000226778ce360_0 .net "comp_selA", 1 0, v00000226778bbb60_0;  alias, 1 drivers
v00000226778ce400_0 .net "comp_selB", 1 0, v00000226778bc060_0;  alias, 1 drivers
v00000226778cfbc0_0 .net "ex_haz", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778ced60_0 .net "exception_flag", 0 0, L_00000226778ed820;  alias, 1 drivers
v00000226778d0020_0 .net "id_ex_memread", 0 0, v00000226778c9790_0;  alias, 1 drivers
v00000226778cf940_0 .net "id_ex_rd_ind", 4 0, v00000226778c82f0_0;  alias, 1 drivers
v00000226778ce540_0 .net "id_ex_stall", 0 0, v00000226778c9330_0;  1 drivers
v00000226778cf6c0_0 .net "id_flush", 0 0, L_0000022677834610;  alias, 1 drivers
v00000226778ce4a0_0 .net "id_flush_mux_sel", 0 0, L_0000022677947930;  alias, 1 drivers
v00000226778cf440_0 .net "id_haz", 31 0, v00000226778bb270_0;  alias, 1 drivers
v00000226778ce720_0 .net "if_id_write", 0 0, v00000226778c87f0_0;  alias, 1 drivers
v00000226778cf4e0_0 .net "imm", 31 0, v00000226778ceea0_0;  alias, 1 drivers
v00000226778ce7c0_0 .net "inst", 31 0, v00000226778d1060_0;  alias, 1 drivers
v00000226778cfa80_0 .net "mem_haz", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778ce860_0 .net "mem_read", 0 0, L_0000022677947ca0;  alias, 1 drivers
v00000226778cf800_0 .net "mem_read_wire", 0 0, v00000226778ccae0_0;  1 drivers
v00000226778cf8a0_0 .net "mem_write", 0 0, L_0000022677949320;  alias, 1 drivers
v00000226778cfb20_0 .net "mem_write_wire", 0 0, v00000226778cca40_0;  1 drivers
v00000226778cff80_0 .net "mux_out", 31 0, v00000226778d07a0_0;  1 drivers
v00000226778d0160_0 .net "opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v00000226778d0200_0 .net "paddedbits", 28 0, L_0000022677949780;  1 drivers
v00000226778d02a0_0 .net "pc", 31 0, v00000226778d1f60_0;  alias, 1 drivers
v00000226778d0340_0 .net "pc_src", 1 0, L_000002267794a360;  alias, 1 drivers
v00000226778d0d40_0 .net "pc_write", 0 0, v00000226778c9ab0_0;  alias, 1 drivers
v00000226778d1d80_0 .net "pfc", 31 0, L_00000226778ee040;  alias, 1 drivers
v00000226778d0de0_0 .net "reg_write", 0 0, L_000002267794a0e0;  alias, 1 drivers
v00000226778d0a20_0 .net "reg_write_from_wb", 0 0, v00000226778e8910_0;  alias, 1 drivers
v00000226778d0e80_0 .net "reg_write_wire", 0 0, v00000226778ce220_0;  1 drivers
v00000226778d1b00_0 .net "rs1", 31 0, L_0000022677718690;  alias, 1 drivers
v00000226778d0f20_0 .net "rs1_ind", 4 0, v00000226778d1100_0;  alias, 1 drivers
v00000226778d1e20_0 .net "rs2", 31 0, L_0000022677947070;  alias, 1 drivers
v00000226778d1740_0 .net "rs2_ind", 4 0, v00000226778d14c0_0;  alias, 1 drivers
v00000226778d1ec0_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
v00000226778d1ba0_0 .net "target_addr_adder_mux_sel", 2 0, v00000226778c7df0_0;  alias, 1 drivers
v00000226778d1920_0 .net "wr_reg_data", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778d1ce0_0 .net "wr_reg_from_wb", 4 0, v00000226778e7fb0_0;  alias, 1 drivers
L_00000226779495a0 .concat [ 1 1 1 29], v00000226778cca40_0, v00000226778ccae0_0, v00000226778ce220_0, L_00000226778efb90;
L_0000022677949780 .part v00000226778cc7c0_0, 3, 29;
L_000002267794a0e0 .part v00000226778cc7c0_0, 2, 1;
L_0000022677947ca0 .part v00000226778cc7c0_0, 1, 1;
L_0000022677949320 .part v00000226778cc7c0_0, 0, 1;
S_000002267771dbd0 .scope module, "bal_bubble" "BAL" 14 42, 15 5 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_memrd";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "id_ex_cntrl_mux_sel";
P_00000226778ca0e0 .param/l "add" 0 15 14, C4<0100000>;
P_00000226778ca118 .param/l "addi" 0 15 14, C4<1001000>;
P_00000226778ca150 .param/l "addu" 0 15 14, C4<0100001>;
P_00000226778ca188 .param/l "and_" 0 15 14, C4<0100100>;
P_00000226778ca1c0 .param/l "andi" 0 15 14, C4<1001100>;
P_00000226778ca1f8 .param/l "beq" 0 15 15, C4<1000100>;
P_00000226778ca230 .param/l "bge" 0 15 15, C4<1010001>;
P_00000226778ca268 .param/l "blt" 0 15 15, C4<1010000>;
P_00000226778ca2a0 .param/l "bne" 0 15 15, C4<1000101>;
P_00000226778ca2d8 .param/l "j" 0 15 16, C4<1000010>;
P_00000226778ca310 .param/l "jal" 0 15 16, C4<1000011>;
P_00000226778ca348 .param/l "jr" 0 15 16, C4<0001000>;
P_00000226778ca380 .param/l "lw" 0 15 15, C4<1100011>;
P_00000226778ca3b8 .param/l "nor_" 0 15 15, C4<0100111>;
P_00000226778ca3f0 .param/l "or_" 0 15 14, C4<0100101>;
P_00000226778ca428 .param/l "ori" 0 15 14, C4<1001101>;
P_00000226778ca460 .param/l "sll" 0 15 15, C4<0000000>;
P_00000226778ca498 .param/l "slt" 0 15 16, C4<0101010>;
P_00000226778ca4d0 .param/l "srl" 0 15 15, C4<0000010>;
P_00000226778ca508 .param/l "sub" 0 15 14, C4<0100010>;
P_00000226778ca540 .param/l "subu" 0 15 14, C4<0100011>;
P_00000226778ca578 .param/l "sw" 0 15 15, C4<1101011>;
P_00000226778ca5b0 .param/l "xor_" 0 15 14, C4<0100110>;
P_00000226778ca5e8 .param/l "xori" 0 15 15, C4<1001110>;
v00000226778c9ab0_0 .var "PC_Write", 0 0;
v00000226778c9330_0 .var "id_ex_cntrl_mux_sel", 0 0;
v00000226778c8110_0 .net "id_ex_memrd", 0 0, v00000226778c9790_0;  alias, 1 drivers
v00000226778c9470_0 .net "id_ex_rd", 4 0, v00000226778c82f0_0;  alias, 1 drivers
v00000226778c87f0_0 .var "if_id_Write", 0 0;
v00000226778c8430_0 .net "if_id_opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v00000226778c8a70_0 .net "if_id_rs1", 4 0, v00000226778d1100_0;  alias, 1 drivers
v00000226778c8890_0 .net "if_id_rs2", 4 0, v00000226778d14c0_0;  alias, 1 drivers
E_000002267784ef80/0 .event anyedge, v00000226778bb1d0_0, v000002267784bac0_0, v00000226778baff0_0, v00000226778bd500_0;
E_000002267784ef80/1 .event anyedge, v00000226778c95b0_0;
E_000002267784ef80 .event/or E_000002267784ef80/0, E_000002267784ef80/1;
S_00000226778cae50 .scope module, "comp" "comparator" 14 38, 16 2 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 2 "PC_src";
    .port_info 3 /INPUT 1 "exception_flag";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 1 "rst";
P_00000226778cb640 .param/l "add" 0 16 11, C4<0100000>;
P_00000226778cb678 .param/l "addi" 0 16 11, C4<1001000>;
P_00000226778cb6b0 .param/l "addu" 0 16 11, C4<0100001>;
P_00000226778cb6e8 .param/l "and_" 0 16 11, C4<0100100>;
P_00000226778cb720 .param/l "andi" 0 16 11, C4<1001100>;
P_00000226778cb758 .param/l "beq" 0 16 12, C4<1000100>;
P_00000226778cb790 .param/l "bge" 0 16 12, C4<1010001>;
P_00000226778cb7c8 .param/l "blt" 0 16 12, C4<1010000>;
P_00000226778cb800 .param/l "bne" 0 16 12, C4<1000101>;
P_00000226778cb838 .param/l "hlt" 0 16 13, C4<1111111>;
P_00000226778cb870 .param/l "j" 0 16 13, C4<1000010>;
P_00000226778cb8a8 .param/l "jal" 0 16 13, C4<1000011>;
P_00000226778cb8e0 .param/l "jr" 0 16 13, C4<0001000>;
P_00000226778cb918 .param/l "lw" 0 16 12, C4<1100011>;
P_00000226778cb950 .param/l "nor_" 0 16 12, C4<0100111>;
P_00000226778cb988 .param/l "or_" 0 16 11, C4<0100101>;
P_00000226778cb9c0 .param/l "ori" 0 16 11, C4<1001101>;
P_00000226778cb9f8 .param/l "sll" 0 16 12, C4<0000000>;
P_00000226778cba30 .param/l "srl" 0 16 12, C4<0000010>;
P_00000226778cba68 .param/l "sub" 0 16 11, C4<0100010>;
P_00000226778cbaa0 .param/l "subu" 0 16 11, C4<0100011>;
P_00000226778cbad8 .param/l "sw" 0 16 12, C4<1101011>;
P_00000226778cbb10 .param/l "xor_" 0 16 11, C4<0100110>;
P_00000226778cbb48 .param/l "xori" 0 16 12, C4<1001110>;
L_0000022677947540 .functor AND 1, L_00000226778eddc0, L_00000226778ee5e0, C4<1>, C4<1>;
L_0000022677947850 .functor AND 1, L_00000226778ed640, L_00000226778ee180, C4<1>, C4<1>;
L_00000226779477e0 .functor OR 1, L_0000022677947540, L_0000022677947850, C4<0>, C4<0>;
L_0000022677946f90 .functor AND 1, L_00000226778ed780, L_00000226778ee2c0, C4<1>, C4<1>;
L_00000226779479a0 .functor OR 1, L_00000226779477e0, L_0000022677946f90, C4<0>, C4<0>;
L_0000022677947230 .functor AND 1, L_00000226778ee4a0, L_00000226778ee720, C4<1>, C4<1>;
L_00000226779475b0 .functor OR 1, L_00000226779479a0, L_0000022677947230, C4<0>, C4<0>;
L_00000226779472a0 .functor OR 1, L_00000226779475b0, L_0000022677948380, C4<0>, C4<0>;
L_0000022677947a10 .functor OR 1, L_00000226779472a0, L_0000022677948740, C4<0>, C4<0>;
L_00000226779478c0 .functor OR 1, L_0000022677947a10, L_0000022677948100, C4<0>, C4<0>;
v00000226778c84d0_0 .net "A", 31 0, v00000226778cc0e0_0;  alias, 1 drivers
v00000226778c8930_0 .net "B", 31 0, v00000226778cc720_0;  alias, 1 drivers
v00000226778c89d0_0 .net "PC_src", 1 0, L_000002267794a360;  alias, 1 drivers
L_00000226778ef830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000226778c8b10_0 .net/2u *"_ivl_0", 1 0, L_00000226778ef830;  1 drivers
v00000226778c8d90_0 .net *"_ivl_10", 0 0, L_00000226778eddc0;  1 drivers
v00000226778c8e30_0 .net *"_ivl_12", 0 0, L_00000226778ee5e0;  1 drivers
v00000226778c8ed0_0 .net *"_ivl_15", 0 0, L_0000022677947540;  1 drivers
L_00000226778ef950 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000226778c8f70_0 .net/2u *"_ivl_16", 6 0, L_00000226778ef950;  1 drivers
v00000226778c90b0_0 .net *"_ivl_18", 0 0, L_00000226778ed640;  1 drivers
L_00000226778ef878 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000226778bc920_0 .net/2u *"_ivl_2", 6 0, L_00000226778ef878;  1 drivers
v00000226778cc220_0 .net *"_ivl_20", 0 0, L_00000226778ee180;  1 drivers
v00000226778cd800_0 .net *"_ivl_23", 0 0, L_0000022677947850;  1 drivers
v00000226778cc2c0_0 .net *"_ivl_25", 0 0, L_00000226779477e0;  1 drivers
L_00000226778ef998 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v00000226778cd1c0_0 .net/2u *"_ivl_26", 6 0, L_00000226778ef998;  1 drivers
v00000226778cbd20_0 .net *"_ivl_28", 0 0, L_00000226778ed780;  1 drivers
v00000226778cc360_0 .net *"_ivl_30", 0 0, L_00000226778ee2c0;  1 drivers
v00000226778ccb80_0 .net *"_ivl_33", 0 0, L_0000022677946f90;  1 drivers
v00000226778ccea0_0 .net *"_ivl_35", 0 0, L_00000226779479a0;  1 drivers
L_00000226778ef9e0 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v00000226778cbc80_0 .net/2u *"_ivl_36", 6 0, L_00000226778ef9e0;  1 drivers
v00000226778ccf40_0 .net *"_ivl_38", 0 0, L_00000226778ee4a0;  1 drivers
v00000226778cc400_0 .net *"_ivl_4", 0 0, L_00000226778edd20;  1 drivers
v00000226778ccd60_0 .net *"_ivl_40", 0 0, L_00000226778ee720;  1 drivers
v00000226778ccfe0_0 .net *"_ivl_43", 0 0, L_0000022677947230;  1 drivers
v00000226778cccc0_0 .net *"_ivl_45", 0 0, L_00000226779475b0;  1 drivers
L_00000226778efa28 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000226778cc860_0 .net/2u *"_ivl_46", 6 0, L_00000226778efa28;  1 drivers
v00000226778cd8a0_0 .net *"_ivl_48", 0 0, L_0000022677948380;  1 drivers
v00000226778cd260_0 .net *"_ivl_51", 0 0, L_00000226779472a0;  1 drivers
L_00000226778efa70 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000226778cd3a0_0 .net/2u *"_ivl_52", 6 0, L_00000226778efa70;  1 drivers
v00000226778cd080_0 .net *"_ivl_54", 0 0, L_0000022677948740;  1 drivers
v00000226778cbbe0_0 .net *"_ivl_57", 0 0, L_0000022677947a10;  1 drivers
L_00000226778efab8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000226778ccc20_0 .net/2u *"_ivl_58", 6 0, L_00000226778efab8;  1 drivers
L_00000226778ef8c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000226778cc4a0_0 .net/2u *"_ivl_6", 1 0, L_00000226778ef8c0;  1 drivers
v00000226778cc540_0 .net *"_ivl_60", 0 0, L_0000022677948100;  1 drivers
v00000226778cbdc0_0 .net *"_ivl_63", 0 0, L_00000226779478c0;  1 drivers
L_00000226778efb00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000226778cc5e0_0 .net/2u *"_ivl_64", 1 0, L_00000226778efb00;  1 drivers
L_00000226778efb48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226778cbe60_0 .net/2u *"_ivl_66", 1 0, L_00000226778efb48;  1 drivers
v00000226778cd940_0 .net *"_ivl_68", 1 0, L_0000022677948920;  1 drivers
v00000226778cce00_0 .net *"_ivl_70", 1 0, L_00000226779484c0;  1 drivers
L_00000226778ef908 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000226778cd9e0_0 .net/2u *"_ivl_8", 6 0, L_00000226778ef908;  1 drivers
v00000226778cd440_0 .net "exception_flag", 0 0, L_00000226778ed820;  alias, 1 drivers
v00000226778cda80_0 .net "opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v00000226778cc900_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
L_00000226778edd20 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef878;
L_00000226778eddc0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef908;
L_00000226778ee5e0 .cmp/eq 32, v00000226778cc0e0_0, v00000226778cc720_0;
L_00000226778ed640 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef950;
L_00000226778ee180 .cmp/ne 32, v00000226778cc0e0_0, v00000226778cc720_0;
L_00000226778ed780 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef998;
L_00000226778ee2c0 .cmp/gt.s 32, v00000226778cc720_0, v00000226778cc0e0_0;
L_00000226778ee4a0 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778ef9e0;
L_00000226778ee720 .cmp/ge.s 32, v00000226778cc0e0_0, v00000226778cc720_0;
L_0000022677948380 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778efa28;
L_0000022677948740 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778efa70;
L_0000022677948100 .cmp/eq 7, v00000226778d0fc0_0, L_00000226778efab8;
L_0000022677948920 .functor MUXZ 2, L_00000226778efb48, L_00000226778efb00, L_00000226779478c0, C4<>;
L_00000226779484c0 .functor MUXZ 2, L_0000022677948920, L_00000226778ef8c0, L_00000226778edd20, C4<>;
L_000002267794a360 .functor MUXZ 2, L_00000226779484c0, L_00000226778ef830, L_00000226778ed820, C4<>;
S_00000226778cb490 .scope module, "comp_mux_oper1" "MUX_4x1" 14 35, 10 1 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002267784e7c0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000226778cd120_0 .net "ina", 31 0, v00000226778bb270_0;  alias, 1 drivers
v00000226778cc680_0 .net "inb", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778cbf00_0 .net "inc", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778cd580_0 .net "ind", 31 0, L_0000022677718690;  alias, 1 drivers
v00000226778cc0e0_0 .var "out", 31 0;
v00000226778cd300_0 .net "sel", 1 0, v00000226778bbb60_0;  alias, 1 drivers
E_000002267784ec40/0 .event anyedge, v00000226778bbb60_0, v00000226778b9650_0, v00000226778b9790_0, v00000226778bab90_0;
E_000002267784ec40/1 .event anyedge, v00000226778c7fd0_0;
E_000002267784ec40 .event/or E_000002267784ec40/0, E_000002267784ec40/1;
S_00000226778ca9a0 .scope module, "comp_mux_oper2" "MUX_4x1" 14 36, 10 1 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002267784eb00 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000226778cbfa0_0 .net "ina", 31 0, v00000226778bb270_0;  alias, 1 drivers
v00000226778cc040_0 .net "inb", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778cd620_0 .net "inc", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778cc180_0 .net "ind", 31 0, L_0000022677947070;  alias, 1 drivers
v00000226778cc720_0 .var "out", 31 0;
v00000226778cd4e0_0 .net "sel", 1 0, v00000226778bc060_0;  alias, 1 drivers
E_000002267784e9c0/0 .event anyedge, v00000226778bc060_0, v00000226778b9650_0, v00000226778b9790_0, v00000226778bab90_0;
E_000002267784e9c0/1 .event anyedge, v00000226778c8390_0;
E_000002267784e9c0 .event/or E_000002267784e9c0/0, E_000002267784e9c0/1;
S_00000226778cb300 .scope module, "control_mux" "MUX_2x1" 14 48, 17 1 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000226778cd6c0_0 .net "ina", 31 0, L_00000226779495a0;  1 drivers
L_00000226778efbd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778cc9a0_0 .net "inb", 31 0, L_00000226778efbd8;  1 drivers
v00000226778cc7c0_0 .var "out", 31 0;
v00000226778cd760_0 .net "sel", 0 0, L_0000022677947930;  alias, 1 drivers
E_000002267784ea80 .event anyedge, v00000226778c8750_0, v00000226778cd6c0_0, v00000226778cc9a0_0;
S_00000226778ca680 .scope module, "cu" "control_unit" 14 41, 18 2 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_00000226778cdba0 .param/l "add" 0 18 11, C4<0100000>;
P_00000226778cdbd8 .param/l "addi" 0 18 11, C4<1001000>;
P_00000226778cdc10 .param/l "addu" 0 18 11, C4<0100001>;
P_00000226778cdc48 .param/l "and_" 0 18 11, C4<0100100>;
P_00000226778cdc80 .param/l "andi" 0 18 11, C4<1001100>;
P_00000226778cdcb8 .param/l "beq" 0 18 12, C4<1000100>;
P_00000226778cdcf0 .param/l "bge" 0 18 12, C4<1010001>;
P_00000226778cdd28 .param/l "blt" 0 18 12, C4<1010000>;
P_00000226778cdd60 .param/l "bne" 0 18 12, C4<1000101>;
P_00000226778cdd98 .param/l "hlt_inst" 0 18 13, C4<1111111>;
P_00000226778cddd0 .param/l "j" 0 18 13, C4<1000010>;
P_00000226778cde08 .param/l "jal" 0 18 13, C4<1000011>;
P_00000226778cde40 .param/l "jr" 0 18 13, C4<0001000>;
P_00000226778cde78 .param/l "lw" 0 18 12, C4<1100011>;
P_00000226778cdeb0 .param/l "nor_" 0 18 12, C4<0100111>;
P_00000226778cdee8 .param/l "or_" 0 18 11, C4<0100101>;
P_00000226778cdf20 .param/l "ori" 0 18 11, C4<1001101>;
P_00000226778cdf58 .param/l "sll" 0 18 12, C4<0000000>;
P_00000226778cdf90 .param/l "slt" 0 18 13, C4<0101010>;
P_00000226778cdfc8 .param/l "srl" 0 18 12, C4<0000010>;
P_00000226778ce000 .param/l "sub" 0 18 11, C4<0100010>;
P_00000226778ce038 .param/l "subu" 0 18 11, C4<0100011>;
P_00000226778ce070 .param/l "sw" 0 18 12, C4<1101011>;
P_00000226778ce0a8 .param/l "xor_" 0 18 11, C4<0100110>;
P_00000226778ce0e0 .param/l "xori" 0 18 12, C4<1001110>;
v00000226778ccae0_0 .var "memread", 0 0;
v00000226778cca40_0 .var "memwrite", 0 0;
v00000226778ceb80_0 .net "opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
v00000226778ce220_0 .var "regwrite", 0 0;
E_000002267784eac0 .event anyedge, v000002267784bac0_0;
S_00000226778cacc0 .scope module, "immed_gen" "Immed_Gen_unit" 14 27, 19 2 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000226778d2130 .param/l "add" 0 19 11, C4<0100000>;
P_00000226778d2168 .param/l "addi" 0 19 11, C4<1001000>;
P_00000226778d21a0 .param/l "addu" 0 19 11, C4<0100001>;
P_00000226778d21d8 .param/l "and_" 0 19 11, C4<0100100>;
P_00000226778d2210 .param/l "andi" 0 19 11, C4<1001100>;
P_00000226778d2248 .param/l "beq" 0 19 12, C4<1000100>;
P_00000226778d2280 .param/l "bge" 0 19 12, C4<1010001>;
P_00000226778d22b8 .param/l "blt" 0 19 12, C4<1010000>;
P_00000226778d22f0 .param/l "bne" 0 19 12, C4<1000101>;
P_00000226778d2328 .param/l "j" 0 19 13, C4<1000010>;
P_00000226778d2360 .param/l "jal" 0 19 13, C4<1000011>;
P_00000226778d2398 .param/l "jr" 0 19 13, C4<0001000>;
P_00000226778d23d0 .param/l "lw" 0 19 12, C4<1100011>;
P_00000226778d2408 .param/l "nor_" 0 19 12, C4<0100111>;
P_00000226778d2440 .param/l "or_" 0 19 11, C4<0100101>;
P_00000226778d2478 .param/l "ori" 0 19 11, C4<1001101>;
P_00000226778d24b0 .param/l "sll" 0 19 12, C4<0000000>;
P_00000226778d24e8 .param/l "srl" 0 19 12, C4<0000010>;
P_00000226778d2520 .param/l "sub" 0 19 11, C4<0100010>;
P_00000226778d2558 .param/l "subu" 0 19 11, C4<0100011>;
P_00000226778d2590 .param/l "sw" 0 19 12, C4<1101011>;
P_00000226778d25c8 .param/l "xor_" 0 19 11, C4<0100110>;
P_00000226778d2600 .param/l "xori" 0 19 12, C4<1001110>;
v00000226778ceea0_0 .var "Immed", 31 0;
v00000226778d00c0_0 .net "Inst", 31 0, v00000226778d1060_0;  alias, 1 drivers
v00000226778cf580_0 .net "opcode", 6 0, v00000226778d0fc0_0;  alias, 1 drivers
E_000002267784eb80 .event anyedge, v000002267784bac0_0, v00000226778c8cf0_0;
S_00000226778ca810 .scope module, "reg_file" "REG_FILE" 14 25, 20 2 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_000002267784f440 .param/l "bit_width" 0 20 3, +C4<00000000000000000000000000100000>;
L_0000022677718690 .functor BUFZ 32, L_00000226778edc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022677947070 .functor BUFZ 32, L_00000226778edfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226778cfda0_0 .net *"_ivl_0", 31 0, L_00000226778edc80;  1 drivers
v00000226778ce2c0_0 .net *"_ivl_10", 6 0, L_00000226778ee0e0;  1 drivers
L_00000226778ef710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226778ceae0_0 .net *"_ivl_13", 1 0, L_00000226778ef710;  1 drivers
v00000226778cf1c0_0 .net *"_ivl_2", 6 0, L_00000226778ee540;  1 drivers
L_00000226778ef6c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000226778cf760_0 .net *"_ivl_5", 1 0, L_00000226778ef6c8;  1 drivers
v00000226778cfc60_0 .net *"_ivl_8", 31 0, L_00000226778edfa0;  1 drivers
v00000226778cfe40_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778cef40_0 .var/i "i", 31 0;
v00000226778cefe0_0 .net "rd_data1", 31 0, L_0000022677718690;  alias, 1 drivers
v00000226778d0480_0 .net "rd_data2", 31 0, L_0000022677947070;  alias, 1 drivers
v00000226778d0520_0 .net "rd_reg1", 4 0, v00000226778d1100_0;  alias, 1 drivers
v00000226778cfd00_0 .net "rd_reg2", 4 0, v00000226778d14c0_0;  alias, 1 drivers
v00000226778ce900 .array "reg_file", 0 31, 31 0;
v00000226778d08e0_0 .net "reg_wr", 0 0, v00000226778e8910_0;  alias, 1 drivers
v00000226778cea40_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
v00000226778ce5e0_0 .net "wr_data", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778ce680_0 .net "wr_reg", 4 0, v00000226778e7fb0_0;  alias, 1 drivers
E_000002267784f540 .event posedge, v00000226778ba550_0, v00000226778bac30_0;
L_00000226778edc80 .array/port v00000226778ce900, L_00000226778ee540;
L_00000226778ee540 .concat [ 5 2 0 0], v00000226778d1100_0, L_00000226778ef6c8;
L_00000226778edfa0 .array/port v00000226778ce900, L_00000226778ee0e0;
L_00000226778ee0e0 .concat [ 5 2 0 0], v00000226778d14c0_0, L_00000226778ef710;
S_00000226778cafe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 20 44, 20 44 0, S_00000226778ca810;
 .timescale 0 0;
v00000226778d03e0_0 .var/i "i", 31 0;
S_00000226778cab30 .scope module, "target_addr_mux" "MUX_8x1" 14 30, 11 3 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002267784f580 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000226778cf260_0 .net "ina", 31 0, v00000226778bb270_0;  alias, 1 drivers
v00000226778d05c0_0 .net "inb", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778ce9a0_0 .net "inc", 31 0, v00000226778ea710_0;  alias, 1 drivers
v00000226778d0840_0 .net "ind", 31 0, L_0000022677718690;  alias, 1 drivers
v00000226778d0660_0 .net "ine", 31 0, v00000226778d1f60_0;  alias, 1 drivers
L_00000226778ef758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778cf3a0_0 .net "inf", 31 0, L_00000226778ef758;  1 drivers
L_00000226778ef7a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778d0700_0 .net "ing", 31 0, L_00000226778ef7a0;  1 drivers
L_00000226778ef7e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000226778cf9e0_0 .net "inh", 31 0, L_00000226778ef7e8;  1 drivers
v00000226778d07a0_0 .var "out", 31 0;
v00000226778cfee0_0 .net "sel", 2 0, v00000226778c7df0_0;  alias, 1 drivers
E_000002267784ffc0/0 .event anyedge, v00000226778c7df0_0, v00000226778b9650_0, v00000226778b9790_0, v00000226778bab90_0;
E_000002267784ffc0/1 .event anyedge, v00000226778c7fd0_0, v000002267784c4c0_0, v00000226778cf3a0_0, v00000226778d0700_0;
E_000002267784ffc0/2 .event anyedge, v00000226778cf9e0_0;
E_000002267784ffc0 .event/or E_000002267784ffc0/0, E_000002267784ffc0/1, E_000002267784ffc0/2;
S_00000226778cb170 .scope module, "target_address" "Branch_or_Jump_TargGen" 14 32, 21 2 0, S_0000022677703ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000226778500c0 .param/l "bit_width" 0 21 3, +C4<00000000000000000000000000100000>;
v00000226778cf080_0 .net "Immed", 31 0, v00000226778ceea0_0;  alias, 1 drivers
v00000226778cec20_0 .net "PC", 31 0, v00000226778d07a0_0;  alias, 1 drivers
v00000226778cf620_0 .net "targ_addr", 31 0, L_00000226778ee040;  alias, 1 drivers
L_00000226778ee040 .arith/sum 32, v00000226778d07a0_0, v00000226778ceea0_0;
S_00000226778d5e10 .scope module, "if_id_buffer" "IF_ID_buffer" 4 57, 22 1 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000226778d6660 .param/l "add" 0 22 13, C4<0100000>;
P_00000226778d6698 .param/l "addi" 0 22 13, C4<1001000>;
P_00000226778d66d0 .param/l "addu" 0 22 13, C4<0100001>;
P_00000226778d6708 .param/l "and_" 0 22 13, C4<0100100>;
P_00000226778d6740 .param/l "andi" 0 22 13, C4<1001100>;
P_00000226778d6778 .param/l "beq" 0 22 14, C4<1000100>;
P_00000226778d67b0 .param/l "bge" 0 22 14, C4<1010001>;
P_00000226778d67e8 .param/l "blt" 0 22 14, C4<1010000>;
P_00000226778d6820 .param/l "bne" 0 22 14, C4<1000101>;
P_00000226778d6858 .param/l "hlt_inst" 0 22 15, C4<1111111>;
P_00000226778d6890 .param/l "j" 0 22 15, C4<1000010>;
P_00000226778d68c8 .param/l "jal" 0 22 15, C4<1000011>;
P_00000226778d6900 .param/l "jr" 0 22 15, C4<0001000>;
P_00000226778d6938 .param/l "lw" 0 22 14, C4<1100011>;
P_00000226778d6970 .param/l "nor_" 0 22 14, C4<0100111>;
P_00000226778d69a8 .param/l "or_" 0 22 13, C4<0100101>;
P_00000226778d69e0 .param/l "ori" 0 22 13, C4<1001101>;
P_00000226778d6a18 .param/l "sll" 0 22 14, C4<0000000>;
P_00000226778d6a50 .param/l "slt" 0 22 15, C4<0101010>;
P_00000226778d6a88 .param/l "srl" 0 22 14, C4<0000010>;
P_00000226778d6ac0 .param/l "sub" 0 22 13, C4<0100010>;
P_00000226778d6af8 .param/l "subu" 0 22 13, C4<0100011>;
P_00000226778d6b30 .param/l "sw" 0 22 14, C4<1101011>;
P_00000226778d6b68 .param/l "xor_" 0 22 13, C4<0100110>;
P_00000226778d6ba0 .param/l "xori" 0 22 14, C4<1001110>;
v00000226778d1060_0 .var "ID_INST", 31 0;
v00000226778d1f60_0 .var "ID_PC", 31 0;
v00000226778d0fc0_0 .var "ID_opcode", 6 0;
v00000226778d1a60_0 .var "ID_rd_ind", 4 0;
v00000226778d1100_0 .var "ID_rs1_ind", 4 0;
v00000226778d14c0_0 .var "ID_rs2_ind", 4 0;
v00000226778d17e0_0 .net "IF_FLUSH", 0 0, L_00000226778efd88;  alias, 1 drivers
v00000226778d0980_0 .net "IF_INST", 31 0, L_0000022677809650;  alias, 1 drivers
v00000226778d2000_0 .net "IF_PC", 31 0, v00000226778d1880_0;  alias, 1 drivers
v00000226778d11a0_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778d0ac0_0 .net "if_id_Write", 0 0, v00000226778c87f0_0;  alias, 1 drivers
v00000226778d1240_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
S_00000226778d5fa0 .scope module, "if_stage" "IF_stage" 4 52, 23 1 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pfc";
    .port_info 1 /INPUT 2 "pc_src";
    .port_info 2 /INOUT 32 "inst_mem_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "inst";
    .port_info 6 /INPUT 1 "rst";
P_000002267784fa40 .param/l "handler_addr" 0 23 2, C4<00000000000000000000000011111110>;
v00000226778e7470_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778e8ff0_0 .net "inst", 31 0, L_0000022677809650;  alias, 1 drivers
v00000226778e8eb0_0 .net "inst_mem_in", 31 0, v00000226778d1880_0;  alias, 1 drivers
v00000226778e7d30_0 .net "pc_next", 31 0, L_00000226778ed460;  1 drivers
v00000226778e8f50_0 .net "pc_reg_in", 31 0, v00000226778e7010_0;  1 drivers
v00000226778e84b0_0 .net "pc_src", 1 0, L_000002267794a360;  alias, 1 drivers
v00000226778e9310_0 .net "pc_write", 0 0, v00000226778c9ab0_0;  alias, 1 drivers
v00000226778e82d0_0 .net "pfc", 31 0, L_00000226778ee040;  alias, 1 drivers
v00000226778e8a50_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
S_00000226778d57d0 .scope module, "inst_mem" "IM" 23 20, 24 1 0, S_00000226778d5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002267784f4c0 .param/l "bit_width" 0 24 3, +C4<00000000000000000000000000100000>;
L_0000022677809650 .functor BUFZ 32, L_00000226778ed5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226778d0b60_0 .net "Data_Out", 31 0, L_0000022677809650;  alias, 1 drivers
v00000226778d0c00 .array "InstMem", 0 255, 31 0;
v00000226778d0ca0_0 .net *"_ivl_0", 31 0, L_00000226778ed5a0;  1 drivers
v00000226778d12e0_0 .net "addr", 31 0, v00000226778d1880_0;  alias, 1 drivers
L_00000226778ed5a0 .array/port v00000226778d0c00, v00000226778d1880_0;
S_00000226778d6450 .scope module, "new_PC" "Branch_or_Jump_TargGen" 23 22, 21 2 0, S_00000226778d5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_000002267784fcc0 .param/l "bit_width" 0 21 3, +C4<00000000000000000000000000100000>;
L_00000226778ef680 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000226778d1560_0 .net "Immed", 31 0, L_00000226778ef680;  1 drivers
v00000226778d1380_0 .net "PC", 31 0, v00000226778d1880_0;  alias, 1 drivers
v00000226778d1420_0 .net "targ_addr", 31 0, L_00000226778ed460;  alias, 1 drivers
L_00000226778ed460 .arith/sum 32, v00000226778d1880_0, L_00000226778ef680;
S_00000226778d6130 .scope module, "pc_reg" "PC_register" 23 18, 25 2 0, S_00000226778d5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000226776f0e90 .param/l "initialaddr" 0 25 11, +C4<11111111111111111111111111111111>;
P_00000226776f0ec8 .param/l "maxaddr" 0 25 12, C4<00000000000000000000111111111111>;
v00000226778d1600_0 .net "PC_Write", 0 0, v00000226778c9ab0_0;  alias, 1 drivers
v00000226778d16a0_0 .net "addr_in", 31 0, v00000226778e7010_0;  alias, 1 drivers
v00000226778d1880_0 .var "addr_out", 31 0;
v00000226778d19c0_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778d1c40_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
S_00000226778d4ce0 .scope module, "pc_src_mux" "MUX_4x1" 23 16, 10 1 0, S_00000226778d5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002267784f700 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000226778e7290_0 .net "ina", 31 0, L_00000226778ed460;  alias, 1 drivers
L_00000226778ef638 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v00000226778e8690_0 .net "inb", 31 0, L_00000226778ef638;  1 drivers
v00000226778e7510_0 .net "inc", 31 0, L_00000226778ee040;  alias, 1 drivers
v00000226778e70b0_0 .net "ind", 31 0, v00000226778d1880_0;  alias, 1 drivers
v00000226778e7010_0 .var "out", 31 0;
v00000226778e8870_0 .net "sel", 1 0, L_000002267794a360;  alias, 1 drivers
E_000002267784f240/0 .event anyedge, v00000226778c89d0_0, v00000226778d1420_0, v00000226778e8690_0, v00000226778cf620_0;
E_000002267784f240/1 .event anyedge, v00000226778d2000_0;
E_000002267784f240 .event/or E_000002267784f240/0, E_000002267784f240/1;
S_00000226778d46a0 .scope module, "mem_stage" "MEM_stage" 4 94, 26 3 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v00000226778e7970_0 .net "addr", 31 0, v00000226778b9d30_0;  alias, 1 drivers
v00000226778e71f0_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778e7f10_0 .net "forwarded_data", 31 0, v00000226778e8af0_0;  alias, 1 drivers
v00000226778e8c30_0 .net "mem_out", 31 0, L_0000022677946d60;  alias, 1 drivers
v00000226778e8550_0 .net "mem_read", 0 0, v00000226778bb3b0_0;  alias, 1 drivers
v00000226778e73d0_0 .net "mem_write", 0 0, v00000226778baa50_0;  alias, 1 drivers
v00000226778e7150_0 .net "reg_write", 0 0, v00000226778b9f10_0;  alias, 1 drivers
v00000226778e8370_0 .net "wdata", 31 0, v00000226778ba690_0;  alias, 1 drivers
S_00000226778d5c80 .scope module, "data_mem" "DM" 26 13, 27 1 0, S_00000226778d46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_000002267784fe40 .param/l "bit_width" 0 27 3, +C4<00000000000000000000000000100000>;
L_0000022677946d60 .functor BUFZ 32, L_0000022677948420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000226778e76f0_0 .net "Data_In", 31 0, v00000226778ba690_0;  alias, 1 drivers
v00000226778e8d70_0 .net "Data_Out", 31 0, L_0000022677946d60;  alias, 1 drivers
v00000226778e75b0_0 .net "WR", 0 0, v00000226778baa50_0;  alias, 1 drivers
v00000226778e6cf0_0 .net *"_ivl_0", 31 0, L_0000022677948420;  1 drivers
v00000226778e7bf0_0 .net "addr", 31 0, v00000226778b9d30_0;  alias, 1 drivers
v00000226778e8b90_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778e9130 .array "data_mem", 0 255, 31 0;
E_0000022677850100 .event posedge, v00000226778bac30_0;
L_0000022677948420 .array/port v00000226778e9130, v00000226778b9d30_0;
S_00000226778d4830 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 27 24, 27 24 0, S_00000226778d5c80;
 .timescale 0 0;
v00000226778e7330_0 .var/i "i", 31 0;
S_00000226778d49c0 .scope module, "forward_mux" "MUX_2x1" 26 15, 17 1 0, S_00000226778d46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000226778e93b0_0 .net "ina", 31 0, v00000226778b9d30_0;  alias, 1 drivers
v00000226778e8730_0 .net "inb", 31 0, L_0000022677946d60;  alias, 1 drivers
v00000226778e8af0_0 .var "out", 31 0;
v00000226778e6d90_0 .net "sel", 0 0, v00000226778bb3b0_0;  alias, 1 drivers
E_0000022677850000 .event anyedge, v00000226778bb3b0_0, v00000226778b9d30_0, v00000226778e8d70_0;
S_00000226778d5000 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 4 101, 28 2 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
v00000226778e7e70_0 .net "MEM_ALU_OUT", 31 0, v00000226778b9d30_0;  alias, 1 drivers
v00000226778e7a10_0 .net "MEM_Data_mem_out", 31 0, L_0000022677946d60;  alias, 1 drivers
v00000226778e89b0_0 .net "MEM_FLUSH", 0 0, L_0000022677808e70;  alias, 1 drivers
v00000226778e85f0_0 .net "MEM_INST", 31 0, v00000226778b96f0_0;  alias, 1 drivers
v00000226778e87d0_0 .net "MEM_PC", 31 0, v00000226778bb090_0;  alias, 1 drivers
v00000226778e7650_0 .net "MEM_memread", 0 0, v00000226778bb3b0_0;  alias, 1 drivers
v00000226778e7ab0_0 .net "MEM_memwrite", 0 0, v00000226778baa50_0;  alias, 1 drivers
v00000226778e6c50_0 .net "MEM_opcode", 6 0, v00000226778bb450_0;  alias, 1 drivers
v00000226778e8cd0_0 .net "MEM_rd_ind", 4 0, v00000226778bad70_0;  alias, 1 drivers
v00000226778e8050_0 .net "MEM_regwrite", 0 0, v00000226778b9f10_0;  alias, 1 drivers
v00000226778e8e10_0 .net "MEM_rs1_ind", 4 0, v00000226778b98d0_0;  alias, 1 drivers
v00000226778e6e30_0 .net "MEM_rs2", 31 0, v00000226778ba690_0;  alias, 1 drivers
v00000226778e7dd0_0 .net "MEM_rs2_ind", 4 0, v00000226778ba7d0_0;  alias, 1 drivers
v00000226778e7790_0 .var "WB_ALU_OUT", 31 0;
v00000226778e9090_0 .var "WB_Data_mem_out", 31 0;
v00000226778e7830_0 .var "WB_INST", 31 0;
v00000226778e78d0_0 .var "WB_PC", 31 0;
v00000226778e7b50_0 .var "WB_memread", 0 0;
v00000226778e6ed0_0 .var "WB_memwrite", 0 0;
v00000226778e7c90_0 .var "WB_opcode", 6 0;
v00000226778e7fb0_0 .var "WB_rd_ind", 4 0;
v00000226778e8910_0 .var "WB_regwrite", 0 0;
v00000226778e6f70_0 .var "WB_rs1_ind", 4 0;
v00000226778e80f0_0 .var "WB_rs2", 31 0;
v00000226778e91d0_0 .var "WB_rs2_ind", 4 0;
v00000226778e8190_0 .net "clk", 0 0, L_0000022677863510;  alias, 1 drivers
v00000226778e9270_0 .var "hlt", 0 0;
v00000226778e8230_0 .net "rst", 0 0, v00000226778eb160_0;  alias, 1 drivers
S_00000226778d5320 .scope module, "wb_stage" "WB_stage" 4 106, 29 3 0, S_00000226778649b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v00000226778e9590_0 .net "alu_out", 31 0, v00000226778e7790_0;  alias, 1 drivers
v00000226778e9f90_0 .net "mem_out", 31 0, v00000226778e9090_0;  alias, 1 drivers
v00000226778ea7b0_0 .net "mem_read", 0 0, v00000226778e7b50_0;  alias, 1 drivers
v00000226778e9ef0_0 .net "wdata_to_reg_file", 31 0, v00000226778ea710_0;  alias, 1 drivers
S_00000226778d62c0 .scope module, "wb_mux" "MUX_2x1" 29 13, 17 1 0, S_00000226778d5320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000226778e8410_0 .net "ina", 31 0, v00000226778e7790_0;  alias, 1 drivers
v00000226778e9db0_0 .net "inb", 31 0, v00000226778e9090_0;  alias, 1 drivers
v00000226778ea710_0 .var "out", 31 0;
v00000226778ea8f0_0 .net "sel", 0 0, v00000226778e7b50_0;  alias, 1 drivers
E_000002267784fe00 .event anyedge, v00000226778e7b50_0, v00000226778e7790_0, v00000226778e9090_0;
    .scope S_0000022677719c20;
T_0 ;
    %wait E_000002267784e640;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000226778bcec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000226778bca60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000226778bc380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000226778bc380_0;
    %load/vec4 v00000226778bcb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000226778bcec0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000226778c7c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v00000226778c8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v00000226778c8250_0;
    %load/vec4 v00000226778bcb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000226778bcec0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000226778bcec0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226778bc9c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000226778bcf60_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000226778bc9c0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v00000226778bca60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.24, 10;
    %load/vec4 v00000226778bc380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v00000226778bc380_0;
    %load/vec4 v00000226778bcd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000226778bc9c0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v00000226778c7c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.28, 10;
    %load/vec4 v00000226778c8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v00000226778c8250_0;
    %load/vec4 v00000226778bcd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000226778bc9c0_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000226778bc9c0_0, 0;
T_0.26 ;
T_0.22 ;
T_0.20 ;
T_0.11 ;
    %load/vec4 v00000226778bca60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.32, 10;
    %load/vec4 v00000226778bc380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.31, 9;
    %load/vec4 v00000226778bc380_0;
    %load/vec4 v00000226778bcd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000226778c9010_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v00000226778c7c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.36, 10;
    %load/vec4 v00000226778c8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v00000226778c8250_0;
    %load/vec4 v00000226778bcd80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000226778c9010_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000226778c9010_0, 0;
T_0.34 ;
T_0.30 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022677719c20;
T_1 ;
    %wait E_000002267784e4c0;
    %load/vec4 v00000226778bd140_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000226778bce20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v00000226778bc2e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000226778bd500_0;
    %load/vec4 v00000226778bc2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000226778c7df0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000226778bca60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v00000226778bc380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v00000226778bd500_0;
    %load/vec4 v00000226778bc380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000226778c7df0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000226778c7c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v00000226778c8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v00000226778bd500_0;
    %load/vec4 v00000226778c8250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000226778c7df0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000226778c7df0_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000226778bd140_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778bd140_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000226778c7df0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000226778c7df0_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022677719c20;
T_2 ;
    %wait E_000002267784f180;
    %load/vec4 v00000226778bce20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v00000226778bc2e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000226778bd500_0;
    %load/vec4 v00000226778bc2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000226778bbb60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000226778bca60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v00000226778bc380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000226778bd500_0;
    %load/vec4 v00000226778bc380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000226778bbb60_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000226778c7c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v00000226778c8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v00000226778bd500_0;
    %load/vec4 v00000226778c8250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000226778bbb60_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000226778bbb60_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v00000226778bce20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v00000226778bc2e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v00000226778c95b0_0;
    %load/vec4 v00000226778bc2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000226778bc060_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000226778bca60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v00000226778bc380_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v00000226778c95b0_0;
    %load/vec4 v00000226778bc380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000226778bc060_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v00000226778c7c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v00000226778c8250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v00000226778c95b0_0;
    %load/vec4 v00000226778c8250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000226778bc060_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000226778bc060_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000226778d4ce0;
T_3 ;
    %wait E_000002267784f240;
    %load/vec4 v00000226778e8870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v00000226778e7290_0;
    %store/vec4 v00000226778e7010_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v00000226778e8690_0;
    %store/vec4 v00000226778e7010_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v00000226778e7510_0;
    %store/vec4 v00000226778e7010_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v00000226778e70b0_0;
    %store/vec4 v00000226778e7010_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000226778d6130;
T_4 ;
    %wait E_000002267784f540;
    %load/vec4 v00000226778d1880_0;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000226778d1880_0;
    %assign/vec4 v00000226778d1880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000226778d1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000226778d1880_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000226778d1600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000226778d16a0_0;
    %assign/vec4 v00000226778d1880_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000226778d57d0;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 385220612, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 1123418114, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 201326632, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 134217770, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778d0c00, 0, 4;
    %end;
    .thread T_5;
    .scope S_00000226778d5e10;
T_6 ;
    %wait E_000002267784e5c0;
    %load/vec4 v00000226778d1240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000226778d0fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226778d1100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226778d14c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226778d1a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226778d1060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226778d1f60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000226778d0ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000226778d17e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000226778d0980_0;
    %assign/vec4 v00000226778d1060_0, 0;
    %load/vec4 v00000226778d2000_0;
    %assign/vec4 v00000226778d1f60_0, 0;
    %load/vec4 v00000226778d0980_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226778d0980_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000226778d0fc0_0, 0;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000226778d14c0_0, 0;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000226778d1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226778d0980_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000226778d0980_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000226778d1100_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000226778d1100_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000226778d0980_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000226778d0fc0_0, 0;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000226778d1100_0, 0;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000226778d14c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000226778d0980_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000226778d1a60_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v00000226778d0980_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000226778d1a60_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000226778d0fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226778d1100_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226778d14c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000226778d1a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226778d1060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226778d1f60_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000226778ca810;
T_7 ;
    %wait E_000002267784f540;
    %load/vec4 v00000226778cea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226778cef40_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000226778cef40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000226778cef40_0;
    %store/vec4a v00000226778ce900, 4, 0;
    %load/vec4 v00000226778cef40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000226778cef40_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000226778ce680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v00000226778d08e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000226778ce5e0_0;
    %load/vec4 v00000226778ce680_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778ce900, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000226778ce900, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000226778ca810;
T_8 ;
    %delay 20005, 0;
    %vpi_call 20 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_00000226778cafe0;
    %jmp t_0;
    .scope S_00000226778cafe0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000226778d03e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000226778d03e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000226778d03e0_0;
    %load/vec4a v00000226778ce900, 4;
    %ix/getv/s 4, v00000226778d03e0_0;
    %load/vec4a v00000226778ce900, 4;
    %vpi_call 20 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000226778d03e0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000226778d03e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000226778d03e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000226778ca810;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_00000226778cacc0;
T_9 ;
    %wait E_000002267784eb80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000226778ceea0_0, 0, 32;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000226778d00c0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000226778ceea0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000226778cf580_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000226778d00c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000226778ceea0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000226778d00c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000226778ceea0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.19;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000226778cf580_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v00000226778d00c0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000226778d00c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000226778ceea0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000226778cab30;
T_10 ;
    %wait E_000002267784ffc0;
    %load/vec4 v00000226778cfee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v00000226778cf260_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v00000226778d05c0_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v00000226778ce9a0_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v00000226778d0840_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v00000226778d0660_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v00000226778cf3a0_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v00000226778d0700_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v00000226778cf9e0_0;
    %store/vec4 v00000226778d07a0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000226778cb490;
T_11 ;
    %wait E_000002267784ec40;
    %load/vec4 v00000226778cd300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000226778cd120_0;
    %store/vec4 v00000226778cc0e0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000226778cc680_0;
    %store/vec4 v00000226778cc0e0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000226778cbf00_0;
    %store/vec4 v00000226778cc0e0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v00000226778cd580_0;
    %store/vec4 v00000226778cc0e0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000226778ca9a0;
T_12 ;
    %wait E_000002267784e9c0;
    %load/vec4 v00000226778cd4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000226778cbfa0_0;
    %store/vec4 v00000226778cc720_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000226778cc040_0;
    %store/vec4 v00000226778cc720_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000226778cd620_0;
    %store/vec4 v00000226778cc720_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v00000226778cc180_0;
    %store/vec4 v00000226778cc720_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000226778ca680;
T_13 ;
    %wait E_000002267784eac0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000226778cca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778ccae0_0, 0;
    %assign/vec4 v00000226778ce220_0, 0;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_13.7, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_13.7;
    %jmp/1 T_13.6, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_13.6;
    %jmp/1 T_13.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_13.5;
    %jmp/1 T_13.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 9;
T_13.4;
    %jmp/1 T_13.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 9;
T_13.3;
    %flag_get/vec4 4;
    %jmp/1 T_13.2, 4;
    %load/vec4 v00000226778ceb80_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778ce220_0, 0;
T_13.0 ;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778ccae0_0, 0;
T_13.8 ;
    %load/vec4 v00000226778ceb80_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778cca40_0, 0;
T_13.10 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002267771dbd0;
T_14 ;
    %wait E_000002267784ef80;
    %load/vec4 v00000226778c8110_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.4, 11;
    %load/vec4 v00000226778c8430_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_14.8, 4;
    %flag_mov 11, 4;
    %load/vec4 v00000226778c8430_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 11;
T_14.8;
    %jmp/1 T_14.7, 4;
    %flag_mov 11, 4;
    %load/vec4 v00000226778c8430_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 11;
T_14.7;
    %jmp/1 T_14.6, 4;
    %flag_mov 11, 4;
    %load/vec4 v00000226778c8430_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 11;
T_14.6;
    %flag_get/vec4 4;
    %jmp/1 T_14.5, 4;
    %load/vec4 v00000226778c8430_0;
    %pushi/vec4 8, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.5;
    %and;
T_14.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v00000226778c9470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v00000226778c8a70_0;
    %load/vec4 v00000226778c9470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.9, 4;
    %load/vec4 v00000226778c8890_0;
    %load/vec4 v00000226778c9470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.9;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226778c9ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226778c87f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778c9330_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778c9ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778c87f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226778c9330_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000226778cb300;
T_15 ;
    %wait E_000002267784ea80;
    %load/vec4 v00000226778cd760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v00000226778cd6c0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v00000226778cc9a0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v00000226778cc7c0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002267776e5d0;
T_16 ;
    %wait E_000002267784e5c0;
    %load/vec4 v00000226778c7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000226778c9150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778c9790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778c7cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c7e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c8070_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c86b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c9290_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c96f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778c82f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778c9830_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778c91f0_0, 0;
    %assign/vec4 v00000226778c9650_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000226778c8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000226778c8c50_0;
    %assign/vec4 v00000226778c9650_0, 0;
    %load/vec4 v00000226778c9970_0;
    %assign/vec4 v00000226778c91f0_0, 0;
    %load/vec4 v00000226778c8610_0;
    %assign/vec4 v00000226778c9830_0, 0;
    %load/vec4 v00000226778c9a10_0;
    %assign/vec4 v00000226778c82f0_0, 0;
    %load/vec4 v00000226778c9510_0;
    %assign/vec4 v00000226778c96f0_0, 0;
    %load/vec4 v00000226778c8cf0_0;
    %assign/vec4 v00000226778c9290_0, 0;
    %load/vec4 v00000226778c8bb0_0;
    %assign/vec4 v00000226778c86b0_0, 0;
    %load/vec4 v00000226778c7fd0_0;
    %assign/vec4 v00000226778c8070_0, 0;
    %load/vec4 v00000226778c8390_0;
    %assign/vec4 v00000226778c7e90_0, 0;
    %load/vec4 v00000226778c8570_0;
    %assign/vec4 v00000226778c7cb0_0, 0;
    %load/vec4 v00000226778c98d0_0;
    %assign/vec4 v00000226778c9790_0, 0;
    %load/vec4 v00000226778c7d50_0;
    %assign/vec4 v00000226778c9150_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000226778c9150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778c9790_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778c7cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c7e90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c8070_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c86b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c9290_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778c96f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778c82f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778c9830_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778c91f0_0, 0;
    %assign/vec4 v00000226778c9650_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002267774a7c0;
T_17 ;
    %wait E_000002267784f040;
    %load/vec4 v00000226778ba370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v00000226778bb130_0;
    %store/vec4 v00000226778b9bf0_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v00000226778b9790_0;
    %store/vec4 v00000226778b9bf0_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v00000226778bab90_0;
    %store/vec4 v00000226778b9bf0_0, 0, 32;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v00000226778ba870_0;
    %store/vec4 v00000226778b9bf0_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002267774a950;
T_18 ;
    %wait E_000002267784e480;
    %load/vec4 v00000226778bc1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.0 ;
    %load/vec4 v00000226778ba410_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.1 ;
    %load/vec4 v00000226778ba4b0_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.2 ;
    %load/vec4 v00000226778bc740_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.3 ;
    %load/vec4 v00000226778bd0a0_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.4 ;
    %load/vec4 v00000226778bc600_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.5 ;
    %load/vec4 v00000226778bd320_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v00000226778bb660_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v00000226778bbc00_0;
    %store/vec4 v00000226778bbca0_0, 0, 32;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002267774ccd0;
T_19 ;
    %wait E_000002267784e380;
    %load/vec4 v00000226778baaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %jmp T_19.9;
T_19.0 ;
    %load/vec4 v00000226778b9970_0;
    %pad/u 33;
    %load/vec4 v00000226778ba230_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v00000226778b9970_0;
    %pad/u 33;
    %load/vec4 v00000226778ba230_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v00000226778b9970_0;
    %pad/u 33;
    %load/vec4 v00000226778ba230_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v00000226778b9970_0;
    %pad/u 33;
    %load/vec4 v00000226778ba230_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v00000226778b9970_0;
    %pad/u 33;
    %load/vec4 v00000226778ba230_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v00000226778b9970_0;
    %pad/u 33;
    %load/vec4 v00000226778ba230_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v00000226778ba230_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_19.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.11, 8;
T_19.10 ; End of true expr.
    %load/vec4 v00000226778b9e70_0;
    %load/vec4 v00000226778ba230_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000226778b9970_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000226778ba230_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000226778ba230_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_19.11, 8;
 ; End of false expr.
    %blend;
T_19.11;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %load/vec4 v00000226778b9970_0;
    %ix/getv 4, v00000226778ba230_0;
    %shiftl 4;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v00000226778ba230_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_19.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.13, 8;
T_19.12 ; End of true expr.
    %load/vec4 v00000226778b9e70_0;
    %load/vec4 v00000226778ba230_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000226778b9970_0;
    %load/vec4 v00000226778ba230_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000226778ba230_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_19.13, 8;
 ; End of false expr.
    %blend;
T_19.13;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %load/vec4 v00000226778b9970_0;
    %ix/getv 4, v00000226778ba230_0;
    %shiftr 4;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226778b9e70_0, 0, 1;
    %load/vec4 v00000226778b9970_0;
    %load/vec4 v00000226778ba230_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_19.15, 8;
T_19.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_19.15, 8;
 ; End of false expr.
    %blend;
T_19.15;
    %store/vec4 v00000226778bb270_0, 0, 32;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002267774ce60;
T_20 ;
    %wait E_000002267784ee80;
    %load/vec4 v00000226778ba5f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_20.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_20.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_20.23, 6;
    %jmp T_20.24;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.19 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.21 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.22 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000226778bacd0_0, 0;
    %jmp T_20.24;
T_20.24 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000022677719a90;
T_21 ;
    %wait E_000002267784f100;
    %load/vec4 v00000226778bc420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v00000226778bcce0_0;
    %store/vec4 v00000226778bbd40_0, 0, 32;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v00000226778bcba0_0;
    %store/vec4 v00000226778bbd40_0, 0, 32;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v00000226778bc560_0;
    %store/vec4 v00000226778bbd40_0, 0, 32;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v00000226778bd280_0;
    %store/vec4 v00000226778bbd40_0, 0, 32;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000002267771b8d0;
T_22 ;
    %wait E_000002267784e5c0;
    %load/vec4 v00000226778b9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000226778b9f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778baa50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778bb3b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000226778bb450_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778bad70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778ba7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778b98d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778ba690_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778b96f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778bb090_0, 0;
    %assign/vec4 v00000226778b9d30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000226778b9a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v00000226778b9650_0;
    %assign/vec4 v00000226778b9d30_0, 0;
    %load/vec4 v00000226778baf50_0;
    %assign/vec4 v00000226778ba690_0, 0;
    %load/vec4 v00000226778b9c90_0;
    %assign/vec4 v00000226778b98d0_0, 0;
    %load/vec4 v00000226778ba9b0_0;
    %assign/vec4 v00000226778ba7d0_0, 0;
    %load/vec4 v00000226778baff0_0;
    %assign/vec4 v00000226778bad70_0, 0;
    %load/vec4 v00000226778baeb0_0;
    %assign/vec4 v00000226778bb450_0, 0;
    %load/vec4 v00000226778bb1d0_0;
    %assign/vec4 v00000226778bb3b0_0, 0;
    %load/vec4 v00000226778ba190_0;
    %assign/vec4 v00000226778baa50_0, 0;
    %load/vec4 v00000226778bb4f0_0;
    %assign/vec4 v00000226778b9f10_0, 0;
    %load/vec4 v00000226778ba0f0_0;
    %assign/vec4 v00000226778bb090_0, 0;
    %load/vec4 v00000226778b9830_0;
    %assign/vec4 v00000226778b96f0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000226778b9f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778baa50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778bb3b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000226778bb450_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778bad70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778ba7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778b98d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778ba690_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778b96f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778bb090_0, 0;
    %assign/vec4 v00000226778b9d30_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000226778d5c80;
T_23 ;
    %wait E_0000022677850100;
    %load/vec4 v00000226778e75b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v00000226778e76f0_0;
    %ix/getv 4, v00000226778e7bf0_0;
    %store/vec4a v00000226778e9130, 4, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000226778d5c80;
T_24 ;
    %delay 20004, 0;
    %vpi_call 27 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_00000226778d4830;
    %jmp t_2;
    .scope S_00000226778d4830;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v00000226778e7330_0, 0, 32;
T_24.0 ;
    %load/vec4 v00000226778e7330_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_24.1, 5;
    %ix/getv/s 4, v00000226778e7330_0;
    %load/vec4a v00000226778e9130, 4;
    %vpi_call 27 25 "$display", "addr = %d , Mem[addr] = %d", v00000226778e7330_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000226778e7330_0;
    %subi 1, 0, 32;
    %store/vec4 v00000226778e7330_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_00000226778d5c80;
t_2 %join;
    %end;
    .thread T_24;
    .scope S_00000226778d49c0;
T_25 ;
    %wait E_0000022677850000;
    %load/vec4 v00000226778e6d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v00000226778e93b0_0;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v00000226778e8730_0;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v00000226778e8af0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000226778d5000;
T_26 ;
    %wait E_000002267784e5c0;
    %load/vec4 v00000226778e8230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000226778e9270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778e8910_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778e6ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778e7b50_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000226778e7c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778e7fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778e91d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778e6f70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e9090_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e80f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e7830_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e78d0_0, 0;
    %assign/vec4 v00000226778e7790_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000226778e6c50_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778e9270_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v00000226778e89b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v00000226778e7e70_0;
    %assign/vec4 v00000226778e7790_0, 0;
    %load/vec4 v00000226778e6e30_0;
    %assign/vec4 v00000226778e80f0_0, 0;
    %load/vec4 v00000226778e7a10_0;
    %assign/vec4 v00000226778e9090_0, 0;
    %load/vec4 v00000226778e8e10_0;
    %assign/vec4 v00000226778e6f70_0, 0;
    %load/vec4 v00000226778e7dd0_0;
    %assign/vec4 v00000226778e91d0_0, 0;
    %load/vec4 v00000226778e8cd0_0;
    %assign/vec4 v00000226778e7fb0_0, 0;
    %load/vec4 v00000226778e6c50_0;
    %assign/vec4 v00000226778e7c90_0, 0;
    %load/vec4 v00000226778e7650_0;
    %assign/vec4 v00000226778e7b50_0, 0;
    %load/vec4 v00000226778e7ab0_0;
    %assign/vec4 v00000226778e6ed0_0, 0;
    %load/vec4 v00000226778e8050_0;
    %assign/vec4 v00000226778e8910_0, 0;
    %load/vec4 v00000226778e87d0_0;
    %assign/vec4 v00000226778e78d0_0, 0;
    %load/vec4 v00000226778e85f0_0;
    %assign/vec4 v00000226778e7830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226778e9270_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000226778e9270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778e8910_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778e6ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000226778e7b50_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000226778e7c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778e7fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778e91d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000226778e6f70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e9090_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e80f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e7830_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000226778e78d0_0, 0;
    %assign/vec4 v00000226778e7790_0, 0;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000226778d62c0;
T_27 ;
    %wait E_000002267784fe00;
    %load/vec4 v00000226778ea8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v00000226778e8410_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v00000226778e9db0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v00000226778ea710_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000226778649b0;
T_28 ;
    %wait E_000002267784f540;
    %load/vec4 v00000226778eb520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000226778ebb60_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000226778ebb60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000226778ebb60_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000022677864820;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226778eb160_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0000022677864820;
T_30 ;
    %delay 1, 0;
    %load/vec4 v00000226778ebc00_0;
    %inv;
    %assign/vec4 v00000226778ebc00_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0000022677864820;
T_31 ;
    %vpi_call 3 44 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 3 45 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000226778ebc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000226778eb160_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226778eb160_0, 0, 1;
    %vpi_call 3 51 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %delay 1, 0;
    %load/vec4 v00000226778ecc40_0;
    %addi 1, 0, 32;
    %vpi_call 3 53 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 3 55 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "./Branch_flag_Gen.v";
    "./PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BAL.v";
    "./comparator.v";
    "./MUX_2x1.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./Branch_or_Jump_TargGen.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
