

================================================================
== Vitis HLS Report for 'decision_function_122'
================================================================
* Date:           Thu Jan 23 13:40:09 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_26_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_26_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_22_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_22_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_52_val_read, i18 60929" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86_1444 = icmp_slt  i18 %x_7_val_read, i18 5027" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1444' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_1445 = icmp_slt  i18 %x_10_val_read, i18 840" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1445' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_1446 = icmp_slt  i18 %x_24_val_read, i18 456" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1446' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1447 = icmp_slt  i18 %x_47_val_read, i18 96436" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1447' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1448 = icmp_slt  i18 %x_52_val_read, i18 85505" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1448' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1449 = icmp_slt  i18 %x_1_val_read, i18 11767" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1449' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1450 = icmp_slt  i18 %x_9_val_read, i18 581" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1450' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1451 = icmp_slt  i18 %x_50_val_read, i18 19536" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1451' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1452 = icmp_slt  i18 %x_1_val_read, i18 150160" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1452' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1453 = icmp_slt  i18 %x_23_val_read, i18 22" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1453' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1454 = icmp_slt  i18 %x_23_val_read, i18 46" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1454' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1455 = icmp_slt  i18 %x_23_val_read, i18 68" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1455' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1456 = icmp_slt  i18 %x_23_val_read, i18 45" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1456' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1457 = icmp_slt  i18 %x_45_val_read, i18 210" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1457' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1458 = icmp_slt  i18 %x_1_val_read, i18 129155" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1458' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1459 = icmp_slt  i18 %x_22_val_read, i18 61" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1459' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1460 = icmp_slt  i18 %x_1_val_read, i18 145276" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1460' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1461 = icmp_slt  i18 %x_22_val_read, i18 116" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1461' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1462 = icmp_slt  i18 %x_26_val_read, i18 48244" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1462' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1463 = icmp_slt  i18 %x_1_val_read, i18 37642" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1463' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1464 = icmp_slt  i18 %x_7_val_read, i18 24050" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1464' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1465 = icmp_slt  i18 %x_1_val_read, i18 62750" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1465' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1466 = icmp_slt  i18 %x_1_val_read, i18 11508" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1466' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1467 = icmp_slt  i18 %x_50_val_read, i18 77771" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1467' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1468 = icmp_slt  i18 %x_52_val_read, i18 103937" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1468' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1469 = icmp_slt  i18 %x_12_val_read, i18 258084" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1469' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1470 = icmp_slt  i18 %x_12_val_read, i18 259172" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1470' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1471 = icmp_slt  i18 %x_34_val_read, i18 474" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1471' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1472 = icmp_slt  i18 %x_49_val_read, i18 154649" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1472' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1473 = icmp_slt  i18 %x_1_val_read, i18 83212" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1473' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1444, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_689 = xor i1 %icmp_ln86_1444, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_689" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%and_ln102_1584 = and i1 %icmp_ln86_1446, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1584' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_271)   --->   "%xor_ln104_691 = xor i1 %icmp_ln86_1446, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_271 = and i1 %and_ln102, i1 %xor_ln104_691" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns)   --->   "%and_ln102_1585 = and i1 %icmp_ln86_1447, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1585' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_272)   --->   "%xor_ln104_692 = xor i1 %icmp_ln86_1447, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_272 = and i1 %and_ln104, i1 %xor_ln104_692" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln102_1588 = and i1 %icmp_ln86_1450, i1 %and_ln102_1584" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1588' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_695 = xor i1 %icmp_ln86_1450, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_1589 = and i1 %icmp_ln86_1451, i1 %and_ln104_271" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1402)   --->   "%xor_ln104_696 = xor i1 %icmp_ln86_1451, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_1590 = and i1 %icmp_ln86_1452, i1 %and_ln102_1585" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1590' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1406)   --->   "%xor_ln104_697 = xor i1 %icmp_ln86_1452, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1591 = and i1 %icmp_ln86_1453, i1 %and_ln104_272" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1591' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1410)   --->   "%xor_ln104_698 = xor i1 %icmp_ln86_1453, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1398)   --->   "%and_ln102_1596 = and i1 %icmp_ln86_1458, i1 %and_ln102_1588" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1597 = and i1 %icmp_ln86_1459, i1 %xor_ln104_695" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1598 = and i1 %and_ln102_1597, i1 %and_ln102_1584" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1400)   --->   "%and_ln102_1599 = and i1 %icmp_ln86_1460, i1 %and_ln102_1589" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1402)   --->   "%and_ln102_1600 = and i1 %icmp_ln86_1461, i1 %xor_ln104_696" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1402)   --->   "%and_ln102_1601 = and i1 %and_ln102_1600, i1 %and_ln104_271" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1404)   --->   "%and_ln102_1602 = and i1 %icmp_ln86_1462, i1 %and_ln102_1590" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1406)   --->   "%and_ln102_1603 = and i1 %icmp_ln86_1463, i1 %xor_ln104_697" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1406)   --->   "%and_ln102_1604 = and i1 %and_ln102_1603, i1 %and_ln102_1585" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1408)   --->   "%and_ln102_1605 = and i1 %icmp_ln86_1464, i1 %and_ln102_1591" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1410)   --->   "%and_ln102_1606 = and i1 %icmp_ln86_1465, i1 %xor_ln104_698" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1410)   --->   "%and_ln102_1607 = and i1 %and_ln102_1606, i1 %and_ln104_272" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1398)   --->   "%xor_ln117 = xor i1 %and_ln102_1596, i1 1" [firmware/BDT.h:117]   --->   Operation 78 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1398)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1588, i1 %and_ln102_1598" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1398)   --->   "%select_ln117 = select i1 %and_ln102_1588, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1398)   --->   "%select_ln117_1397 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1398)   --->   "%zext_ln117_156 = zext i2 %select_ln117_1397" [firmware/BDT.h:117]   --->   Operation 83 'zext' 'zext_ln117_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1400)   --->   "%or_ln117_1298 = or i1 %and_ln102_1584, i1 %and_ln102_1599" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1398 = select i1 %and_ln102_1584, i3 %zext_ln117_156, i3 4" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1398' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns)   --->   "%or_ln117_1299 = or i1 %and_ln102_1584, i1 %and_ln102_1589" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1400)   --->   "%select_ln117_1399 = select i1 %or_ln117_1298, i3 %select_ln117_1398, i3 5" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1402)   --->   "%or_ln117_1300 = or i1 %or_ln117_1299, i1 %and_ln102_1601" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1400 = select i1 %or_ln117_1299, i3 %select_ln117_1399, i3 6" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1400' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1402)   --->   "%select_ln117_1401 = select i1 %or_ln117_1300, i3 %select_ln117_1400, i3 7" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1402)   --->   "%zext_ln117_157 = zext i3 %select_ln117_1401" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1404)   --->   "%or_ln117_1301 = or i1 %and_ln102, i1 %and_ln102_1602" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1402 = select i1 %and_ln102, i4 %zext_ln117_157, i4 8" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1402' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln117_1302 = or i1 %and_ln102, i1 %and_ln102_1590" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1404)   --->   "%select_ln117_1403 = select i1 %or_ln117_1301, i4 %select_ln117_1402, i4 9" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1406)   --->   "%or_ln117_1303 = or i1 %or_ln117_1302, i1 %and_ln102_1604" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1404 = select i1 %or_ln117_1302, i4 %select_ln117_1403, i4 10" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1404' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_1304 = or i1 %and_ln102, i1 %and_ln102_1585" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1406)   --->   "%select_ln117_1405 = select i1 %or_ln117_1303, i4 %select_ln117_1404, i4 11" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1408)   --->   "%or_ln117_1305 = or i1 %or_ln117_1304, i1 %and_ln102_1605" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1406 = select i1 %or_ln117_1304, i4 %select_ln117_1405, i4 12" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1406' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln117_1306 = or i1 %or_ln117_1304, i1 %and_ln102_1591" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1408)   --->   "%select_ln117_1407 = select i1 %or_ln117_1305, i4 %select_ln117_1406, i4 13" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1410)   --->   "%or_ln117_1307 = or i1 %or_ln117_1306, i1 %and_ln102_1607" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1408 = select i1 %or_ln117_1306, i4 %select_ln117_1407, i4 14" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1408' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1410)   --->   "%select_ln117_1409 = select i1 %or_ln117_1307, i4 %select_ln117_1408, i4 15" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1410)   --->   "%zext_ln117_158 = zext i4 %select_ln117_1409" [firmware/BDT.h:117]   --->   Operation 107 'zext' 'zext_ln117_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1410 = select i1 %icmp_ln86, i5 %zext_ln117_158, i5 16" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1410' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 109 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%and_ln102_1583 = and i1 %icmp_ln86_1445, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1583' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_270)   --->   "%xor_ln104_690 = xor i1 %icmp_ln86_1445, i1 1" [firmware/BDT.h:104]   --->   Operation 112 'xor' 'xor_ln104_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_270 = and i1 %xor_ln104_690, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 113 'and' 'and_ln104_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.12ns)   --->   "%and_ln102_1586 = and i1 %icmp_ln86_1448, i1 %and_ln102_1583" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1586' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_273)   --->   "%xor_ln104_693 = xor i1 %icmp_ln86_1448, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_273 = and i1 %and_ln102_1583, i1 %xor_ln104_693" [firmware/BDT.h:104]   --->   Operation 116 'and' 'and_ln104_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns)   --->   "%and_ln102_1587 = and i1 %icmp_ln86_1449, i1 %and_ln104_270" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1587' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_274)   --->   "%xor_ln104_694 = xor i1 %icmp_ln86_1449, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_274 = and i1 %and_ln104_270, i1 %xor_ln104_694" [firmware/BDT.h:104]   --->   Operation 119 'and' 'and_ln104_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_1592 = and i1 %icmp_ln86_1454, i1 %and_ln102_1586" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1592' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1414)   --->   "%xor_ln104_699 = xor i1 %icmp_ln86_1454, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns)   --->   "%and_ln102_1593 = and i1 %icmp_ln86_1455, i1 %and_ln104_273" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1593' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1418)   --->   "%xor_ln104_700 = xor i1 %icmp_ln86_1455, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_1594 = and i1 %icmp_ln86_1456, i1 %and_ln102_1587" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1594' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1422)   --->   "%xor_ln104_701 = xor i1 %icmp_ln86_1456, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_1595 = and i1 %icmp_ln86_1457, i1 %and_ln104_274" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1595' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_702 = xor i1 %icmp_ln86_1457, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1412)   --->   "%and_ln102_1608 = and i1 %icmp_ln86_1466, i1 %and_ln102_1592" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1414)   --->   "%and_ln102_1609 = and i1 %icmp_ln86_1467, i1 %xor_ln104_699" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1414)   --->   "%and_ln102_1610 = and i1 %and_ln102_1609, i1 %and_ln102_1586" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1416)   --->   "%and_ln102_1611 = and i1 %icmp_ln86_1468, i1 %and_ln102_1593" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1418)   --->   "%and_ln102_1612 = and i1 %icmp_ln86_1469, i1 %xor_ln104_700" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1418)   --->   "%and_ln102_1613 = and i1 %and_ln102_1612, i1 %and_ln104_273" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1420)   --->   "%and_ln102_1614 = and i1 %icmp_ln86_1470, i1 %and_ln102_1594" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1422)   --->   "%and_ln102_1615 = and i1 %icmp_ln86_1471, i1 %xor_ln104_701" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1422)   --->   "%and_ln102_1616 = and i1 %and_ln102_1615, i1 %and_ln102_1587" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1424)   --->   "%and_ln102_1617 = and i1 %icmp_ln86_1472, i1 %and_ln102_1595" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1618 = and i1 %icmp_ln86_1473, i1 %xor_ln104_702" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1619 = and i1 %and_ln102_1618, i1 %and_ln104_274" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1412)   --->   "%or_ln117_1308 = or i1 %icmp_ln86, i1 %and_ln102_1608" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln117_1309 = or i1 %icmp_ln86, i1 %and_ln102_1592" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1412)   --->   "%select_ln117_1411 = select i1 %or_ln117_1308, i5 %select_ln117_1410, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1414)   --->   "%or_ln117_1310 = or i1 %or_ln117_1309, i1 %and_ln102_1610" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1412 = select i1 %or_ln117_1309, i5 %select_ln117_1411, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1412' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.12ns)   --->   "%or_ln117_1311 = or i1 %icmp_ln86, i1 %and_ln102_1586" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1414)   --->   "%select_ln117_1413 = select i1 %or_ln117_1310, i5 %select_ln117_1412, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1416)   --->   "%or_ln117_1312 = or i1 %or_ln117_1311, i1 %and_ln102_1611" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1414 = select i1 %or_ln117_1311, i5 %select_ln117_1413, i5 20" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1414' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.12ns)   --->   "%or_ln117_1313 = or i1 %or_ln117_1311, i1 %and_ln102_1593" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1416)   --->   "%select_ln117_1415 = select i1 %or_ln117_1312, i5 %select_ln117_1414, i5 21" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1418)   --->   "%or_ln117_1314 = or i1 %or_ln117_1313, i1 %and_ln102_1613" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1416 = select i1 %or_ln117_1313, i5 %select_ln117_1415, i5 22" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1416' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.12ns)   --->   "%or_ln117_1315 = or i1 %icmp_ln86, i1 %and_ln102_1583" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1418)   --->   "%select_ln117_1417 = select i1 %or_ln117_1314, i5 %select_ln117_1416, i5 23" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1420)   --->   "%or_ln117_1316 = or i1 %or_ln117_1315, i1 %and_ln102_1614" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1418 = select i1 %or_ln117_1315, i5 %select_ln117_1417, i5 24" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1418' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.12ns)   --->   "%or_ln117_1317 = or i1 %or_ln117_1315, i1 %and_ln102_1594" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1420)   --->   "%select_ln117_1419 = select i1 %or_ln117_1316, i5 %select_ln117_1418, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1422)   --->   "%or_ln117_1318 = or i1 %or_ln117_1317, i1 %and_ln102_1616" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1420 = select i1 %or_ln117_1317, i5 %select_ln117_1419, i5 26" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1420' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.12ns)   --->   "%or_ln117_1319 = or i1 %or_ln117_1315, i1 %and_ln102_1587" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1422)   --->   "%select_ln117_1421 = select i1 %or_ln117_1318, i5 %select_ln117_1420, i5 27" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1424)   --->   "%or_ln117_1320 = or i1 %or_ln117_1319, i1 %and_ln102_1617" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1422 = select i1 %or_ln117_1319, i5 %select_ln117_1421, i5 28" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1422' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.12ns)   --->   "%or_ln117_1321 = or i1 %or_ln117_1319, i1 %and_ln102_1595" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1424)   --->   "%select_ln117_1423 = select i1 %or_ln117_1320, i5 %select_ln117_1422, i5 29" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1322 = or i1 %or_ln117_1321, i1 %and_ln102_1619" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1424 = select i1 %or_ln117_1321, i5 %select_ln117_1423, i5 30" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1424' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1425 = select i1 %or_ln117_1322, i5 %select_ln117_1424, i5 31" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 1844, i5 1, i11 96, i5 2, i11 1943, i5 3, i11 161, i5 4, i11 692, i5 5, i11 1893, i5 6, i11 585, i5 7, i11 138, i5 8, i11 177, i5 9, i11 1790, i5 10, i11 1605, i5 11, i11 1819, i5 12, i11 1, i5 13, i11 515, i5 14, i11 1759, i5 15, i11 263, i5 16, i11 2, i5 17, i11 219, i5 18, i11 111, i5 19, i11 1857, i5 20, i11 279, i5 21, i11 507, i5 22, i11 305, i5 23, i11 1964, i5 24, i11 364, i5 25, i11 2039, i5 26, i11 1796, i5 27, i11 176, i5 28, i11 1795, i5 29, i11 330, i5 30, i11 582, i5 31, i11 418, i11 0, i5 %select_ln117_1425" [firmware/BDT.h:118]   --->   Operation 170 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result" [firmware/BDT.h:122]   --->   Operation 171 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_52_val_read', firmware/BDT.h:86) on port 'x_52_val' (firmware/BDT.h:86) [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [32]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [64]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1584', firmware/BDT.h:102) [70]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1588', firmware/BDT.h:102) [82]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [124]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1397', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1398', firmware/BDT.h:117) [129]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1399', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1400', firmware/BDT.h:117) [133]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1401', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1402', firmware/BDT.h:117) [137]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1403', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1404', firmware/BDT.h:117) [141]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1405', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1406', firmware/BDT.h:117) [145]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1407', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1408', firmware/BDT.h:117) [149]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1409', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1410', firmware/BDT.h:117) [153]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [63]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1583', firmware/BDT.h:102) [67]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1586', firmware/BDT.h:102) [76]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1592', firmware/BDT.h:102) [90]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1309', firmware/BDT.h:117) [154]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1412', firmware/BDT.h:117) [157]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1413', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1414', firmware/BDT.h:117) [161]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1415', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1416', firmware/BDT.h:117) [165]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1417', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1418', firmware/BDT.h:117) [169]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1419', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1420', firmware/BDT.h:117) [173]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1421', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1422', firmware/BDT.h:117) [177]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1423', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1424', firmware/BDT.h:117) [181]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1425', firmware/BDT.h:117) [182]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:118) [183]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
