# ğŸš¦ UVM Topology Print Example â€“ Active & Passive Agent

This repository contains a simple UVM example illustrating how to build and print the testbench topology for a design that includes **one active agent** and **one passive agent**.  
The example focuses on understanding UVM component hierarchy construction and how topology printing works during the build and end-of-elaboration phases.

---

## ğŸ” What This Example Shows

- ğŸ§© How to declare and build UVM components  
- ğŸ›ï¸ How active and passive agents are structured internally  
- ğŸ”„ How topology changes depending on the agent type  
- ğŸ–¨ï¸ How to print the complete UVM testbench hierarchy  
- âš™ï¸ How to configure an agentâ€™s activity mode through the test class  

---

## ğŸ¯ Purpose

This repository is mainly intended for:

- ğŸ†• Beginners learning UVM environment structure  
- ğŸ‘ï¸ Understanding how agents behave when configured as passive or active  
- ğŸ› ï¸ Demonstrating how topology printing helps debug UVM hierarchies  

---

