

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16'
================================================================
* Date:           Sun Feb  5 16:54:52 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.325 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147|  8.820 us|  8.820 us|  147|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_15_VITIS_LOOP_100_16  |      145|      145|         8|          6|          1|    24|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     3|        -|       -|    -|
|Expression           |        -|     -|        0|   19445|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    93|        0|    1057|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     252|    -|
|Register             |        -|     -|     1117|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    96|     1117|   20754|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     3|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dsub_64ns_64ns_64_1_full_dsp_1_U1157  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |mul_3ns_9ns_11_1_1_U1158              |mul_3ns_9ns_11_1_1              |        0|   0|  0|   49|    0|
    |mul_64ns_66ns_129_1_1_U1159           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U1160           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U1161           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U1162           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U1163           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    |mul_64ns_66ns_129_1_1_U1164           |mul_64ns_66ns_129_1_1           |        0|  15|  0|   50|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  93|  0| 1057|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U1165  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1166  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1167  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |a_1_fu_580_p2            |         +|   0|  0|    39|          32|           1|
    |add_ln100_fu_608_p2      |         +|   0|  0|    10|           3|           1|
    |add_ln102_1_fu_494_p2    |         +|   0|  0|    64|          64|          64|
    |add_ln102_2_fu_679_p2    |         +|   0|  0|    40|          40|          40|
    |add_ln102_3_fu_744_p2    |         +|   0|  0|    64|          64|          64|
    |add_ln102_4_fu_538_p2    |         +|   0|  0|    17|          12|          12|
    |add_ln102_5_fu_544_p2    |         +|   0|  0|    17|          11|          11|
    |add_ln102_6_fu_1260_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln102_fu_428_p2      |         +|   0|  0|    40|          40|          40|
    |add_ln103_10_fu_1431_p2  |         +|   0|  0|    17|          11|          11|
    |add_ln103_1_fu_785_p2    |         +|   0|  0|    40|          40|          40|
    |add_ln103_2_fu_850_p2    |         +|   0|  0|    64|          64|          64|
    |add_ln103_3_fu_877_p2    |         +|   0|  0|    39|          32|           1|
    |add_ln103_4_fu_912_p2    |         +|   0|  0|    40|          40|          40|
    |add_ln103_5_fu_977_p2    |         +|   0|  0|    64|          64|          64|
    |add_ln103_6_fu_856_p2    |         +|   0|  0|    19|          12|           4|
    |add_ln103_7_fu_1498_p2   |         +|   0|  0|    17|          11|           4|
    |add_ln103_8_fu_1515_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln103_9_fu_1425_p2   |         +|   0|  0|    17|          11|           4|
    |add_ln103_fu_750_p2      |         +|   0|  0|    39|          32|           1|
    |add_ln104_10_fu_1613_p2  |         +|   0|  0|    17|          11|          11|
    |add_ln104_1_fu_1018_p2   |         +|   0|  0|    40|          40|          40|
    |add_ln104_2_fu_1083_p2   |         +|   0|  0|    64|          64|          64|
    |add_ln104_3_fu_1089_p2   |         +|   0|  0|    39|          32|           2|
    |add_ln104_4_fu_1124_p2   |         +|   0|  0|    40|          40|          40|
    |add_ln104_5_fu_1358_p2   |         +|   0|  0|    64|          64|          64|
    |add_ln104_6_fu_1129_p2   |         +|   0|  0|    19|          12|           5|
    |add_ln104_7_fu_1543_p2   |         +|   0|  0|    17|          11|           5|
    |add_ln104_8_fu_1601_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln104_9_fu_1607_p2   |         +|   0|  0|    17|          11|           5|
    |add_ln104_fu_983_p2      |         +|   0|  0|    39|          32|           2|
    |add_ln97_1_fu_346_p2     |         +|   0|  0|    18|          11|          11|
    |add_ln97_2_fu_374_p2     |         +|   0|  0|    17|          12|          12|
    |add_ln97_3_fu_380_p2     |         +|   0|  0|    17|          11|           8|
    |add_ln97_4_fu_258_p2     |         +|   0|  0|    12|           5|           1|
    |add_ln97_fu_276_p2       |         +|   0|  0|    10|           3|           1|
    |b_6_fu_558_p2            |         +|   0|  0|    39|          32|           1|
    |b_7_fu_586_p2            |         +|   0|  0|    39|          32|           2|
    |sub_ln102_1_fu_422_p2    |         -|   0|  0|    40|          40|          40|
    |sub_ln102_2_fu_488_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln102_3_fu_644_p2    |         -|   0|  0|    39|          32|          32|
    |sub_ln102_4_fu_673_p2    |         -|   0|  0|    40|          40|          40|
    |sub_ln102_5_fu_738_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln102_6_fu_524_p2    |         -|   0|  0|    16|           9|           9|
    |sub_ln102_7_fu_1254_p2   |         -|   0|  0|    17|          11|          11|
    |sub_ln102_fu_392_p2      |         -|   0|  0|    39|          32|          32|
    |sub_ln103_1_fu_844_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln103_2_fu_906_p2    |         -|   0|  0|    40|          40|          40|
    |sub_ln103_3_fu_971_p2    |         -|   0|  0|    64|          64|          64|
    |sub_ln103_4_fu_1419_p2   |         -|   0|  0|    18|          11|          11|
    |sub_ln103_fu_779_p2      |         -|   0|  0|    40|          40|          40|
    |sub_ln104_1_fu_1077_p2   |         -|   0|  0|    64|          64|          64|
    |sub_ln104_2_fu_1118_p2   |         -|   0|  0|    40|          40|          40|
    |sub_ln104_3_fu_1352_p2   |         -|   0|  0|    64|          64|          64|
    |sub_ln104_4_fu_1595_p2   |         -|   0|  0|    18|          11|          11|
    |sub_ln104_fu_1012_p2     |         -|   0|  0|    40|          40|          40|
    |sub_ln97_fu_328_p2       |         -|   0|  0|    12|           4|           4|
    |ap_condition_284         |       and|   0|  0|     2|           1|           1|
    |ap_condition_293         |       and|   0|  0|     2|           1|           1|
    |icmp_ln100_fu_282_p2     |      icmp|   0|  0|     8|           3|           3|
    |icmp_ln107_fu_574_p2     |      icmp|   0|  0|    19|          30|           1|
    |icmp_ln97_fu_252_p2      |      icmp|   0|  0|     9|           5|           5|
    |lshr_ln102_1_fu_1179_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln102_fu_1153_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln103_1_fu_1483_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln103_fu_1457_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln104_1_fu_1673_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln104_fu_1647_p2    |      lshr|   0|  0|  1865|         448|         448|
    |a_2_fu_600_p3            |    select|   0|  0|    32|           1|          32|
    |b_8_fu_592_p3            |    select|   0|  0|    32|           1|          32|
    |select_ln97_1_fu_296_p3  |    select|   0|  0|    32|           1|           1|
    |select_ln97_2_fu_304_p3  |    select|   0|  0|    32|           1|           1|
    |select_ln97_3_fu_312_p3  |    select|   0|  0|     3|           1|           3|
    |select_ln97_fu_288_p3    |    select|   0|  0|     3|           1|           1|
    |epnp_d1                  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln102_3_fu_1292_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln102_fu_1269_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln103_2_fu_1536_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln103_fu_1440_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln104_fu_1622_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 19445|        5876|        5790|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |a_fu_126                     |   9|          2|   32|         64|
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |b_fu_122                     |   9|          2|   32|         64|
    |epnp_address0                |  31|          6|    8|         48|
    |epnp_address1                |  26|          5|    8|         40|
    |epnp_d0                      |  14|          3|  448|       1344|
    |epnp_we0                     |  14|          3|   56|        168|
    |epnp_we1                     |   9|          2|   56|        112|
    |grp_fu_220_p0                |  20|          4|   64|        256|
    |grp_fu_220_p1                |  20|          4|   64|        256|
    |i_fu_134                     |   9|          2|    3|          6|
    |indvar_flatten106_fu_138     |   9|          2|    5|         10|
    |j_fu_130                     |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 252|         52|  784|       2389|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_fu_126                     |  32|   0|   32|          0|
    |add_ln102_1_reg_1814         |  61|   0|   64|          3|
    |add_ln102_3_reg_1850         |  61|   0|   64|          3|
    |add_ln102_4_reg_1819         |  12|   0|   12|          0|
    |add_ln102_5_reg_1825         |  11|   0|   11|          0|
    |add_ln103_2_reg_1860         |  61|   0|   64|          3|
    |add_ln103_5_reg_1885         |  61|   0|   64|          3|
    |add_ln104_2_reg_1895         |  61|   0|   64|          3|
    |add_ln104_4_reg_1900         |  37|   0|   40|          3|
    |add_ln104_5_reg_1915         |  61|   0|   64|          3|
    |add_ln104_8_reg_1950         |  11|   0|   11|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_fu_122                     |  32|   0|   32|          0|
    |i_fu_134                     |   3|   0|    3|          0|
    |icmp_ln97_reg_1784           |   1|   0|    1|          0|
    |indvar_flatten106_fu_138     |   5|   0|    5|          0|
    |j_fu_130                     |   3|   0|    3|          0|
    |select_ln97_1_reg_1788       |  32|   0|   32|          0|
    |shl_ln103_reg_1940           |  56|   0|   56|          0|
    |shl_ln104_reg_1955           |  56|   0|   56|          0|
    |sub_ln102_3_reg_1839         |  32|   0|   32|          0|
    |sub_ln102_reg_1803           |  32|   0|   32|          0|
    |sub_ln103_4_reg_1935         |   8|   0|   11|          3|
    |tmp_1242_reg_1845            |  59|   0|   59|          0|
    |tmp_1244_reg_1855            |  59|   0|   59|          0|
    |tmp_1245_reg_1880            |  59|   0|   59|          0|
    |tmp_1246_reg_1930            |   8|   0|    8|          0|
    |tmp_1247_reg_1890            |  59|   0|   59|          0|
    |tmp_1248_reg_1910            |  59|   0|   59|          0|
    |tmp_1249_reg_1945            |   8|   0|    8|          0|
    |tmp_reg_1809                 |  59|   0|   59|          0|
    |zext_ln97_2_reg_1794         |   9|   0|   40|         31|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1117|   0| 1172|         55|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_97_15_VITIS_LOOP_100_16|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                                   epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                                   epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                                   epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                                   epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                                   epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                                   epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                                   epnp|         array|
|epnp_we1       |  out|   56|   ap_memory|                                                   epnp|         array|
|epnp_d1        |  out|  448|   ap_memory|                                                   epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                                   epnp|         array|
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+

