Flow report for alf_5x5
Thu Nov 14 01:40:37 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-------------------------------+-------------------------------------------+
; Flow Status                   ; Successful - Thu Nov 14 01:40:37 2013     ;
; Quartus II 32-bit Version     ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                 ; alf_5x5                                   ;
; Top-level Entity Name         ; alf_5x5                                   ;
; Family                        ; Stratix II                                ;
; Logic utilization             ; 2 %                                       ;
;     Combinational ALUTs       ; 93 / 12,480 ( < 1 % )                     ;
;     Dedicated logic registers ; 174 / 12,480 ( 1 % )                      ;
; Total registers               ; 174                                       ;
; Total pins                    ; 192 / 343 ( 56 % )                        ;
; Total virtual pins            ; 0                                         ;
; Total block memory bits       ; 0 / 419,328 ( 0 % )                       ;
; DSP block 9-bit elements      ; 16 / 96 ( 17 % )                          ;
; Total PLLs                    ; 0 / 6 ( 0 % )                             ;
; Total DLLs                    ; 0 / 2 ( 0 % )                             ;
; Device                        ; EP2S15F484C3                              ;
; Timing Models                 ; Final                                     ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/14/2013 01:40:23 ;
; Main task         ; Compilation         ;
; Revision Name     ; alf_5x5             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                              ;
+-------------------------------------+---------------------------------+---------------+-------------+-------------------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id              ;
+-------------------------------------+---------------------------------+---------------+-------------+-------------------------+
; COMPILER_SIGNATURE_ID               ; 158515246333408.138440042308112 ; --            ; --          ; --                      ;
; EDA_BOARD_DESIGN_TIMING_TOOL        ; Stamp (Timing)                  ; <None>        ; --          ; --                      ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                            ; --            ; --          ; eda_simulation          ;
; EDA_OUTPUT_DATA_FORMAT              ; Stamp                           ; --            ; --          ; eda_board_design_timing ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --                      ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top                     ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top                     ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top                     ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --            ; --          ; --                      ;
+-------------------------------------+---------------------------------+---------------+-------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 376 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:06     ; 3.0                     ; 506 MB              ; 00:00:08                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 311 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 323 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 303 MB              ; 00:00:01                           ;
; Total                     ; 00:00:10     ; --                      ; --                  ; 00:00:12                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Cliente-PC2      ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Cliente-PC2      ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Cliente-PC2      ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Cliente-PC2      ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Cliente-PC2      ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off alf_5x5 -c alf_5x5
quartus_fit --read_settings_files=off --write_settings_files=off alf_5x5 -c alf_5x5
quartus_asm --read_settings_files=off --write_settings_files=off alf_5x5 -c alf_5x5
quartus_sta alf_5x5 -c alf_5x5
quartus_eda --read_settings_files=off --write_settings_files=off alf_5x5 -c alf_5x5



