Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sun Feb 19 10:11:06 2023


Cell Usage:
GTP_DFF_C                    42 uses
GTP_DFF_CE                   27 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                     10 uses
GTP_LUT3                     17 uses
GTP_LUT4                     12 uses
GTP_LUT5                     28 uses
GTP_LUT5CARRY                18 uses
GTP_LUT5M                     1 use
GTP_MUX2LUT6                  1 use

I/O ports: 4
GTP_INBUF                   3 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 86 of 17536 (0.49%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 86
Total Registers: 70 of 26304 (0.27%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 4 of 240 (1.67%)


Number of unique control sets : 7
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 42
  CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(u_uart_send.N124)      : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(u_uart_loop.N18)       : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(u_uart_recv.N145)      : 4
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(u_uart_send.N116)      : 4
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(u_uart_loop.recv_done_flag)  : 8
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(u_uart_send.N104)      : 9


Number of DFF:CE Signals : 6
  u_uart_send.N124(from GTP_LUT4:Z)                : 1
  u_uart_loop.N18(from GTP_LUT4:Z)                 : 2
  u_uart_recv.N145(from GTP_LUT5:Z)                : 4
  u_uart_send.N116(from GTP_LUT4:Z)                : 4
  u_uart_loop.recv_done_flag(from GTP_LUT2:Z)      : 8
  u_uart_send.N104(from GTP_LUT5:Z)                : 9

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 70

Number of DFF:CP Signals : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 70

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name      | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_loopback_top     | 86      | 70     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 4      | 0           | 0           | 0            | 0        | 18            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_uart_loop         | 3       | 12     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_recv         | 47      | 33     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_send         | 36      | 25     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                70           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     271.518 MHz         20.000          3.683         16.317
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.317       0.000              0             97
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.691       0.000              0             97
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             70
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_send/clk_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_uart_send/clk_cnt[8]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_send/clk_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       u_uart_send/clk_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       4.877         u_uart_send/clk_cnt [1]
                                                                                   u_uart_send/N12_5/I0 (GTP_LUT3)
                                   td                    0.231       5.108 f       u_uart_send/N12_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.485       5.593         u_uart_send/_N1074
                                                                                   u_uart_send/N27_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.767 f       u_uart_send/N27_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.174         u_uart_send/_N43 
                                                                                   u_uart_send/N27_mux8_3/I2 (GTP_LUT3)
                                   td                    0.174       6.348 f       u_uart_send/N27_mux8_3/Z (GTP_LUT3)
                                   net (fanout=9)        0.654       7.002         u_uart_send/N27  
                                                                                   u_uart_send/N30_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228       7.230 f       u_uart_send/N30_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.230         u_uart_send/_N61 
                                                                                   u_uart_send/N30_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.262 r       u_uart_send/N30_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.262         u_uart_send/_N62 
                                                                                   u_uart_send/N30_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.294 r       u_uart_send/N30_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.294         u_uart_send/_N63 
                                                                                   u_uart_send/N30_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.326 r       u_uart_send/N30_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.326         u_uart_send/_N64 
                                                                                   u_uart_send/N30_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.358 r       u_uart_send/N30_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.358         u_uart_send/_N65 
                                                                                   u_uart_send/N30_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.390 r       u_uart_send/N30_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.390         u_uart_send/_N66 
                                                                                   u_uart_send/N30_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.422 r       u_uart_send/N30_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.422         u_uart_send/_N67 
                                                                                   u_uart_send/N30_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.638 f       u_uart_send/N30_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.638         u_uart_send/N111 [8]
                                                                           f       u_uart_send/clk_cnt[8]/D (GTP_DFF_C)

 Data arrival time                                                   7.638         Logic Levels: 11 
                                                                                   Logic: 1.540ns(42.588%), Route: 2.076ns(57.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811      24.022         nt_sys_clk       
                                                                           r       u_uart_send/clk_cnt[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   7.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_send/clk_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_uart_send/clk_cnt[7]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_send/clk_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       u_uart_send/clk_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       4.877         u_uart_send/clk_cnt [1]
                                                                                   u_uart_send/N12_5/I0 (GTP_LUT3)
                                   td                    0.231       5.108 f       u_uart_send/N12_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.485       5.593         u_uart_send/_N1074
                                                                                   u_uart_send/N27_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.767 f       u_uart_send/N27_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.174         u_uart_send/_N43 
                                                                                   u_uart_send/N27_mux8_3/I2 (GTP_LUT3)
                                   td                    0.174       6.348 f       u_uart_send/N27_mux8_3/Z (GTP_LUT3)
                                   net (fanout=9)        0.654       7.002         u_uart_send/N27  
                                                                                   u_uart_send/N30_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228       7.230 f       u_uart_send/N30_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.230         u_uart_send/_N61 
                                                                                   u_uart_send/N30_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.262 r       u_uart_send/N30_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.262         u_uart_send/_N62 
                                                                                   u_uart_send/N30_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.294 r       u_uart_send/N30_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.294         u_uart_send/_N63 
                                                                                   u_uart_send/N30_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.326 r       u_uart_send/N30_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.326         u_uart_send/_N64 
                                                                                   u_uart_send/N30_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.358 r       u_uart_send/N30_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.358         u_uart_send/_N65 
                                                                                   u_uart_send/N30_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.390 r       u_uart_send/N30_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.390         u_uart_send/_N66 
                                                                                   u_uart_send/N30_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.606 f       u_uart_send/N30_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.606         u_uart_send/N111 [7]
                                                                           f       u_uart_send/clk_cnt[7]/D (GTP_DFF_C)

 Data arrival time                                                   7.606         Logic Levels: 10 
                                                                                   Logic: 1.508ns(42.076%), Route: 2.076ns(57.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811      24.022         nt_sys_clk       
                                                                           r       u_uart_send/clk_cnt[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   7.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_send/clk_cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_uart_send/clk_cnt[6]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_send/clk_cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       u_uart_send/clk_cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       4.877         u_uart_send/clk_cnt [1]
                                                                                   u_uart_send/N12_5/I0 (GTP_LUT3)
                                   td                    0.231       5.108 f       u_uart_send/N12_5/Z (GTP_LUT3)
                                   net (fanout=2)        0.485       5.593         u_uart_send/_N1074
                                                                                   u_uart_send/N27_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.767 f       u_uart_send/N27_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.407       6.174         u_uart_send/_N43 
                                                                                   u_uart_send/N27_mux8_3/I2 (GTP_LUT3)
                                   td                    0.174       6.348 f       u_uart_send/N27_mux8_3/Z (GTP_LUT3)
                                   net (fanout=9)        0.654       7.002         u_uart_send/N27  
                                                                                   u_uart_send/N30_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228       7.230 f       u_uart_send/N30_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.230         u_uart_send/_N61 
                                                                                   u_uart_send/N30_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.262 r       u_uart_send/N30_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.262         u_uart_send/_N62 
                                                                                   u_uart_send/N30_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.294 r       u_uart_send/N30_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.294         u_uart_send/_N63 
                                                                                   u_uart_send/N30_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.326 r       u_uart_send/N30_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.326         u_uart_send/_N64 
                                                                                   u_uart_send/N30_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.358 r       u_uart_send/N30_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.358         u_uart_send/_N65 
                                                                                   u_uart_send/N30_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.216       7.574 f       u_uart_send/N30_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.574         u_uart_send/N111 [6]
                                                                           f       u_uart_send/clk_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.574         Logic Levels: 9  
                                                                                   Logic: 1.476ns(41.554%), Route: 2.076ns(58.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811      24.022         nt_sys_clk       
                                                                           r       u_uart_send/clk_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.022                          
 clock uncertainty                                      -0.050      23.972                          

 Setup time                                             -0.017      23.955                          

 Data required time                                                 23.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.955                          
 Data arrival time                                                   7.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_recv/uart_done/CLK (GTP_DFF_C)
Endpoint    : u_uart_loop/recv_done_d0/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_recv/uart_done/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       u_uart_recv/uart_done/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.746         uart_recv_done   
                                                                           f       u_uart_loop/recv_done_d0/D (GTP_DFF_C)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_loop/recv_done_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_recv/uart_data[0]/CLK (GTP_DFF_C)
Endpoint    : u_uart_loop/send_data[0]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_recv/uart_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       u_uart_recv/uart_data[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.746         uart_recv_data[0]
                                                                           f       u_uart_loop/send_data[0]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_loop/send_data[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_recv/uart_data[1]/CLK (GTP_DFF_C)
Endpoint    : u_uart_loop/send_data[1]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_recv/uart_data[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.339 f       u_uart_recv/uart_data[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.746         uart_recv_data[1]
                                                                           f       u_uart_loop/send_data[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_loop/send_data[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_send/uart_txd/CLK (GTP_DFF_PE)
Endpoint    : uart_txd (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=70)       2.811       4.022         nt_sys_clk       
                                                                           r       u_uart_send/uart_txd/CLK (GTP_DFF_PE)

                                   tco                   0.317       4.339 f       u_uart_send/uart_txd/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.957       5.296         nt_uart_txd      
                                                                                   uart_txd_obuf/I (GTP_OUTBUF)
                                   td                    2.409       7.705 f       uart_txd_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.705         uart_txd         
 uart_txd                                                                  f       uart_txd (port)  

 Data arrival time                                                   7.705         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.016%), Route: 0.957ns(25.984%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_loop/recv_done_d0/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_uart_loop/N2/I (GTP_INV)
                                   td                    0.000       1.312 r       u_uart_loop/N2/Z (GTP_INV)
                                   net (fanout=70)       1.281       2.593         u_uart_loop/N2   
                                                                           r       u_uart_loop/recv_done_d0/C (GTP_DFF_C)

 Data arrival time                                                   2.593         Logic Levels: 2  
                                                                                   Logic: 1.312ns(50.598%), Route: 1.281ns(49.402%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_loop/recv_done_d1/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_uart_loop/N2/I (GTP_INV)
                                   td                    0.000       1.312 r       u_uart_loop/N2/Z (GTP_INV)
                                   net (fanout=70)       1.281       2.593         u_uart_loop/N2   
                                                                           r       u_uart_loop/recv_done_d1/C (GTP_DFF_C)

 Data arrival time                                                   2.593         Logic Levels: 2  
                                                                                   Logic: 1.312ns(50.598%), Route: 1.281ns(49.402%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rxd (port)
Endpoint    : u_uart_recv/uart_rxd_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rxd                                                0.000       0.000 r       uart_rxd (port)  
                                   net (fanout=1)        0.000       0.000         uart_rxd         
                                                                                   uart_rxd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_uart_rxd      
                                                                           r       u_uart_recv/uart_rxd_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.168         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.858%), Route: 0.957ns(44.142%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_loop/recv_done_d0/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_uart_loop/N2/I (GTP_INV)
                                   td                    0.000       1.211 f       u_uart_loop/N2/Z (GTP_INV)
                                   net (fanout=70)       1.281       2.492         u_uart_loop/N2   
                                                                           f       u_uart_loop/recv_done_d0/C (GTP_DFF_C)

 Data arrival time                                                   2.492         Logic Levels: 2  
                                                                                   Logic: 1.211ns(48.596%), Route: 1.281ns(51.404%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_uart_loop/recv_done_d1/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_uart_loop/N2/I (GTP_INV)
                                   td                    0.000       1.211 f       u_uart_loop/N2/Z (GTP_INV)
                                   net (fanout=70)       1.281       2.492         u_uart_loop/N2   
                                                                           f       u_uart_loop/recv_done_d1/C (GTP_DFF_C)

 Data arrival time                                                   2.492         Logic Levels: 2  
                                                                                   Logic: 1.211ns(48.596%), Route: 1.281ns(51.404%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_uart_loop/recv_done_d0/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_uart_loop/recv_done_d0/CLK
 9.380       10.000          0.620           High Pulse Width                          u_uart_loop/recv_done_d1/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/93462/PdsProject/fpga-learn/project/compile/uart_loopback_top_comp.adf       
|            | C:/Users/93462/PdsProject/fpga-learn/project/present.fdc                              
| Output     | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/uart_loopback_top_syn.adf     
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/uart_loopback_top_syn.vm      
|            | C:/Users/93462/PdsProject/fpga-learn/project/synthesize/uart_loopback_top.snr         
+-----------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 209,133,568 bytes
Total CPU  time to synthesize completion : 0.828 sec
Process Total CPU  time to synthesize completion : 0.828 sec
Total real time to synthesize completion : 3.000 sec
