Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 14:32:25 2023
| Host         : DESKTOP-P6SHRJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nlms_hw_system_wrapper_timing_summary_routed.rpt -pb nlms_hw_system_wrapper_timing_summary_routed.pb -rpx nlms_hw_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : nlms_hw_system_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
DPIR-1     Warning           Asynchronous driver check                               192         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.898        0.000                      0                 7609        0.043        0.000                      0                 7609        9.500        0.000                       0                  2578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
bram_clk_a  {0.000 10.000}       20.000          50.000          
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bram_clk_a         13.130        0.000                      0                 2093        0.046        0.000                      0                 2093        9.500        0.000                       0                  1025  
clk_fpga_0         90.673        0.000                      0                 4294        0.043        0.000                      0                 4294       48.750        0.000                       0                  1553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    bram_clk_a          9.153        0.000                      0                  370        0.147        0.000                      0                  370  
bram_clk_a    clk_fpga_0          9.832        0.000                      0                   32        0.302        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         bram_clk_a               8.898        0.000                      0                 1005        0.394        0.000                      0                 1005  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bram_clk_a
  To Clock:  bram_clk_a

Setup :            0  Failing Endpoints,  Worst Slack       13.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.130ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.024ns (44.908%)  route 3.710ns (55.092%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.194 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[0]
                         net (fo=4, routed)           1.033     7.228    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_7
    SLICE_X23Y55         LUT4 (Prop_lut4_I0_O)        0.299     7.527 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9/O
                         net (fo=1, routed)           0.000     7.527    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/CO[0]
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.393 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/err_r_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.393    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/D[1]
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[13]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X23Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[13]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                 13.130    

Slack (MET) :             13.151ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 3.003ns (44.736%)  route 3.710ns (55.264%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.194 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[0]
                         net (fo=4, routed)           1.033     7.228    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_7
    SLICE_X23Y55         LUT4 (Prop_lut4_I0_O)        0.299     7.527 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9/O
                         net (fo=1, routed)           0.000     7.527    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/CO[0]
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.372 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/err_r_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.372    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/D[3]
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[15]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X23Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[15]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 13.151    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 3.158ns (47.409%)  route 3.503ns (52.591%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.306 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[1]
                         net (fo=4, routed)           0.827     7.133    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_6
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.303     7.436 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8/O
                         net (fo=1, routed)           0.000     7.436    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.986 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.320 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.320    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1_n_6
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[13]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X22Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[13]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                 13.202    

Slack (MET) :             13.223ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 3.137ns (47.242%)  route 3.503ns (52.758%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.306 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[1]
                         net (fo=4, routed)           0.827     7.133    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_6
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.303     7.436 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8/O
                         net (fo=1, routed)           0.000     7.436    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.986 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.299 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.299    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1_n_4
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[15]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X22Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[15]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 13.223    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 2.929ns (44.120%)  route 3.710ns (55.880%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.194 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[0]
                         net (fo=4, routed)           1.033     7.228    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_7
    SLICE_X23Y55         LUT4 (Prop_lut4_I0_O)        0.299     7.527 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9/O
                         net (fo=1, routed)           0.000     7.527    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/CO[0]
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.298 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/err_r_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.298    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/D[2]
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[14]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X23Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[14]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 13.225    

Slack (MET) :             13.241ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.913ns (43.985%)  route 3.710ns (56.015%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.194 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[0]
                         net (fo=4, routed)           1.033     7.228    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_7
    SLICE_X23Y55         LUT4 (Prop_lut4_I0_O)        0.299     7.527 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9/O
                         net (fo=1, routed)           0.000     7.527    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[11]_i_9_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.059 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/CO[0]
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.282 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/err_r_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.282    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/D[0]
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X23Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[12]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X23Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[12]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 13.241    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.910ns (43.959%)  route 3.710ns (56.041%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.080 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/O[0]
                         net (fo=4, routed)           1.033     7.114    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_7
    SLICE_X23Y54         LUT4 (Prop_lut4_I0_O)        0.299     7.413 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[7]_i_9/O
                         net (fo=1, routed)           0.000     7.413    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[7]_i_9_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.945 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[7]_i_1_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.279 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.279    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1_n_6
    SLICE_X23Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X23Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[9]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X23Y55         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[9]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.265ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 2.889ns (43.781%)  route 3.710ns (56.219%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.080 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/O[0]
                         net (fo=4, routed)           1.033     7.114    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_7
    SLICE_X23Y54         LUT4 (Prop_lut4_I0_O)        0.299     7.413 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[7]_i_9/O
                         net (fo=1, routed)           0.000     7.413    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[7]_i_9_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.945 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[7]_i_1_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.258 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.258    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]_i_1_n_4
    SLICE_X23Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X23Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X23Y55         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r_reg[11]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 13.265    

Slack (MET) :             13.297ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 3.063ns (46.648%)  route 3.503ns (53.352%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.306 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[1]
                         net (fo=4, routed)           0.827     7.133    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_6
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.303     7.436 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8/O
                         net (fo=1, routed)           0.000     7.436    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.986 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.225 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.225    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1_n_5
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[14]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X22Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[14]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 13.297    

Slack (MET) :             13.313ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 3.047ns (46.517%)  route 3.503ns (53.483%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.659     1.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/bram_clk_a
    SLICE_X12Y66         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.518     2.177 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/product_r_reg[2]/Q
                         net (fo=4, routed)           1.379     3.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry__2_i_5_1[1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.680 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8/O
                         net (fo=3, routed)           0.649     4.329    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_8_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I1_O)        0.153     4.482 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_1/O
                         net (fo=2, routed)           0.648     5.130    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/DI[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.327     5.457 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/fir_y_nxt_c1__2_carry_i_4/O
                         net (fo=1, routed)           0.000     5.457    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/err_r[3]_i_10_0[3]
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.858 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.858    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.972 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.972    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__0_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.306 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1/O[1]
                         net (fo=4, routed)           0.827     7.133    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_nxt_c1__2_carry__1_n_6
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.303     7.436 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8/O
                         net (fo=1, routed)           0.000     7.436    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r[8]_i_8_n_0
    SLICE_X22Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.986 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.986    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[8]_i_1_n_0
    SLICE_X22Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.209 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.209    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]_i_1_n_7
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.482    21.482    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X22Y56         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]/C
                         clock pessimism              0.014    21.496    
                         clock uncertainty           -0.035    21.460    
    SLICE_X22Y56         FDCE (Setup_fdce_C_D)        0.062    21.522    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/fir_y_r_reg[12]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                 13.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.328%)  route 0.223ns (51.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.555     0.555    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X24Y58         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[15]/Q
                         net (fo=2, routed)           0.223     0.942    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/mul_1_a_r_reg[15][15]
    SLICE_X20Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.987 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/mul_1_a_r[15]_i_1/O
                         net (fo=1, routed)           0.000     0.987    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_nxt_c[15]
    SLICE_X20Y61         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.825     0.825    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/bram_clk_a
    SLICE_X20Y61         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[15]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X20Y61         FDCE (Hold_fdce_C_D)         0.121     0.941    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.328%)  route 0.223ns (51.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.555     0.555    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X24Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[5]/Q
                         net (fo=2, routed)           0.223     0.942    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/mul_1_a_r_reg[15][5]
    SLICE_X20Y60         LUT5 (Prop_lut5_I1_O)        0.045     0.987 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/mul_1_a_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.987    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_nxt_c[5]
    SLICE_X20Y60         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.825     0.825    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/bram_clk_a
    SLICE_X20Y60         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[5]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X20Y60         FDCE (Hold_fdce_C_D)         0.121     0.941    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.878%)  route 0.205ns (58.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.556     0.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X24Y54         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[11]/Q
                         net (fo=1, routed)           0.205     0.909    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[15]_1[11]
    SLICE_X25Y48         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X25Y48         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[11]/C
                         clock pessimism              0.000     0.831    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.017     0.848    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_n_a_fract_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_fract_d_r_reg/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.810%)  route 0.220ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.556     0.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/bram_clk_a
    SLICE_X17Y62         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_n_a_fract_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_n_a_fract_r_reg/Q
                         net (fo=1, routed)           0.220     0.903    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/mul_n_a_fract_r
    SLICE_X23Y62         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_fract_d_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.821     0.821    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_clk_a
    SLICE_X23Y62         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_fract_d_r_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X23Y62         FDCE (Hold_fdce_C_D)         0.022     0.838    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_fract_d_r_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (41.996%)  route 0.204ns (58.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.556     0.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X24Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[1]/Q
                         net (fo=1, routed)           0.204     0.908    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[15]_1[1]
    SLICE_X24Y48         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X24Y48         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[1]/C
                         clock pessimism              0.000     0.831    
    SLICE_X24Y48         FDCE (Hold_fdce_C_D)         0.010     0.841    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.780%)  route 0.240ns (65.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.556     0.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X25Y54         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDCE (Prop_fdce_C_Q)         0.128     0.684 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[9]/Q
                         net (fo=1, routed)           0.240     0.924    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[15]_1[9]
    SLICE_X25Y49         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X25Y49         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[9]/C
                         clock pessimism              0.000     0.831    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.019     0.850    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.918%)  route 0.205ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.556     0.556    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/bram_clk_a
    SLICE_X24Y54         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/nlms_product_processor_INST/out_val_data_r_reg[13]/Q
                         net (fo=1, routed)           0.205     0.909    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[15]_1[13]
    SLICE_X24Y48         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X24Y48         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[13]/C
                         clock pessimism              0.000     0.831    
    SLICE_X24Y48         FDCE (Hold_fdce_C_D)        -0.002     0.829    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_wdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.656%)  route 0.259ns (55.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.555     0.555    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X24Y58         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_0_r_reg[9]/Q
                         net (fo=2, routed)           0.259     0.978    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/mul_1_a_r_reg[15][9]
    SLICE_X20Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.023 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/mul_1_a_r[9]_i_1/O
                         net (fo=1, routed)           0.000     1.023    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_nxt_c[9]
    SLICE_X20Y61         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.825     0.825    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/bram_clk_a
    SLICE_X20Y61         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[9]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X20Y61         FDCE (Hold_fdce_C_D)         0.121     0.941    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1_a_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_we_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.592%)  route 0.279ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X22Y49         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_we_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_we_r_reg/Q
                         net (fo=3, routed)           0.279     0.982    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_we
    SLICE_X21Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X21Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg/C
                         clock pessimism              0.000     0.827    
    SLICE_X21Y53         FDCE (Hold_fdce_C_D)         0.070     0.897    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.703%)  route 0.239ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.555     0.555    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[8]/Q
                         net (fo=128, routed)         0.239     0.957    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/act_input_bits[3]
    SLICE_X22Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.002 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.002    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_nxt_c[2]
    SLICE_X22Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.824     0.824    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/bram_clk_a
    SLICE_X22Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_r_reg[2]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X22Y59         FDCE (Hold_fdce_C_D)         0.091     0.910    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/b_sign_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bram_clk_a
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nlms_hw_system_i/nlms_top_0/inst/bram_clk_a }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y16  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y21  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y22  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y23  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y22  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y23  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_fifo_buff_bram_INST/mem_content_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y20  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y62  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y62  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y64   nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y64   nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X20Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X20Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y62  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y62  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y64   nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y64   nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65  nlms_hw_system_i/nlms_top_0/inst/product_r_reg[15]_i_8__1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X20Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X20Y56  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/FSM_onehot_muls_fsm_state_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       90.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.673ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 1.962ns (26.801%)  route 5.359ns (73.199%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.312ns = ( 103.312 - 100.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.768     3.807    nlms_hw_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     5.245 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.335     6.580    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[13]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.704 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0/O
                         net (fo=1, routed)           0.943     7.647    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_6__0/O
                         net (fo=5, routed)           1.117     8.889    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_2
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]_i_2/O
                         net (fo=5, routed)           1.443    10.456    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.152    10.608 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_cnt[4]_i_1/O
                         net (fo=5, routed)           0.520    11.128    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_7
    SLICE_X3Y43          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.554   103.312    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X3Y43          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]/C
                         clock pessimism              0.397   103.708    
                         clock uncertainty           -1.500   102.208    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.407   101.801    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        101.801    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                 90.673    

Slack (MET) :             90.727ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.200ns (15.440%)  route 6.572ns (84.560%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 103.256 - 100.000 ) 
    Source Clock Delay      (SCD):    3.715ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.676     3.715    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X18Y42         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.456     4.171 f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/Q
                         net (fo=32, routed)          1.340     5.511    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/areset
    SLICE_X13Y36         LUT3 (Prop_lut3_I2_O)        0.124     5.635 r  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/m_axi_arvalid_INST_0/O
                         net (fo=7, routed)           1.029     6.664    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_arvalid
    SLICE_X19Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.788 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_3/O
                         net (fo=2, routed)           0.810     7.597    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST_n_2
    SLICE_X18Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.721 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4/O
                         net (fo=26, routed)          1.782     9.503    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.627 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_5/O
                         net (fo=1, routed)           0.804    10.431    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_5_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.555 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_2/O
                         net (fo=1, routed)           0.808    11.363    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_2_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124    11.487 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1/O
                         net (fo=1, routed)           0.000    11.487    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_i_1_n_0
    SLICE_X17Y36         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.498   103.256    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X17Y36         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_reg/C
                         clock pessimism              0.431   103.686    
                         clock uncertainty           -1.500   102.186    
    SLICE_X17Y36         FDRE (Setup_fdre_C_D)        0.029   102.215    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.bram_en_int_reg
  -------------------------------------------------------------------
                         required time                        102.215    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                 90.727    

Slack (MET) :             90.794ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.962ns (27.253%)  route 5.237ns (72.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 103.311 - 100.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.768     3.807    nlms_hw_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     5.245 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.335     6.580    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[13]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.704 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0/O
                         net (fo=1, routed)           0.943     7.647    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_6__0/O
                         net (fo=5, routed)           1.117     8.889    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_2
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]_i_2/O
                         net (fo=5, routed)           1.443    10.456    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.152    10.608 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_cnt[4]_i_1/O
                         net (fo=5, routed)           0.398    11.006    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_7
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.553   103.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]/C
                         clock pessimism              0.397   103.707    
                         clock uncertainty           -1.500   102.207    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.407   101.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        101.800    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                 90.794    

Slack (MET) :             90.794ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.962ns (27.253%)  route 5.237ns (72.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 103.311 - 100.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.768     3.807    nlms_hw_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     5.245 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.335     6.580    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[13]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.704 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0/O
                         net (fo=1, routed)           0.943     7.647    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_6__0/O
                         net (fo=5, routed)           1.117     8.889    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_2
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]_i_2/O
                         net (fo=5, routed)           1.443    10.456    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.152    10.608 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_cnt[4]_i_1/O
                         net (fo=5, routed)           0.398    11.006    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_7
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.553   103.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/C
                         clock pessimism              0.397   103.707    
                         clock uncertainty           -1.500   102.207    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.407   101.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        101.800    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                 90.794    

Slack (MET) :             90.794ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.962ns (27.253%)  route 5.237ns (72.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 103.311 - 100.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.768     3.807    nlms_hw_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     5.245 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.335     6.580    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[13]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.704 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0/O
                         net (fo=1, routed)           0.943     7.647    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_6__0/O
                         net (fo=5, routed)           1.117     8.889    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_2
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]_i_2/O
                         net (fo=5, routed)           1.443    10.456    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.152    10.608 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_cnt[4]_i_1/O
                         net (fo=5, routed)           0.398    11.006    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_7
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.553   103.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]/C
                         clock pessimism              0.397   103.707    
                         clock uncertainty           -1.500   102.207    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.407   101.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        101.800    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                 90.794    

Slack (MET) :             90.794ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.962ns (27.253%)  route 5.237ns (72.747%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 103.311 - 100.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.768     3.807    nlms_hw_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     5.245 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.335     6.580    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[13]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.704 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0/O
                         net (fo=1, routed)           0.943     7.647    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_6__0/O
                         net (fo=5, routed)           1.117     8.889    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_2
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]_i_2/O
                         net (fo=5, routed)           1.443    10.456    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.152    10.608 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_cnt[4]_i_1/O
                         net (fo=5, routed)           0.398    11.006    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_7
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.553   103.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[4]/C
                         clock pessimism              0.397   103.707    
                         clock uncertainty           -1.500   102.207    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.407   101.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        101.800    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                 90.794    

Slack (MET) :             90.995ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 0.952ns (13.190%)  route 6.265ns (86.810%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 103.255 - 100.000 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.730     3.769    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X3Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     4.225 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=60, routed)          1.086     5.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.917     6.352    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.476 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.311     7.787    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.911 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          2.320    10.231    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.124    10.355 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5/O
                         net (fo=4, routed)           0.632    10.987    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0
    SLICE_X6Y28          FDSE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.497   103.255    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X6Y28          FDSE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.397   103.651    
                         clock uncertainty           -1.500   102.151    
    SLICE_X6Y28          FDSE (Setup_fdse_C_CE)      -0.169   101.982    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                        101.982    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                 90.995    

Slack (MET) :             91.026ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 1.934ns (26.521%)  route 5.358ns (73.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 103.311 - 100.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.768     3.807    nlms_hw_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[27])
                                                      1.438     5.245 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[27]
                         net (fo=1, routed)           1.335     6.580    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[13]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.704 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0/O
                         net (fo=1, routed)           0.943     7.647    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_9__0_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.771 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state[m_valid_i]_i_6__0/O
                         net (fo=5, routed)           1.117     8.889    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_2
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.013 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]_i_2/O
                         net (fo=5, routed)           1.443    10.456    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X3Y42          LUT5 (Prop_lut5_I3_O)        0.124    10.580 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_cnt[1]_i_1/O
                         net (fo=1, routed)           0.519    11.099    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_11
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.553   103.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X2Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/C
                         clock pessimism              0.397   103.707    
                         clock uncertainty           -1.500   102.207    
    SLICE_X2Y42          FDRE (Setup_fdre_C_D)       -0.081   102.126    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        102.126    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 91.026    

Slack (MET) :             91.098ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.952ns (13.455%)  route 6.123ns (86.545%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.730     3.769    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X3Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     4.225 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=60, routed)          1.086     5.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.917     6.352    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.476 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.311     7.787    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.911 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          2.320    10.231    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.124    10.355 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5/O
                         net (fo=4, routed)           0.490    10.845    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0
    SLICE_X7Y26          FDSE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.494   103.252    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X7Y26          FDSE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.397   103.648    
                         clock uncertainty           -1.500   102.148    
    SLICE_X7Y26          FDSE (Setup_fdse_C_CE)      -0.205   101.943    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                        101.943    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 91.098    

Slack (MET) :             91.098ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 0.952ns (13.455%)  route 6.123ns (86.545%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 103.252 - 100.000 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.730     3.769    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X3Y42          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     4.225 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=60, routed)          1.086     5.311    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           0.917     6.352    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.476 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.311     7.787    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     7.911 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          2.320    10.231    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I4_O)        0.124    10.355 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5/O
                         net (fo=4, routed)           0.490    10.845    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0
    SLICE_X7Y26          FDSE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.494   103.252    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X7Y26          FDSE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.397   103.648    
                         clock uncertainty           -1.500   102.148    
    SLICE_X7Y26          FDSE (Setup_fdse_C_CE)      -0.205   101.943    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                        101.943    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                 91.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.648%)  route 0.213ns (53.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.569     1.399    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X7Y49          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.540 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/Q
                         net (fo=17, routed)          0.213     1.753    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_cmd_mesg[10]
    SLICE_X7Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_subst_mask[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo_n_20
    SLICE_X7Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X7Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[0]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.754    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_beat_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.868%)  route 0.229ns (55.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.569     1.399    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X9Y49          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.540 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[1]/Q
                         net (fo=8, routed)           0.229     1.768    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_cmd_mesg[1]
    SLICE_X9Y52          LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_beat_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_beat_cnt[0]
    SLICE_X9Y52          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_beat_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X9Y52          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_beat_cnt_reg[0]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.091     1.753    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_beat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.247%)  route 0.259ns (64.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.587     1.417    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X3Y45          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]/Q
                         net (fo=3, routed)           0.259     1.817    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[0]
    SLICE_X1Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.849     1.797    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.070     1.749    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.983%)  route 0.247ns (57.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.569     1.399    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X7Y49          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.540 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/Q
                         net (fo=17, routed)          0.247     1.787    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_cmd_mesg[10]
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_subst_mask[3]_i_2/O
                         net (fo=1, routed)           0.000     1.832    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo_n_17
    SLICE_X7Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X7Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[3]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.754    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_subst_mask_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.788%)  route 0.249ns (57.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.588     1.418    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X5Y49          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]/Q
                         net (fo=1, routed)           0.249     1.808    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[data][27]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][27]_i_1/O
                         net (fo=1, routed)           0.000     1.853    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum[data][27]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.851     1.799    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X5Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092     1.773    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.272%)  route 0.260ns (63.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.569     1.399    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X6Y47          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.148     1.547 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][7]/Q
                         net (fo=1, routed)           0.260     1.807    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/w_accum_mesg[0]
    SLICE_X10Y51         SRLC32E                                      r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/aclk
    SLICE_X10Y51         SRLC32E                                      r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.118     1.662    
    SLICE_X10Y51         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.726    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X7Y33          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/Q
                         net (fo=1, routed)           0.117     1.651    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIC0
    SLICE_X8Y33          RAMD32                                       r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     1.777    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X8Y33          RAMD32                                       r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
                         clock pessimism             -0.351     1.426    
    SLICE_X8Y33          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.570    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.571%)  route 0.390ns (73.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.582     1.412    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X3Y50          FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.553 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/Q
                         net (fo=2, routed)           0.390     1.943    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/w_accum_mesg[0]
    SLICE_X10Y48         SRLC32E                                      r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.837     1.785    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/aclk
    SLICE_X10Y48         SRLC32E                                      r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.118     1.667    
    SLICE_X10Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.850    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1061]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.568     1.398    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X13Y45         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1061]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1061]/Q
                         net (fo=1, routed)           0.110     1.649    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIC0
    SLICE_X12Y45         RAMD32                                       r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.836     1.784    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X12Y45         RAMD32                                       r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
                         clock pessimism             -0.373     1.411    
    SLICE_X12Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.555    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X10Y51         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[86]/Q
                         net (fo=1, routed)           0.102     1.659    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIB0
    SLICE_X12Y52         RAMD32                                       r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X12Y52         RAMD32                                       r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.371     1.409    
    SLICE_X12Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.555    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X19Y37    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X18Y35    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X18Y33    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X18Y33    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X20Y33    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X17Y32    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X17Y33    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X17Y32    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X16Y37    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_int_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X12Y31    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  bram_clk_a

Setup :            0  Failing Endpoints,  Worst Slack        9.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.242ns (17.967%)  route 5.671ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.303    10.629    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X18Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.242ns (17.967%)  route 5.671ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.303    10.629    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[1]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X18Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.242ns (17.967%)  route 5.671ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.303    10.629    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[2]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X18Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.242ns (17.967%)  route 5.671ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.303    10.629    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[3]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X18Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.242ns (17.967%)  route 5.671ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.303    10.629    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[4]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X18Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.193ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 1.242ns (18.072%)  route 5.631ns (81.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.263    10.589    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X17Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X17Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  9.193    

Slack (MET) :             9.193ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 1.242ns (18.072%)  route 5.631ns (81.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.928     9.000    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X18Y52         LUT3 (Prop_lut3_I2_O)        0.326     9.326 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r[6]_i_1/O
                         net (fo=7, routed)           1.263    10.589    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_x_samples_count_reg_c
    SLICE_X17Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.488    21.488    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[6]/C
                         clock pessimism              0.000    21.488    
                         clock uncertainty           -1.500    19.987    
    SLICE_X17Y52         FDCE (Setup_fdce_C_CE)      -0.205    19.782    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         19.782    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  9.193    

Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.242ns (18.509%)  route 5.468ns (81.491%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.637     8.709    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.326     9.035 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_1/O
                         net (fo=9, routed)           1.392    10.427    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_config_reg_c
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.485    21.485    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[3]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -1.500    19.984    
    SLICE_X20Y57         FDCE (Setup_fdce_C_CE)      -0.169    19.815    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         19.815    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.242ns (18.509%)  route 5.468ns (81.491%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.637     8.709    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.326     9.035 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_1/O
                         net (fo=9, routed)           1.392    10.427    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_config_reg_c
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.485    21.485    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[4]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -1.500    19.984    
    SLICE_X20Y57         FDCE (Setup_fdce_C_CE)      -0.169    19.815    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         19.815    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  9.389    

Slack (MET) :             9.389ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.242ns (18.509%)  route 5.468ns (81.491%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.677     3.716    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     4.234 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg/Q
                         net (fo=2, routed)           1.378     5.613    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_en_a
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2/O
                         net (fo=2, routed)           0.921     6.658    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_2_n_0
    SLICE_X17Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.782 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2/O
                         net (fo=2, routed)           1.140     7.922    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r[15]_i_2_n_0
    SLICE_X17Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.072 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2/O
                         net (fo=5, routed)           0.637     8.709    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_2_n_0
    SLICE_X17Y53         LUT3 (Prop_lut3_I2_O)        0.326     9.035 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r[8]_i_1/O
                         net (fo=9, routed)           1.392    10.427    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_config_reg_c
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.485    21.485    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X20Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[7]/C
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -1.500    19.984    
    SLICE_X20Y57         FDCE (Setup_fdce_C_CE)      -0.169    19.815    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         19.815    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  9.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.118%)  route 0.739ns (79.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]/Q
                         net (fo=3, routed)           0.739     2.272    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_addr_b[2]
    SLICE_X17Y39         LUT4 (Prop_lut4_I1_O)        0.045     2.317 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_i_1/O
                         net (fo=1, routed)           0.000     2.317    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/p_10_in
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                         clock pessimism             -0.252     0.579    
                         clock uncertainty            1.500     2.079    
    SLICE_X17Y39         FDCE (Hold_fdce_C_D)         0.091     2.170    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.128ns (14.109%)  route 0.779ns (85.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128     1.521 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/Q
                         net (fo=8, routed)           0.779     2.300    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[9]
    SLICE_X17Y58         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y58         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[9]/C
                         clock pessimism             -0.234     0.593    
                         clock uncertainty            1.500     2.093    
    SLICE_X17Y58         FDCE (Hold_fdce_C_D)         0.016     2.109    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=12, routed)          0.817     2.348    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[0]
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     0.829    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]/C
                         clock pessimism             -0.253     0.576    
                         clock uncertainty            1.500     2.076    
    SLICE_X18Y52         FDCE (Hold_fdce_C_D)         0.070     2.146    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.141ns (14.425%)  route 0.836ns (85.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[7].bram_wrdata_int_reg[7]/Q
                         net (fo=9, routed)           0.836     2.370    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[7]
    SLICE_X17Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y57         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[7]/C
                         clock pessimism             -0.234     0.593    
                         clock uncertainty            1.500     2.093    
    SLICE_X17Y57         FDCE (Hold_fdce_C_D)         0.072     2.165    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_control_reg_prev_r_reg/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.186ns (15.088%)  route 1.047ns (84.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.566     1.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/Q
                         net (fo=16, routed)          1.047     2.584    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_addr_a[1]
    SLICE_X18Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.629 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_control_reg_prev_r_i_1/O
                         net (fo=1, routed)           0.000     2.629    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_control_reg_c
    SLICE_X18Y51         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_control_reg_prev_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     0.829    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y51         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_control_reg_prev_r_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            1.500     2.329    
    SLICE_X18Y51         FDCE (Hold_fdce_C_D)         0.091     2.420    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/access_to_control_reg_prev_r_reg
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.128ns (13.803%)  route 0.799ns (86.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     1.521 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=10, routed)          0.799     2.320    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[5]
    SLICE_X17Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     0.829    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]/C
                         clock pessimism             -0.234     0.595    
                         clock uncertainty            1.500     2.095    
    SLICE_X17Y52         FDCE (Hold_fdce_C_D)         0.016     2.111    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/x_samples_count_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.629%)  route 0.823ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/Q
                         net (fo=8, routed)           0.823     2.357    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[10]
    SLICE_X15Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.828     0.828    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X15Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[10]/C
                         clock pessimism             -0.234     0.594    
                         clock uncertainty            1.500     2.094    
    SLICE_X15Y55         FDCE (Hold_fdce_C_D)         0.046     2.140    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.471%)  route 0.833ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=12, routed)          0.833     2.364    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[0]
    SLICE_X17Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.828     0.828    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[0]/C
                         clock pessimism             -0.253     0.575    
                         clock uncertainty            1.500     2.075    
    SLICE_X17Y55         FDCE (Hold_fdce_C_D)         0.070     2.145    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/mi_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_temp_buff_r_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.528%)  route 0.830ns (85.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[1].bram_wrdata_int_reg[1]/Q
                         net (fo=11, routed)          0.830     2.364    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_wrdata_a[1]
    SLICE_X13Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_temp_buff_r_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X13Y55         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_temp_buff_r_reg[0][1]/C
                         clock pessimism             -0.253     0.578    
                         clock uncertainty            1.500     2.078    
    SLICE_X13Y55         FDCE (Hold_fdce_C_D)         0.066     2.144    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_temp_buff_r_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/control_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             bram_clk_a
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.186ns (14.900%)  route 1.062ns (85.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.566     1.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3]/Q
                         net (fo=16, routed)          1.062     2.599    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_addr_a[1]
    SLICE_X18Y51         LUT6 (Prop_lut6_I3_O)        0.045     2.644 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/control_reg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.644    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/control_reg_r[0]_i_1_n_0
    SLICE_X18Y51         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/control_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     0.829    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X18Y51         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/control_reg_r_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            1.500     2.329    
    SLICE_X18Y51         FDCE (Hold_fdce_C_D)         0.092     2.421    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/control_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  bram_clk_a
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.832ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        10.253ns  (logic 2.702ns (26.352%)  route 7.551ns (73.648%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[10]
                         net (fo=1, routed)           3.674    87.845    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][10]
    SLICE_X19Y40         LUT2 (Prop_lut2_I1_O)        0.124    87.969 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[10]_INST_0/O
                         net (fo=2, routed)           3.878    91.847    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[10]
    SLICE_X18Y40         LUT3 (Prop_lut3_I1_O)        0.124    91.971 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1/O
                         net (fo=1, routed)           0.000    91.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.031   101.803    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                        101.803    
                         arrival time                         -91.971    
  -------------------------------------------------------------------
                         slack                                  9.832    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.881ns  (logic 2.964ns (29.998%)  route 6.917ns (70.002%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[9]
                         net (fo=1, routed)           3.816    87.988    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][9]
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.152    88.140 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[9]_INST_0/O
                         net (fo=2, routed)           3.101    91.240    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[9]
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.358    91.598 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1/O
                         net (fo=1, routed)           0.000    91.598    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.118   101.890    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                        101.890    
                         arrival time                         -91.598    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.330ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.843ns  (logic 2.966ns (30.133%)  route 6.877ns (69.867%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[5]
                         net (fo=1, routed)           3.320    87.492    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][5]
    SLICE_X21Y41         LUT2 (Prop_lut2_I1_O)        0.152    87.644 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[5]_INST_0/O
                         net (fo=2, routed)           3.557    91.200    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[5]
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.360    91.560 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1/O
                         net (fo=1, routed)           0.000    91.560    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.118   101.890    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                        101.890    
                         arrival time                         -91.560    
  -------------------------------------------------------------------
                         slack                                 10.330    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.796ns  (logic 2.954ns (30.156%)  route 6.842ns (69.844%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[3]
                         net (fo=1, routed)           3.487    87.659    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][3]
    SLICE_X17Y40         LUT2 (Prop_lut2_I1_O)        0.152    87.811 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[3]_INST_0/O
                         net (fo=2, routed)           3.354    91.165    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[3]
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.348    91.513 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1/O
                         net (fo=1, routed)           0.000    91.513    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.118   101.890    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                        101.890    
                         arrival time                         -91.513    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.427ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.703ns  (logic 2.960ns (30.506%)  route 6.743ns (69.494%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[1]
                         net (fo=1, routed)           3.504    87.675    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][1]
    SLICE_X21Y40         LUT2 (Prop_lut2_I1_O)        0.152    87.827 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[1]_INST_0/O
                         net (fo=2, routed)           3.239    91.066    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[1]
    SLICE_X18Y40         LUT3 (Prop_lut3_I1_O)        0.354    91.420 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1/O
                         net (fo=1, routed)           0.000    91.420    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.075   101.847    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                        101.847    
                         arrival time                         -91.420    
  -------------------------------------------------------------------
                         slack                                 10.427    

Slack (MET) :             10.443ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.687ns  (logic 2.960ns (30.556%)  route 6.727ns (69.444%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[11]
                         net (fo=1, routed)           3.443    87.614    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][11]
    SLICE_X19Y40         LUT2 (Prop_lut2_I1_O)        0.152    87.766 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[11]_INST_0/O
                         net (fo=2, routed)           3.284    91.051    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[11]
    SLICE_X18Y40         LUT3 (Prop_lut3_I1_O)        0.354    91.405 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1/O
                         net (fo=1, routed)           0.000    91.405    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)        0.075   101.847    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                        101.847    
                         arrival time                         -91.405    
  -------------------------------------------------------------------
                         slack                                 10.443    

Slack (MET) :             10.450ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.336ns  (logic 2.604ns (27.892%)  route 6.732ns (72.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[13]
                         net (fo=1, routed)           3.458    87.630    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][13]
    SLICE_X21Y41         LUT2 (Prop_lut2_I1_O)        0.150    87.780 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[13]_INST_0/O
                         net (fo=2, routed)           3.274    91.053    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[13]
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[13]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)       -0.269   101.503    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[13]
  -------------------------------------------------------------------
                         required time                        101.503    
                         arrival time                         -91.053    
  -------------------------------------------------------------------
                         slack                                 10.450    

Slack (MET) :             10.457ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.517ns  (logic 2.578ns (27.089%)  route 6.939ns (72.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[10]
                         net (fo=1, routed)           3.674    87.845    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][10]
    SLICE_X19Y40         LUT2 (Prop_lut2_I1_O)        0.124    87.969 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[10]_INST_0/O
                         net (fo=2, routed)           3.265    91.234    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[10]
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)       -0.081   101.691    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]
  -------------------------------------------------------------------
                         required time                        101.691    
                         arrival time                         -91.234    
  -------------------------------------------------------------------
                         slack                                 10.457    

Slack (MET) :             10.529ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.238ns  (logic 2.606ns (28.211%)  route 6.632ns (71.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 103.260 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[5]
                         net (fo=1, routed)           3.320    87.492    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][5]
    SLICE_X21Y41         LUT2 (Prop_lut2_I1_O)        0.152    87.644 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[5]_INST_0/O
                         net (fo=2, routed)           3.311    90.955    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[5]
    SLICE_X15Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.502   103.260    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]/C
                         clock pessimism              0.014   103.274    
                         clock uncertainty           -1.500   101.773    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)       -0.289   101.484    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[5]
  -------------------------------------------------------------------
                         required time                        101.484    
                         arrival time                         -90.955    
  -------------------------------------------------------------------
                         slack                                 10.529    

Slack (MET) :             10.567ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - bram_clk_a rise@80.000ns)
  Data Path Delay:        9.205ns  (logic 2.606ns (28.311%)  route 6.599ns (71.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 103.259 - 100.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 81.717 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.717    81.717    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/bram_clk_a
    RAMB18_X1Y16         RAMB18E1                                     r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    84.171 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/DOBDO[1]
                         net (fo=1, routed)           3.504    87.675    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15][1]
    SLICE_X21Y40         LUT2 (Prop_lut2_I1_O)        0.152    87.827 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[1]_INST_0/O
                         net (fo=2, routed)           3.095    90.922    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[1]
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666   101.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501   103.259    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]/C
                         clock pessimism              0.014   103.273    
                         clock uncertainty           -1.500   101.772    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)       -0.283   101.489    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        101.489    
                         arrival time                         -90.922    
  -------------------------------------------------------------------
                         slack                                 10.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.183ns (6.647%)  route 2.570ns (93.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.261     1.964    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.042     2.006 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[3]_INST_0/O
                         net (fo=2, routed)           1.309     3.316    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[3]
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)        -0.015     3.013    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.186ns (6.465%)  route 2.691ns (93.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.261     1.964    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[2]_INST_0/O
                         net (fo=2, routed)           1.430     3.439    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[2]
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.047     3.075    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.231ns (7.820%)  route 2.723ns (92.180%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.261     1.964    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[2]_INST_0/O
                         net (fo=2, routed)           1.462     3.472    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[2]
    SLICE_X16Y40         LUT3 (Prop_lut3_I1_O)        0.045     3.517 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1/O
                         net (fo=1, routed)           0.000     3.517    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.120     3.148    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.231ns (7.809%)  route 2.727ns (92.191%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.682     2.385    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X19Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.430 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[14]_INST_0/O
                         net (fo=2, routed)           1.045     3.476    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[14]
    SLICE_X18Y40         LUT3 (Prop_lut3_I1_O)        0.045     3.521 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1/O
                         net (fo=1, routed)           0.000     3.521    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.092     3.120    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.186ns (6.233%)  route 2.798ns (93.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.669     2.373    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.418 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[6]_INST_0/O
                         net (fo=2, routed)           1.129     3.547    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[6]
    SLICE_X15Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]/C
                         clock pessimism             -0.233     1.547    
                         clock uncertainty            1.500     3.047    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.070     3.117    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.189ns (6.561%)  route 2.692ns (93.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.386     2.090    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X19Y40         LUT2 (Prop_lut2_I0_O)        0.048     2.138 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[11]_INST_0/O
                         net (fo=2, routed)           1.305     3.443    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[11]
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)        -0.015     3.013    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.231ns (7.672%)  route 2.780ns (92.328%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.544     2.248    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X21Y40         LUT3 (Prop_lut3_I2_O)        0.045     2.293 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rdata_c/O
                         net (fo=2, routed)           1.235     3.528    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[0]
    SLICE_X18Y40         LUT3 (Prop_lut3_I1_O)        0.045     3.573 r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     3.573    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1_n_0
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.091     3.119    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.186ns (6.193%)  route 2.817ns (93.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.386     2.090    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X19Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.135 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[10]_INST_0/O
                         net (fo=2, routed)           1.431     3.566    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[10]
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.066     3.094    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.190ns (6.417%)  route 2.771ns (93.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.682     2.385    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X19Y40         LUT2 (Prop_lut2_I0_O)        0.049     2.434 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[15]_INST_0/O
                         net (fo=2, routed)           1.089     3.524    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[15]
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
                         clock pessimism             -0.252     1.528    
                         clock uncertainty            1.500     3.028    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.011     3.039    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                            (rising edge-triggered cell FDCE clocked by bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - bram_clk_a rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.192ns (6.420%)  route 2.799ns (93.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     0.563    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/Q
                         net (fo=16, routed)          1.669     2.373    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.051     2.424 r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rddata_b[7]_INST_0/O
                         net (fo=2, routed)           1.130     3.553    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_rddata_b[7]
    SLICE_X15Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]/C
                         clock pessimism             -0.233     1.547    
                         clock uncertainty            1.500     3.047    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.007     3.054    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  bram_clk_a

Setup :            0  Failing Endpoints,  Worst Slack        8.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[2][13]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 0.609ns (8.902%)  route 6.232ns (91.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        5.000    10.550    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X36Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X36Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[2][13]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[2][13]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][13]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 0.609ns (8.902%)  route 6.232ns (91.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        5.000    10.550    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X36Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X36Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][13]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][13]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][14]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 0.609ns (8.902%)  route 6.232ns (91.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        5.000    10.550    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X36Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X36Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][14]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/first_read_data_r_reg[3][14]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[0][13]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.609ns (8.907%)  route 6.228ns (91.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.996    10.545    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X37Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X37Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[0][13]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[1][13]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.609ns (8.907%)  route 6.228ns (91.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.996    10.545    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X37Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X37Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[1][13]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[1][13]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[2][13]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.609ns (8.907%)  route 6.228ns (91.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.996    10.545    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X37Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X37Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[2][13]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[2][13]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[3][13]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 0.609ns (8.907%)  route 6.228ns (91.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.996    10.545    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X37Y59         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.560    21.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X37Y59         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[3][13]/C
                         clock pessimism              0.000    21.560    
                         clock uncertainty           -1.500    20.059    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.612    19.447    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/prev_rdata_r_reg[3][13]
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[8]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 0.609ns (8.958%)  route 6.189ns (91.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.483 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.957    10.507    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_rst_a
    SLICE_X34Y62         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.483    21.483    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_clk_a
    SLICE_X34Y62         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[8]/C
                         clock pessimism              0.000    21.483    
                         clock uncertainty           -1.500    19.982    
    SLICE_X34Y62         FDCE (Recov_fdce_C_CLR)     -0.526    19.456    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[8]
  -------------------------------------------------------------------
                         required time                         19.456    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             8.950ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[9]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 0.609ns (8.958%)  route 6.189ns (91.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.483 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.957    10.507    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_rst_a
    SLICE_X34Y62         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.483    21.483    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_clk_a
    SLICE_X34Y62         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[9]/C
                         clock pessimism              0.000    21.483    
                         clock uncertainty           -1.500    19.982    
    SLICE_X34Y62         FDCE (Recov_fdce_C_CLR)     -0.526    19.456    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[9]
  -------------------------------------------------------------------
                         required time                         19.456    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  8.950    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[7]/CLR
                            (recovery check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (bram_clk_a rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.609ns (9.144%)  route 6.051ns (90.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 21.484 - 20.000 ) 
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.669     3.708    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.456     4.164 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.232     5.396    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.153     5.549 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        4.819    10.368    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_rst_a
    SLICE_X35Y61         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.484    21.484    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/bram_clk_a
    SLICE_X35Y61         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[7]/C
                         clock pessimism              0.000    21.484    
                         clock uncertainty           -1.500    19.983    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.612    19.371    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/a_sign_r_reg[7]
  -------------------------------------------------------------------
                         required time                         19.371    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  9.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.184ns (15.726%)  route 0.986ns (84.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.546     2.560    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rst_a
    SLICE_X17Y39         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     0.831    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X17Y39         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg/C
                         clock pessimism             -0.005     0.826    
                         clock uncertainty            1.500     2.326    
    SLICE_X17Y39         FDCE (Remov_fdce_C_CLR)     -0.160     2.166    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/prev_access_to_out_buff_r_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/FSM_sequential_main_flow_fsm_sate_r_reg[1]/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.184ns (15.247%)  route 1.023ns (84.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.583     2.597    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_rst_a
    SLICE_X20Y53         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/FSM_sequential_main_flow_fsm_sate_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_clk_a
    SLICE_X20Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/FSM_sequential_main_flow_fsm_sate_r_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.135     2.192    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/FSM_sequential_main_flow_fsm_sate_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/get_new_x_d_samples_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.184ns (15.247%)  route 1.023ns (84.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.583     2.597    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_rst_a
    SLICE_X20Y53         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/get_new_x_d_samples_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_clk_a
    SLICE_X20Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/get_new_x_d_samples_r_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.135     2.192    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/get_new_x_d_samples_r_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/reset_x_d_ptr_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.184ns (15.247%)  route 1.023ns (84.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.583     2.597    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_rst_a
    SLICE_X20Y53         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/reset_x_d_ptr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_clk_a
    SLICE_X20Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/reset_x_d_ptr_r_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.135     2.192    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/reset_x_d_ptr_r_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/samples_ready_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.184ns (15.247%)  route 1.023ns (84.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.583     2.597    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_rst_a
    SLICE_X20Y53         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/samples_ready_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/bram_clk_a
    SLICE_X20Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/samples_ready_r_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X20Y53         FDCE (Remov_fdce_C_CLR)     -0.135     2.192    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/samples_ready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.184ns (15.247%)  route 1.023ns (84.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.583     2.597    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_rst_a
    SLICE_X21Y53         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/bram_clk_a
    SLICE_X21Y53         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X21Y53         FDCE (Remov_fdce_C_CLR)     -0.160     2.167    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_written_r_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/start_fir_filtration_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.184ns (14.688%)  route 1.069ns (85.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.629     2.643    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_rst_a
    SLICE_X20Y54         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/start_fir_filtration_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_clk_a
    SLICE_X20Y54         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/start_fir_filtration_r_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.135     2.192    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/start_fir_filtration_r_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/update_x_sum_of_squares_r_reg/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.184ns (14.688%)  route 1.069ns (85.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.629     2.643    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_rst_a
    SLICE_X20Y54         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/update_x_sum_of_squares_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/bram_clk_a
    SLICE_X20Y54         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/update_x_sum_of_squares_r_reg/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X20Y54         FDCE (Remov_fdce_C_CLR)     -0.135     2.192    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/update_x_sum_of_squares_r_reg
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[2]/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.184ns (14.688%)  route 1.069ns (85.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.629     2.643    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rst_a
    SLICE_X21Y54         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.827     0.827    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X21Y54         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[2]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            1.500     2.327    
    SLICE_X21Y54         FDCE (Remov_fdce_C_CLR)     -0.160     2.167    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/config_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_coefs_blocks_count_reg_r_reg[0]/CLR
                            (removal check against rising-edge clock bram_clk_a  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (bram_clk_a rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.184ns (14.493%)  route 1.086ns (85.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.043     2.014 f  nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=1077, routed)        0.646     2.660    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_rst_a
    SLICE_X22Y52         FDCE                                         f  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_coefs_blocks_count_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bram_clk_a rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.826     0.826    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/bram_clk_a
    SLICE_X22Y52         FDCE                                         r  nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_coefs_blocks_count_reg_r_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            1.500     2.326    
    SLICE_X22Y52         FDCE (Remov_fdce_C_CLR)     -0.160     2.166    nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_coefs_blocks_count_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.493    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.507ns  (logic 0.124ns (8.226%)  route 1.383ns (91.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.383     1.383    nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.507 r  nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.507    nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.499     3.257    nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.045ns (6.673%)  route 0.629ns (93.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.629     0.629    nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.674 r  nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.674    nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.830     1.778    nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.794%)  route 2.506ns (81.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.702     5.872    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.124     5.996 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.804     6.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y39          FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.552     3.310    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y39          FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.794%)  route 2.506ns (81.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.702     5.872    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.124     5.996 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.804     6.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y39          FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.552     3.310    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y39          FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 0.580ns (18.794%)  route 2.506ns (81.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.702     5.872    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.124     5.996 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.804     6.800    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y39          FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.552     3.310    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y39          FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 0.609ns (21.425%)  route 2.233ns (78.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.702     5.872    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.153     6.025 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.557    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y38          FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.551     3.309    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y38          FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 0.609ns (21.425%)  route 2.233ns (78.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.702     5.872    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.153     6.025 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.557    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y38          FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.551     3.309    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y38          FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 0.609ns (21.425%)  route 2.233ns (78.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.702     5.872    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y38          LUT1 (Prop_lut1_I0_O)        0.153     6.025 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.557    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y38          FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.551     3.309    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y38          FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.375ns  (logic 0.580ns (24.426%)  route 1.795ns (75.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.983     5.153    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.277 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.812     6.089    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y42         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.502     3.260    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y42         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.375ns  (logic 0.580ns (24.426%)  route 1.795ns (75.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.983     5.153    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.277 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.812     6.089    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y42         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.502     3.260    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y42         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.375ns  (logic 0.580ns (24.426%)  route 1.795ns (75.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.983     5.153    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.277 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.812     6.089    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y42         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.502     3.260    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y42         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.275ns  (logic 0.609ns (26.771%)  route 1.666ns (73.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.675     3.714    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.028     5.198    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.153     5.351 f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.638     5.989    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y39         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        1.501     3.259    nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y39         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.273%)  route 0.390ns (67.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.228     1.762    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.807 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.969    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y37         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     1.777    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y37         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.273%)  route 0.390ns (67.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.228     1.762    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.807 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.969    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y37         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     1.777    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y37         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.273%)  route 0.390ns (67.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.228     1.762    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.807 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.969    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y37         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.829     1.777    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y37         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.184ns (27.874%)  route 0.476ns (72.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.228     1.762    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.043     1.805 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.248     2.053    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y41         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y41         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.184ns (27.874%)  route 0.476ns (72.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.228     1.762    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.043     1.805 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.248     2.053    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y41         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y41         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.184ns (27.874%)  route 0.476ns (72.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.228     1.762    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.043     1.805 f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.248     2.053    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y41         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y41         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.277%)  route 0.496ns (72.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.560     1.390    nlms_hw_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X22Y38         FDRE                                         r  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.531 f  nlms_hw_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          0.440     1.971    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X20Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.016 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.056     2.072    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X20Y40         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.831     1.779    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X20Y40         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.600%)  route 0.541ns (74.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.365     1.899    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     2.119    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y42         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y42         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.600%)  route 0.541ns (74.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.365     1.899    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     2.119    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y42         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y42         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.600%)  route 0.541ns (74.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.563     1.393    nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y39         FDRE                                         r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nlms_hw_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.365     1.899    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.944 f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.175     2.119    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y42         FDCE                                         f  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nlms_hw_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    nlms_hw_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  nlms_hw_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2578, routed)        0.832     1.780    nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y42         FDCE                                         r  nlms_hw_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





