performance evaluation highly concurrent computers deterministic simulation simulation presented practical technique performance evaluation alternative  configurations highly concurrent computers  technique constructing detailed  deterministic simulation model system  model control stream replaces instruction  data streams real system  simulation system model yields timing resource usage  statistics needed performance evaluation necessity emulating system  case  study implementation simulator model cpumemory subsystem ibm   results evaluating alternative system designs discussed  experiments  reveal case study major bottlenecks system memory unit fixed  point unit  appears sophisticated pipelining buffering technique simplemented  architecture ibm highspeed cache memory  ibm cacm november kumar davidson es 