==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense_1/dense_1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.055 ; gain = 92.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.055 ; gain = 92.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.055 ; gain = 92.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.055 ; gain = 92.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_LOOP' (dense_1/dense_1.cpp:9) in function 'dense_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FLAT_LOOP' (dense_1/dense_1.cpp:13) in function 'dense_1' completely with a factor of 400.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.055 ; gain = 92.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.055 ; gain = 92.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_LOOP'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('flat_array_load_2', dense_1/dense_1.cpp:14) on array 'flat_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'flat_array'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 200, Depth = 1610.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.664 seconds; current allocated memory: 135.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.741 seconds; current allocated memory: 164.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_1/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_1/dense_1_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights' to 'dense_1_dense_1_wbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias' to 'dense_1_dense_1_bcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_fadd_32ns_32ns_32_4_full_dsp_1' to 'dense_1_fadd_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_1_fmul_32nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_fcmp_32ns_32ns_1_2_1' to 'dense_1_fcmp_32nsfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_1_fadd_32nsdEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_1_fcmp_32nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_1_fmul_32nseOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 4.375 seconds; current allocated memory: 190.748 MB.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 326.316 ; gain = 234.816
INFO: [VHDL 208-304] Generating VHDL RTL for dense_1.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_1.
INFO: [HLS 200-112] Total elapsed time: 44.886 seconds; peak allocated memory: 190.748 MB.
