/*
---------------------------------------------------------------------------

    This file is part of uHAL.

    uHAL is a hardware access library and programming framework
    originally developed for upgrades of the Level-1 trigger of the CMS
    experiment at CERN.

    uHAL is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    uHAL is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with uHAL.  If not, see <http://www.gnu.org/licenses/>.


      Andrew Rose, Imperial College, London
      email: awr01 <AT> imperial.ac.uk

      Marc Magrans de Abril, CERN
      email: marc.magrans.de.abril <AT> cern.ch

      Tom Williams, Rutherford Appleton Laboratory, Oxfordshire
      email: tom.williams <AT> cern.ch

---------------------------------------------------------------------------
*/

/**
	@file
	@author Tom Williams
	@date September 2017
*/

#include "uhal/ProtocolPCIe.hpp"


#include <boost/thread/thread.hpp>

#include <fcntl.h>
#include <unistd.h>


namespace uhal {

PCIe::PCIe ( const std::string& aId, const URI& aUri ) :
  IPbus< 2 , 0 , 350 > ( aId , aUri ),
  mDevicePathHostToFPGA(aUri.mHostname.substr(0, aUri.mHostname.find(","))),
  mDevicePathFPGAToHost(aUri.mHostname.substr(aUri.mHostname.find(",")+1)),
  mDeviceFileHostToFPGA(-1),
  mDeviceFileFPGAToHost(-1),
  mRaghuInterface(false),
  mNumberOfStatusWords(4),
  mNumberOfPages(0),
  mPageSize(0),
  mIndexNextPage(0),
  mPublishedReplyPageCount(0),
  mAsynchronousException ( NULL )
{
  if (mRaghuInterface) {
    mNumberOfStatusWords = 0;
    log( Notice(), "Raghu interface being used for PCIe device with URI ", Quote(uri()));
  }

  if ( aUri.mHostname.find(",") == std::string::npos ) {
    exception::PCIeInitialisationError lExc;
    log(lExc, "No comma found in hostname of PCIe client URI '" + uri() + "'; cannot construct 2 paths for device files");
    throw lExc;
  }
  else if ( aUri.mHostname.find(",") == 0 || aUri.mHostname.find(",") == aUri.mHostname.size()-1) {
    exception::PCIeInitialisationError lExc;
    log(lExc, "Hostname of PCIe client URI '" + uri() + "' starts/ends with a comma; cannot construct 2 paths for device files");
    throw lExc;
  }
}


PCIe::~PCIe()
{
  disconnect();
}


void PCIe::connect()
{
  log ( Debug() , "PCIe client is opening device file " , Quote ( mDevicePathHostToFPGA ) , " (client-to-device)" );

  mDeviceFileHostToFPGA = open(mDevicePathHostToFPGA.c_str(), O_RDWR );
  if ( mDeviceFileHostToFPGA < 0 ) {
    exception::PCIeInitialisationError lExc;
    log(lExc, "Cannot open host-to-FPGA device file '" + mDevicePathHostToFPGA + "'");
    throw lExc;
  }


  log ( Debug() , "PCIe client is opening device file " , Quote ( mDevicePathHostToFPGA ) , " (device-to-client)" );
  mDeviceFileFPGAToHost = open(mDevicePathFPGAToHost.c_str(), O_RDWR | O_NONBLOCK  /* for read might need O_RDWR | O_NONBLOCK */ );
  if ( mDeviceFileFPGAToHost < 0 ) {
    exception::PCIeInitialisationError lExc;
    log(lExc, "Cannot open FPGA-to-host device file '" + mDevicePathFPGAToHost + "'");
    throw lExc;
  }

  if (mNumberOfStatusWords > 0 ) {
  std::vector<uint32_t> lValues;
  dmaRead(mDeviceFileFPGAToHost, 0x0, mNumberOfStatusWords, lValues);

  mNumberOfPages = lValues.at(0);
  mPageSize = lValues.at(1);
  mIndexNextPage = lValues.at(2);
  mPublishedReplyPageCount = lValues.at(3);
  }
  else {
    log ( Info() , "PCIe client for device at ", Quote(mDevicePathHostToFPGA), ", ", Quote(mDevicePathHostToFPGA), " will use HARDCODED max packet size and number of packets in flight" );
    mNumberOfPages = 1;
    mPageSize = 1000;
    mIndexNextPage = 1;
    mPublishedReplyPageCount = 0;
  }
  log ( Info() , "PCIe client connected to device at ", Quote(mDevicePathHostToFPGA), ", ", Quote(mDevicePathHostToFPGA), "; FPGA has ", Integer(mNumberOfPages), " pages, each of size ", Integer(mPageSize), " words, index ", Integer(mIndexNextPage), " should be filled next" );
}


void PCIe::disconnect()
{
  // FIXME: Add proper implementation
  mDeviceFileHostToFPGA = -1;
  mDeviceFileFPGAToHost = -1;
}


void PCIe::implementDispatch ( boost::shared_ptr< Buffers > aBuffers )
{
  log(Debug(), "PCIe client (URI: ", Quote(uri()), ") : implementDispatch method called");

  if ( (mDeviceFileFPGAToHost < 0) && (mDeviceFileHostToFPGA < 0) )
    connect();

  if ( mReplyQueue.size() == mNumberOfPages )
    read();
  write(aBuffers);
}


void PCIe::Flush( )
{
  log(Debug(), "PCIe client (URI: ", Quote(uri()), ") : Flush method called");
  while ( !mReplyQueue.empty() )
    read();

}


void PCIe::dispatchExceptionHandler()
{
  // FIXME: Adapt to PCIe implementation
  log(Notice(), "PCIe client ", Quote(id()), " (URI: ", Quote(uri()), ") : closing device files since exception detected");

  ClientInterface::returnBufferToPool ( mReplyQueue );
  disconnect();

  InnerProtocol::dispatchExceptionHandler();
}


void PCIe::write(const boost::shared_ptr<Buffers>& aBuffers)
{
  const uint32_t lNrWordsInPacket = aBuffers->sendCounter() / 4;
  log (Info(), "PCIe client ", Quote(id()), " (URI: ", Quote(uri()), ") : writing ", Integer(lNrWordsInPacket), "-word packet to page ", Integer(mIndexNextPage), " in ", Quote(mDevicePathHostToFPGA));

  // FIXME : Improve by simply adding dmaWrite method that takes const uint32_t ref as argument 
  std::vector<uint32_t> lPreamble;
  if (mRaghuInterface)
    lPreamble.push_back(0x10000 || (lNrWordsInPacket && 0xFFFF));
  else
    lPreamble.push_back(lNrWordsInPacket);
  dmaWrite(mDeviceFileHostToFPGA, mIndexNextPage * mPageSize, lPreamble);

  dmaWrite(mDeviceFileHostToFPGA, mIndexNextPage * mPageSize + 1, aBuffers->getSendBuffer(), aBuffers->sendCounter());

  // FIXME: Full packet contents in debug log message?
  // std::cout << "Client sending:" << std::endl;
  // for(size_t i=0; i < (aBuffers->sendCounter() / 4); i++) {
  //   std::cout << " @" << i  << "   0x" << std::hex << *reinterpret_cast<uint32_t*>(aBuffers->getSendBuffer() + 4*i) << std::dec << std::endl;
  // }

  mIndexNextPage = (mIndexNextPage + 1) % mNumberOfPages;
  mReplyQueue.push_back(aBuffers);
}


// -------------------------------------------------------------------------------

void PCIe::read()
{
  const size_t lPageIndexToRead = (mIndexNextPage - mReplyQueue.size() + mNumberOfPages) % mNumberOfPages;
  if (!mRaghuInterface) {
    SteadyClock_t::time_point lStartTime = SteadyClock_t::now();

    uint32_t lHwPublishedPageCount = 0x0;
    while ( true ) {
      std::vector<uint32_t> lValues;
      // FIXME : Improve by simply adding dmaWrite method that takes uint32_t ref as argument (or returns uint32_t)
      dmaRead(mDeviceFileFPGAToHost, 3, 1, lValues);
      lHwPublishedPageCount = lValues.at(0);

      if (lHwPublishedPageCount != mPublishedReplyPageCount) {
        mPublishedReplyPageCount++;
        break;
      }
      // FIXME: Throw if published page count is invalid number

      if (SteadyClock_t::now() - lStartTime > boost::chrono::microseconds(getBoostTimeoutPeriod().total_microseconds())) {
        exception::PCIeTimeout lExc;
        log(lExc, "Next page (index ", Integer(lPageIndexToRead), "count ", Integer(mPublishedReplyPageCount+1), ") of PCIe device '" + mDevicePathHostToFPGA + "' is not ready after timeout period");
        throw lExc;
      }

      log(Debug(), "PCIe client ", Quote(id()), " (URI: ", Quote(uri()), ") : Trying to read page index ", Integer(lPageIndexToRead), " = count ", Integer(mPublishedReplyPageCount+1), "; published page count is ", Integer(lHwPublishedPageCount), "; sleeping for a while ...");
      boost::this_thread::sleep_for( boost::chrono::microseconds(50));
    }
    log(Info(), "PCIe client ", Quote(id()), " (URI: ", Quote(uri()), ") : Reading page ", Integer(lPageIndexToRead), " (published count ", Integer(lHwPublishedPageCount), ", surpasses required, ", Integer(mPublishedReplyPageCount), ")");
  }
  else
    log(Info(), "PCIe client ", Quote(id()), " (URI: ", Quote(uri()), ") : Reading page ", Integer(lPageIndexToRead));

  // PART 1 : Read the page
  std::vector<uint32_t> lPageContents;
  dmaRead(mDeviceFileFPGAToHost, mNumberOfStatusWords + lPageIndexToRead * 4 * mPageSize, mPageSize, lPageContents);

  // PART 2 : Transfer to reply buffer
  boost::shared_ptr<Buffers> lBuffers = mReplyQueue.front();
  mReplyQueue.pop_front();
  const std::deque< std::pair< uint8_t* , uint32_t > >& lReplyBuffers ( lBuffers->getReplyBuffer() );
  size_t lNrWordsInPacket = lPageContents.at(0);
  size_t lNrBytesCopied = 0;
  for ( std::deque< std::pair< uint8_t* , uint32_t > >::const_iterator lIt = lReplyBuffers.begin() ; lIt != lReplyBuffers.end() ; ++lIt )
  {
    // Don't copy more of page than was written to, for cases when less data received than expected
    if ( lNrBytesCopied > 4*lNrWordsInPacket)
      break;

    size_t lNrBytesToCopy = std::min( lIt->second , uint32_t(4*lNrWordsInPacket - lNrBytesCopied) );
    memcpy ( lIt->first, &lPageContents.at(lNrBytesCopied / 4 + 1), lNrBytesToCopy );
    lNrBytesCopied += lNrBytesToCopy;
  }

  // PART 3 : Validate the packet contents
  try
  {
    if ( uhal::exception::exception* lExc = ClientInterface::validate ( lBuffers ) ) //Control of the pointer has been passed back to the client interface
    {
      mAsynchronousException = lExc;
    }
  }
  catch ( exception::exception& aExc )
  {
    mAsynchronousException = new exception::ValidationError ();
    log ( *mAsynchronousException , "Exception caught during reply validation for PCIe device with URI " , Quote ( this->uri() ) , "; what returned: " , Quote ( aExc.what() ) );
  }
}


void PCIe::dmaRead(int aFileDescriptor, const uint32_t aAddr, const uint32_t aNrWords, std::vector<uint32_t>& aValues)
{
  char *allocated = NULL;
  posix_memalign((void **)&allocated, 4096/*alignment*/, 4*aNrWords + 4096);
  assert(allocated);

  /* select AXI MM address */
  char* buffer = allocated;
  off_t off = lseek(aFileDescriptor, 4*aAddr, SEEK_SET);

  /* read data from AXI MM into buffer using SGDMA */
  int rc = ::read(aFileDescriptor, buffer, 4*aNrWords);
  assert(rc >= 0);
  assert((rc % 4) == 0);
  if ((rc > 0) && (rc < 4*aNrWords)) {
    std::cout << "Short read of " << rc << " bytes into a " << 4*aNrWords << " bytes buffer, could be a packet read?\n";
  }

  aValues.insert(aValues.end(), reinterpret_cast<uint32_t*>(buffer), reinterpret_cast<uint32_t*>(buffer)+ aNrWords);
//    for (unsigned i=0; i<aNrWords; i++) {
//      //uint32_t val = (buffer[4*i]&0xff)+((buffer[4*i+1]&0xff)<<8)+((buffer[4*i+2]&0xff)<<16)
//      //  +((buffer[4*i+3]&0xff)<<24);
//      uint32_t val = *reinterpret_cast<uint32_t*>(buffer);
//      printf("ipbus address : 0x%08x\n", aAddr);
//      printf("readback value: 0x%08x\n\n",val);
//    }

  free(allocated);
}


bool PCIe::dmaWrite(int aFileDescriptor, const uint32_t aAddr, const std::vector<uint32_t>& aValues) 
{
  char *allocated = NULL;
  posix_memalign((void **)&allocated, 4096/*alignment*/, 4*aValues.size() + 4096);
  assert(allocated);

  // data to write to register address
  char* buffer = allocated;
  for (unsigned i=0; i < aValues.size(); i++) {
    uint32_t* ptr = reinterpret_cast<uint32_t*>(&(buffer[i*4]));
    *ptr=aValues.at(i);
  }

  /* select AXI MM address */
  off_t off = lseek(aFileDescriptor, 4*aAddr, SEEK_SET);

  /* write buffer to AXI MM address using SGDMA */
  int rc = ::write(aFileDescriptor, buffer, 4*aValues.size());
  assert(rc == 4*aValues.size());

  free(allocated);

  return true;
}


bool PCIe::dmaWrite(int aFileDescriptor, const uint32_t aAddr, const uint8_t* const aPtr, const size_t aNrBytes) 
{
  assert((aNrBytes % 4) == 0);

  char *allocated = NULL;
  posix_memalign((void **)&allocated, 4096/*alignment*/, aNrBytes + 4096);
  assert(allocated);

  // data to write to register address
  char* buffer = allocated;
  memcpy(buffer, aPtr, aNrBytes);

  /* select AXI MM address */
  off_t off = lseek(aFileDescriptor, 4*aAddr, SEEK_SET);

  /* write buffer to AXI MM address using SGDMA */
  int rc = ::write(aFileDescriptor, buffer, aNrBytes);
  assert(rc == aNrBytes);

  free(allocated);

  return true;
}


} // end ns uhal