// hssi_ss_1_altera_mm_interconnect_1920_yc2ai6i.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_altera_mm_interconnect_1920_yc2ai6i (
		output wire [1:0]  cpu_cmd_type_s1_address,                         //                         cpu_cmd_type_s1.address
		input  wire [31:0] cpu_cmd_type_s1_readdata,                        //                                        .readdata
		output wire [1:0]  cpu_cmd_s1_address,                              //                              cpu_cmd_s1.address
		input  wire [31:0] cpu_cmd_s1_readdata,                             //                                        .readdata
		output wire [1:0]  cpu_wr_data_s1_address,                          //                          cpu_wr_data_s1.address
		input  wire [31:0] cpu_wr_data_s1_readdata,                         //                                        .readdata
		output wire [1:0]  cpu_cmd_start_s1_address,                        //                        cpu_cmd_start_s1.address
		output wire        cpu_cmd_start_s1_write,                          //                                        .write
		input  wire [31:0] cpu_cmd_start_s1_readdata,                       //                                        .readdata
		output wire [31:0] cpu_cmd_start_s1_writedata,                      //                                        .writedata
		output wire        cpu_cmd_start_s1_chipselect,                     //                                        .chipselect
		output wire [1:0]  cpu_cmd_complete_s1_address,                     //                     cpu_cmd_complete_s1.address
		output wire        cpu_cmd_complete_s1_write,                       //                                        .write
		input  wire [31:0] cpu_cmd_complete_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_cmd_complete_s1_writedata,                   //                                        .writedata
		output wire        cpu_cmd_complete_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_rd_data_s1_address,                          //                          cpu_rd_data_s1.address
		output wire        cpu_rd_data_s1_write,                            //                                        .write
		input  wire [31:0] cpu_rd_data_s1_readdata,                         //                                        .readdata
		output wire [31:0] cpu_rd_data_s1_writedata,                        //                                        .writedata
		output wire        cpu_rd_data_s1_chipselect,                       //                                        .chipselect
		output wire [11:0] dmem_s1_address,                                 //                                 dmem_s1.address
		output wire        dmem_s1_write,                                   //                                        .write
		input  wire [31:0] dmem_s1_readdata,                                //                                        .readdata
		output wire [31:0] dmem_s1_writedata,                               //                                        .writedata
		output wire [3:0]  dmem_s1_byteenable,                              //                                        .byteenable
		output wire        dmem_s1_chipselect,                              //                                        .chipselect
		output wire        dmem_s1_clken,                                   //                                        .clken
		output wire [23:0] cpu_reconfig_avalon_anti_master_0_address,       //       cpu_reconfig_avalon_anti_master_0.address
		output wire        cpu_reconfig_avalon_anti_master_0_write,         //                                        .write
		output wire        cpu_reconfig_avalon_anti_master_0_read,          //                                        .read
		input  wire [31:0] cpu_reconfig_avalon_anti_master_0_readdata,      //                                        .readdata
		output wire [31:0] cpu_reconfig_avalon_anti_master_0_writedata,     //                                        .writedata
		output wire [3:0]  cpu_reconfig_avalon_anti_master_0_byteenable,    //                                        .byteenable
		input  wire        cpu_reconfig_avalon_anti_master_0_readdatavalid, //                                        .readdatavalid
		input  wire        cpu_reconfig_avalon_anti_master_0_waitrequest,   //                                        .waitrequest
		output wire [0:0]  jtag_uart_0_avalon_jtag_slave_address,           //           jtag_uart_0_avalon_jtag_slave.address
		output wire        jtag_uart_0_avalon_jtag_slave_write,             //                                        .write
		output wire        jtag_uart_0_avalon_jtag_slave_read,              //                                        .read
		input  wire [31:0] jtag_uart_0_avalon_jtag_slave_readdata,          //                                        .readdata
		output wire [31:0] jtag_uart_0_avalon_jtag_slave_writedata,         //                                        .writedata
		input  wire        jtag_uart_0_avalon_jtag_slave_waitrequest,       //                                        .waitrequest
		output wire        jtag_uart_0_avalon_jtag_slave_chipselect,        //                                        .chipselect
		output wire [2:0]  timer_0_s1_address,                              //                              timer_0_s1.address
		output wire        timer_0_s1_write,                                //                                        .write
		input  wire [15:0] timer_0_s1_readdata,                             //                                        .readdata
		output wire [15:0] timer_0_s1_writedata,                            //                                        .writedata
		output wire        timer_0_s1_chipselect,                           //                                        .chipselect
		output wire [2:0]  timer_1_s1_address,                              //                              timer_1_s1.address
		output wire        timer_1_s1_write,                                //                                        .write
		input  wire [15:0] timer_1_s1_readdata,                             //                                        .readdata
		output wire [15:0] timer_1_s1_writedata,                            //                                        .writedata
		output wire        timer_1_s1_chipselect,                           //                                        .chipselect
		output wire [1:0]  cpu_p0_reset_pio_s1_address,                     //                     cpu_p0_reset_pio_s1.address
		output wire        cpu_p0_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p0_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p0_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p0_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p0_reset_pio_ack_s1_address,                 //                 cpu_p0_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p0_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p0_port_params_s1_address,                   //                   cpu_p0_port_params_s1.address
		input  wire [31:0] cpu_p0_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p1_reset_pio_s1_address,                     //                     cpu_p1_reset_pio_s1.address
		output wire        cpu_p1_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p1_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p1_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p1_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p1_reset_pio_ack_s1_address,                 //                 cpu_p1_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p1_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p1_port_params_s1_address,                   //                   cpu_p1_port_params_s1.address
		input  wire [31:0] cpu_p1_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p2_reset_pio_s1_address,                     //                     cpu_p2_reset_pio_s1.address
		output wire        cpu_p2_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p2_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p2_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p2_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p2_reset_pio_ack_s1_address,                 //                 cpu_p2_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p2_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p2_port_params_s1_address,                   //                   cpu_p2_port_params_s1.address
		input  wire [31:0] cpu_p2_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p3_reset_pio_s1_address,                     //                     cpu_p3_reset_pio_s1.address
		output wire        cpu_p3_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p3_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p3_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p3_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p3_reset_pio_ack_s1_address,                 //                 cpu_p3_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p3_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p3_port_params_s1_address,                   //                   cpu_p3_port_params_s1.address
		input  wire [31:0] cpu_p3_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p4_reset_pio_s1_address,                     //                     cpu_p4_reset_pio_s1.address
		output wire        cpu_p4_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p4_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p4_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p4_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p4_reset_pio_ack_s1_address,                 //                 cpu_p4_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p4_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p4_port_params_s1_address,                   //                   cpu_p4_port_params_s1.address
		input  wire [31:0] cpu_p4_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p5_reset_pio_s1_address,                     //                     cpu_p5_reset_pio_s1.address
		output wire        cpu_p5_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p5_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p5_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p5_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p5_reset_pio_ack_s1_address,                 //                 cpu_p5_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p5_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p5_port_params_s1_address,                   //                   cpu_p5_port_params_s1.address
		input  wire [31:0] cpu_p5_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p6_reset_pio_s1_address,                     //                     cpu_p6_reset_pio_s1.address
		output wire        cpu_p6_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p6_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p6_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p6_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p6_reset_pio_ack_s1_address,                 //                 cpu_p6_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p6_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p6_port_params_s1_address,                   //                   cpu_p6_port_params_s1.address
		input  wire [31:0] cpu_p6_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p7_reset_pio_s1_address,                     //                     cpu_p7_reset_pio_s1.address
		output wire        cpu_p7_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p7_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p7_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p7_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p7_reset_pio_ack_s1_address,                 //                 cpu_p7_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p7_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p7_port_params_s1_address,                   //                   cpu_p7_port_params_s1.address
		input  wire [31:0] cpu_p7_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p8_reset_pio_s1_address,                     //                     cpu_p8_reset_pio_s1.address
		output wire        cpu_p8_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p8_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p8_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p8_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p8_reset_pio_ack_s1_address,                 //                 cpu_p8_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p8_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p8_port_params_s1_address,                   //                   cpu_p8_port_params_s1.address
		input  wire [31:0] cpu_p8_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p9_reset_pio_s1_address,                     //                     cpu_p9_reset_pio_s1.address
		output wire        cpu_p9_reset_pio_s1_write,                       //                                        .write
		input  wire [31:0] cpu_p9_reset_pio_s1_readdata,                    //                                        .readdata
		output wire [31:0] cpu_p9_reset_pio_s1_writedata,                   //                                        .writedata
		output wire        cpu_p9_reset_pio_s1_chipselect,                  //                                        .chipselect
		output wire [1:0]  cpu_p9_reset_pio_ack_s1_address,                 //                 cpu_p9_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p9_reset_pio_ack_s1_readdata,                //                                        .readdata
		output wire [1:0]  cpu_p9_port_params_s1_address,                   //                   cpu_p9_port_params_s1.address
		input  wire [31:0] cpu_p9_port_params_s1_readdata,                  //                                        .readdata
		output wire [1:0]  cpu_p10_reset_pio_s1_address,                    //                    cpu_p10_reset_pio_s1.address
		output wire        cpu_p10_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p10_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p10_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p10_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p10_reset_pio_ack_s1_address,                //                cpu_p10_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p10_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p10_port_params_s1_address,                  //                  cpu_p10_port_params_s1.address
		input  wire [31:0] cpu_p10_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p11_reset_pio_s1_address,                    //                    cpu_p11_reset_pio_s1.address
		output wire        cpu_p11_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p11_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p11_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p11_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p11_reset_pio_ack_s1_address,                //                cpu_p11_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p11_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p11_port_params_s1_address,                  //                  cpu_p11_port_params_s1.address
		input  wire [31:0] cpu_p11_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p12_reset_pio_s1_address,                    //                    cpu_p12_reset_pio_s1.address
		output wire        cpu_p12_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p12_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p12_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p12_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p12_reset_pio_ack_s1_address,                //                cpu_p12_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p12_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p12_port_params_s1_address,                  //                  cpu_p12_port_params_s1.address
		input  wire [31:0] cpu_p12_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p13_reset_pio_s1_address,                    //                    cpu_p13_reset_pio_s1.address
		output wire        cpu_p13_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p13_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p13_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p13_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p13_reset_pio_ack_s1_address,                //                cpu_p13_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p13_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p13_port_params_s1_address,                  //                  cpu_p13_port_params_s1.address
		input  wire [31:0] cpu_p13_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p14_reset_pio_s1_address,                    //                    cpu_p14_reset_pio_s1.address
		output wire        cpu_p14_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p14_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p14_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p14_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p14_reset_pio_ack_s1_address,                //                cpu_p14_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p14_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p14_port_params_s1_address,                  //                  cpu_p14_port_params_s1.address
		input  wire [31:0] cpu_p14_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p15_reset_pio_s1_address,                    //                    cpu_p15_reset_pio_s1.address
		output wire        cpu_p15_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p15_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p15_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p15_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p15_reset_pio_ack_s1_address,                //                cpu_p15_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p15_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p15_port_params_s1_address,                  //                  cpu_p15_port_params_s1.address
		input  wire [31:0] cpu_p15_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p16_reset_pio_s1_address,                    //                    cpu_p16_reset_pio_s1.address
		output wire        cpu_p16_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p16_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p16_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p16_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p16_reset_pio_ack_s1_address,                //                cpu_p16_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p16_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p16_port_params_s1_address,                  //                  cpu_p16_port_params_s1.address
		input  wire [31:0] cpu_p16_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p17_reset_pio_s1_address,                    //                    cpu_p17_reset_pio_s1.address
		output wire        cpu_p17_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p17_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p17_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p17_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p17_reset_pio_ack_s1_address,                //                cpu_p17_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p17_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p17_port_params_s1_address,                  //                  cpu_p17_port_params_s1.address
		input  wire [31:0] cpu_p17_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p18_reset_pio_s1_address,                    //                    cpu_p18_reset_pio_s1.address
		output wire        cpu_p18_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p18_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p18_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p18_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p18_reset_pio_ack_s1_address,                //                cpu_p18_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p18_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p18_port_params_s1_address,                  //                  cpu_p18_port_params_s1.address
		input  wire [31:0] cpu_p18_port_params_s1_readdata,                 //                                        .readdata
		output wire [1:0]  cpu_p19_reset_pio_s1_address,                    //                    cpu_p19_reset_pio_s1.address
		output wire        cpu_p19_reset_pio_s1_write,                      //                                        .write
		input  wire [31:0] cpu_p19_reset_pio_s1_readdata,                   //                                        .readdata
		output wire [31:0] cpu_p19_reset_pio_s1_writedata,                  //                                        .writedata
		output wire        cpu_p19_reset_pio_s1_chipselect,                 //                                        .chipselect
		output wire [1:0]  cpu_p19_reset_pio_ack_s1_address,                //                cpu_p19_reset_pio_ack_s1.address
		input  wire [31:0] cpu_p19_reset_pio_ack_s1_readdata,               //                                        .readdata
		output wire [1:0]  cpu_p19_port_params_s1_address,                  //                  cpu_p19_port_params_s1.address
		input  wire [31:0] cpu_p19_port_params_s1_readdata,                 //                                        .readdata
		input  wire [31:0] intel_niosv_data_manager_awaddr,                 //                intel_niosv_data_manager.awaddr
		input  wire [2:0]  intel_niosv_data_manager_awprot,                 //                                        .awprot
		input  wire        intel_niosv_data_manager_awvalid,                //                                        .awvalid
		output wire        intel_niosv_data_manager_awready,                //                                        .awready
		input  wire [31:0] intel_niosv_data_manager_wdata,                  //                                        .wdata
		input  wire [3:0]  intel_niosv_data_manager_wstrb,                  //                                        .wstrb
		input  wire        intel_niosv_data_manager_wvalid,                 //                                        .wvalid
		output wire        intel_niosv_data_manager_wready,                 //                                        .wready
		output wire [1:0]  intel_niosv_data_manager_bresp,                  //                                        .bresp
		output wire        intel_niosv_data_manager_bvalid,                 //                                        .bvalid
		input  wire        intel_niosv_data_manager_bready,                 //                                        .bready
		input  wire [31:0] intel_niosv_data_manager_araddr,                 //                                        .araddr
		input  wire [2:0]  intel_niosv_data_manager_arprot,                 //                                        .arprot
		input  wire        intel_niosv_data_manager_arvalid,                //                                        .arvalid
		output wire        intel_niosv_data_manager_arready,                //                                        .arready
		output wire [31:0] intel_niosv_data_manager_rdata,                  //                                        .rdata
		output wire [1:0]  intel_niosv_data_manager_rresp,                  //                                        .rresp
		output wire        intel_niosv_data_manager_rvalid,                 //                                        .rvalid
		input  wire        intel_niosv_data_manager_rready,                 //                                        .rready
		input  wire        intel_niosv_reset_reset_bridge_in_reset_reset,   // intel_niosv_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        clock_in_out_clk_clk                             //                        clock_in_out_clk.clk,          Clock Input
	);

	wire          rsp_mux_src_valid;                                                  // rsp_mux:src_valid -> intel_niosv_data_manager_agent:write_rp_valid
	wire  [131:0] rsp_mux_src_data;                                                   // rsp_mux:src_data -> intel_niosv_data_manager_agent:write_rp_data
	wire          rsp_mux_src_ready;                                                  // intel_niosv_data_manager_agent:write_rp_ready -> rsp_mux:src_ready
	wire   [70:0] rsp_mux_src_channel;                                                // rsp_mux:src_channel -> intel_niosv_data_manager_agent:write_rp_channel
	wire          rsp_mux_src_startofpacket;                                          // rsp_mux:src_startofpacket -> intel_niosv_data_manager_agent:write_rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                            // rsp_mux:src_endofpacket -> intel_niosv_data_manager_agent:write_rp_endofpacket
	wire          rsp_mux_001_src_valid;                                              // rsp_mux_001:src_valid -> intel_niosv_data_manager_agent:read_rp_valid
	wire  [131:0] rsp_mux_001_src_data;                                               // rsp_mux_001:src_data -> intel_niosv_data_manager_agent:read_rp_data
	wire          rsp_mux_001_src_ready;                                              // intel_niosv_data_manager_agent:read_rp_ready -> rsp_mux_001:src_ready
	wire   [70:0] rsp_mux_001_src_channel;                                            // rsp_mux_001:src_channel -> intel_niosv_data_manager_agent:read_rp_channel
	wire          rsp_mux_001_src_startofpacket;                                      // rsp_mux_001:src_startofpacket -> intel_niosv_data_manager_agent:read_rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                        // rsp_mux_001:src_endofpacket -> intel_niosv_data_manager_agent:read_rp_endofpacket
	wire   [31:0] cpu_cmd_type_s1_agent_m0_readdata;                                  // cpu_cmd_type_s1_translator:uav_readdata -> cpu_cmd_type_s1_agent:m0_readdata
	wire          cpu_cmd_type_s1_agent_m0_waitrequest;                               // cpu_cmd_type_s1_translator:uav_waitrequest -> cpu_cmd_type_s1_agent:m0_waitrequest
	wire          cpu_cmd_type_s1_agent_m0_debugaccess;                               // cpu_cmd_type_s1_agent:m0_debugaccess -> cpu_cmd_type_s1_translator:uav_debugaccess
	wire   [31:0] cpu_cmd_type_s1_agent_m0_address;                                   // cpu_cmd_type_s1_agent:m0_address -> cpu_cmd_type_s1_translator:uav_address
	wire    [3:0] cpu_cmd_type_s1_agent_m0_byteenable;                                // cpu_cmd_type_s1_agent:m0_byteenable -> cpu_cmd_type_s1_translator:uav_byteenable
	wire          cpu_cmd_type_s1_agent_m0_read;                                      // cpu_cmd_type_s1_agent:m0_read -> cpu_cmd_type_s1_translator:uav_read
	wire          cpu_cmd_type_s1_agent_m0_readdatavalid;                             // cpu_cmd_type_s1_translator:uav_readdatavalid -> cpu_cmd_type_s1_agent:m0_readdatavalid
	wire          cpu_cmd_type_s1_agent_m0_lock;                                      // cpu_cmd_type_s1_agent:m0_lock -> cpu_cmd_type_s1_translator:uav_lock
	wire   [31:0] cpu_cmd_type_s1_agent_m0_writedata;                                 // cpu_cmd_type_s1_agent:m0_writedata -> cpu_cmd_type_s1_translator:uav_writedata
	wire          cpu_cmd_type_s1_agent_m0_write;                                     // cpu_cmd_type_s1_agent:m0_write -> cpu_cmd_type_s1_translator:uav_write
	wire    [2:0] cpu_cmd_type_s1_agent_m0_burstcount;                                // cpu_cmd_type_s1_agent:m0_burstcount -> cpu_cmd_type_s1_translator:uav_burstcount
	wire          cpu_cmd_type_s1_agent_rf_source_valid;                              // cpu_cmd_type_s1_agent:rf_source_valid -> cpu_cmd_type_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_cmd_type_s1_agent_rf_source_data;                               // cpu_cmd_type_s1_agent:rf_source_data -> cpu_cmd_type_s1_agent_rsp_fifo:in_data
	wire          cpu_cmd_type_s1_agent_rf_source_ready;                              // cpu_cmd_type_s1_agent_rsp_fifo:in_ready -> cpu_cmd_type_s1_agent:rf_source_ready
	wire          cpu_cmd_type_s1_agent_rf_source_startofpacket;                      // cpu_cmd_type_s1_agent:rf_source_startofpacket -> cpu_cmd_type_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_cmd_type_s1_agent_rf_source_endofpacket;                        // cpu_cmd_type_s1_agent:rf_source_endofpacket -> cpu_cmd_type_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_cmd_type_s1_agent_rsp_fifo_out_valid;                           // cpu_cmd_type_s1_agent_rsp_fifo:out_valid -> cpu_cmd_type_s1_agent:rf_sink_valid
	wire  [132:0] cpu_cmd_type_s1_agent_rsp_fifo_out_data;                            // cpu_cmd_type_s1_agent_rsp_fifo:out_data -> cpu_cmd_type_s1_agent:rf_sink_data
	wire          cpu_cmd_type_s1_agent_rsp_fifo_out_ready;                           // cpu_cmd_type_s1_agent:rf_sink_ready -> cpu_cmd_type_s1_agent_rsp_fifo:out_ready
	wire          cpu_cmd_type_s1_agent_rsp_fifo_out_startofpacket;                   // cpu_cmd_type_s1_agent_rsp_fifo:out_startofpacket -> cpu_cmd_type_s1_agent:rf_sink_startofpacket
	wire          cpu_cmd_type_s1_agent_rsp_fifo_out_endofpacket;                     // cpu_cmd_type_s1_agent_rsp_fifo:out_endofpacket -> cpu_cmd_type_s1_agent:rf_sink_endofpacket
	wire          cpu_cmd_type_s1_agent_rdata_fifo_src_valid;                         // cpu_cmd_type_s1_agent:rdata_fifo_src_valid -> cpu_cmd_type_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_cmd_type_s1_agent_rdata_fifo_src_data;                          // cpu_cmd_type_s1_agent:rdata_fifo_src_data -> cpu_cmd_type_s1_agent_rdata_fifo:in_data
	wire          cpu_cmd_type_s1_agent_rdata_fifo_src_ready;                         // cpu_cmd_type_s1_agent_rdata_fifo:in_ready -> cpu_cmd_type_s1_agent:rdata_fifo_src_ready
	wire          cpu_cmd_type_s1_agent_rdata_fifo_out_valid;                         // cpu_cmd_type_s1_agent_rdata_fifo:out_valid -> cpu_cmd_type_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_cmd_type_s1_agent_rdata_fifo_out_data;                          // cpu_cmd_type_s1_agent_rdata_fifo:out_data -> cpu_cmd_type_s1_agent:rdata_fifo_sink_data
	wire          cpu_cmd_type_s1_agent_rdata_fifo_out_ready;                         // cpu_cmd_type_s1_agent:rdata_fifo_sink_ready -> cpu_cmd_type_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_src_valid;                                                  // cmd_mux:src_valid -> cpu_cmd_type_s1_agent:cp_valid
	wire  [131:0] cmd_mux_src_data;                                                   // cmd_mux:src_data -> cpu_cmd_type_s1_agent:cp_data
	wire          cmd_mux_src_ready;                                                  // cpu_cmd_type_s1_agent:cp_ready -> cmd_mux:src_ready
	wire   [70:0] cmd_mux_src_channel;                                                // cmd_mux:src_channel -> cpu_cmd_type_s1_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                          // cmd_mux:src_startofpacket -> cpu_cmd_type_s1_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                            // cmd_mux:src_endofpacket -> cpu_cmd_type_s1_agent:cp_endofpacket
	wire   [31:0] cpu_cmd_s1_agent_m0_readdata;                                       // cpu_cmd_s1_translator:uav_readdata -> cpu_cmd_s1_agent:m0_readdata
	wire          cpu_cmd_s1_agent_m0_waitrequest;                                    // cpu_cmd_s1_translator:uav_waitrequest -> cpu_cmd_s1_agent:m0_waitrequest
	wire          cpu_cmd_s1_agent_m0_debugaccess;                                    // cpu_cmd_s1_agent:m0_debugaccess -> cpu_cmd_s1_translator:uav_debugaccess
	wire   [31:0] cpu_cmd_s1_agent_m0_address;                                        // cpu_cmd_s1_agent:m0_address -> cpu_cmd_s1_translator:uav_address
	wire    [3:0] cpu_cmd_s1_agent_m0_byteenable;                                     // cpu_cmd_s1_agent:m0_byteenable -> cpu_cmd_s1_translator:uav_byteenable
	wire          cpu_cmd_s1_agent_m0_read;                                           // cpu_cmd_s1_agent:m0_read -> cpu_cmd_s1_translator:uav_read
	wire          cpu_cmd_s1_agent_m0_readdatavalid;                                  // cpu_cmd_s1_translator:uav_readdatavalid -> cpu_cmd_s1_agent:m0_readdatavalid
	wire          cpu_cmd_s1_agent_m0_lock;                                           // cpu_cmd_s1_agent:m0_lock -> cpu_cmd_s1_translator:uav_lock
	wire   [31:0] cpu_cmd_s1_agent_m0_writedata;                                      // cpu_cmd_s1_agent:m0_writedata -> cpu_cmd_s1_translator:uav_writedata
	wire          cpu_cmd_s1_agent_m0_write;                                          // cpu_cmd_s1_agent:m0_write -> cpu_cmd_s1_translator:uav_write
	wire    [2:0] cpu_cmd_s1_agent_m0_burstcount;                                     // cpu_cmd_s1_agent:m0_burstcount -> cpu_cmd_s1_translator:uav_burstcount
	wire          cpu_cmd_s1_agent_rf_source_valid;                                   // cpu_cmd_s1_agent:rf_source_valid -> cpu_cmd_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_cmd_s1_agent_rf_source_data;                                    // cpu_cmd_s1_agent:rf_source_data -> cpu_cmd_s1_agent_rsp_fifo:in_data
	wire          cpu_cmd_s1_agent_rf_source_ready;                                   // cpu_cmd_s1_agent_rsp_fifo:in_ready -> cpu_cmd_s1_agent:rf_source_ready
	wire          cpu_cmd_s1_agent_rf_source_startofpacket;                           // cpu_cmd_s1_agent:rf_source_startofpacket -> cpu_cmd_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_cmd_s1_agent_rf_source_endofpacket;                             // cpu_cmd_s1_agent:rf_source_endofpacket -> cpu_cmd_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_cmd_s1_agent_rsp_fifo_out_valid;                                // cpu_cmd_s1_agent_rsp_fifo:out_valid -> cpu_cmd_s1_agent:rf_sink_valid
	wire  [132:0] cpu_cmd_s1_agent_rsp_fifo_out_data;                                 // cpu_cmd_s1_agent_rsp_fifo:out_data -> cpu_cmd_s1_agent:rf_sink_data
	wire          cpu_cmd_s1_agent_rsp_fifo_out_ready;                                // cpu_cmd_s1_agent:rf_sink_ready -> cpu_cmd_s1_agent_rsp_fifo:out_ready
	wire          cpu_cmd_s1_agent_rsp_fifo_out_startofpacket;                        // cpu_cmd_s1_agent_rsp_fifo:out_startofpacket -> cpu_cmd_s1_agent:rf_sink_startofpacket
	wire          cpu_cmd_s1_agent_rsp_fifo_out_endofpacket;                          // cpu_cmd_s1_agent_rsp_fifo:out_endofpacket -> cpu_cmd_s1_agent:rf_sink_endofpacket
	wire          cpu_cmd_s1_agent_rdata_fifo_src_valid;                              // cpu_cmd_s1_agent:rdata_fifo_src_valid -> cpu_cmd_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_cmd_s1_agent_rdata_fifo_src_data;                               // cpu_cmd_s1_agent:rdata_fifo_src_data -> cpu_cmd_s1_agent_rdata_fifo:in_data
	wire          cpu_cmd_s1_agent_rdata_fifo_src_ready;                              // cpu_cmd_s1_agent_rdata_fifo:in_ready -> cpu_cmd_s1_agent:rdata_fifo_src_ready
	wire          cpu_cmd_s1_agent_rdata_fifo_out_valid;                              // cpu_cmd_s1_agent_rdata_fifo:out_valid -> cpu_cmd_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_cmd_s1_agent_rdata_fifo_out_data;                               // cpu_cmd_s1_agent_rdata_fifo:out_data -> cpu_cmd_s1_agent:rdata_fifo_sink_data
	wire          cpu_cmd_s1_agent_rdata_fifo_out_ready;                              // cpu_cmd_s1_agent:rdata_fifo_sink_ready -> cpu_cmd_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_001_src_valid;                                              // cmd_mux_001:src_valid -> cpu_cmd_s1_agent:cp_valid
	wire  [131:0] cmd_mux_001_src_data;                                               // cmd_mux_001:src_data -> cpu_cmd_s1_agent:cp_data
	wire          cmd_mux_001_src_ready;                                              // cpu_cmd_s1_agent:cp_ready -> cmd_mux_001:src_ready
	wire   [70:0] cmd_mux_001_src_channel;                                            // cmd_mux_001:src_channel -> cpu_cmd_s1_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                      // cmd_mux_001:src_startofpacket -> cpu_cmd_s1_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                        // cmd_mux_001:src_endofpacket -> cpu_cmd_s1_agent:cp_endofpacket
	wire   [31:0] cpu_wr_data_s1_agent_m0_readdata;                                   // cpu_wr_data_s1_translator:uav_readdata -> cpu_wr_data_s1_agent:m0_readdata
	wire          cpu_wr_data_s1_agent_m0_waitrequest;                                // cpu_wr_data_s1_translator:uav_waitrequest -> cpu_wr_data_s1_agent:m0_waitrequest
	wire          cpu_wr_data_s1_agent_m0_debugaccess;                                // cpu_wr_data_s1_agent:m0_debugaccess -> cpu_wr_data_s1_translator:uav_debugaccess
	wire   [31:0] cpu_wr_data_s1_agent_m0_address;                                    // cpu_wr_data_s1_agent:m0_address -> cpu_wr_data_s1_translator:uav_address
	wire    [3:0] cpu_wr_data_s1_agent_m0_byteenable;                                 // cpu_wr_data_s1_agent:m0_byteenable -> cpu_wr_data_s1_translator:uav_byteenable
	wire          cpu_wr_data_s1_agent_m0_read;                                       // cpu_wr_data_s1_agent:m0_read -> cpu_wr_data_s1_translator:uav_read
	wire          cpu_wr_data_s1_agent_m0_readdatavalid;                              // cpu_wr_data_s1_translator:uav_readdatavalid -> cpu_wr_data_s1_agent:m0_readdatavalid
	wire          cpu_wr_data_s1_agent_m0_lock;                                       // cpu_wr_data_s1_agent:m0_lock -> cpu_wr_data_s1_translator:uav_lock
	wire   [31:0] cpu_wr_data_s1_agent_m0_writedata;                                  // cpu_wr_data_s1_agent:m0_writedata -> cpu_wr_data_s1_translator:uav_writedata
	wire          cpu_wr_data_s1_agent_m0_write;                                      // cpu_wr_data_s1_agent:m0_write -> cpu_wr_data_s1_translator:uav_write
	wire    [2:0] cpu_wr_data_s1_agent_m0_burstcount;                                 // cpu_wr_data_s1_agent:m0_burstcount -> cpu_wr_data_s1_translator:uav_burstcount
	wire          cpu_wr_data_s1_agent_rf_source_valid;                               // cpu_wr_data_s1_agent:rf_source_valid -> cpu_wr_data_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_wr_data_s1_agent_rf_source_data;                                // cpu_wr_data_s1_agent:rf_source_data -> cpu_wr_data_s1_agent_rsp_fifo:in_data
	wire          cpu_wr_data_s1_agent_rf_source_ready;                               // cpu_wr_data_s1_agent_rsp_fifo:in_ready -> cpu_wr_data_s1_agent:rf_source_ready
	wire          cpu_wr_data_s1_agent_rf_source_startofpacket;                       // cpu_wr_data_s1_agent:rf_source_startofpacket -> cpu_wr_data_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_wr_data_s1_agent_rf_source_endofpacket;                         // cpu_wr_data_s1_agent:rf_source_endofpacket -> cpu_wr_data_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_wr_data_s1_agent_rsp_fifo_out_valid;                            // cpu_wr_data_s1_agent_rsp_fifo:out_valid -> cpu_wr_data_s1_agent:rf_sink_valid
	wire  [132:0] cpu_wr_data_s1_agent_rsp_fifo_out_data;                             // cpu_wr_data_s1_agent_rsp_fifo:out_data -> cpu_wr_data_s1_agent:rf_sink_data
	wire          cpu_wr_data_s1_agent_rsp_fifo_out_ready;                            // cpu_wr_data_s1_agent:rf_sink_ready -> cpu_wr_data_s1_agent_rsp_fifo:out_ready
	wire          cpu_wr_data_s1_agent_rsp_fifo_out_startofpacket;                    // cpu_wr_data_s1_agent_rsp_fifo:out_startofpacket -> cpu_wr_data_s1_agent:rf_sink_startofpacket
	wire          cpu_wr_data_s1_agent_rsp_fifo_out_endofpacket;                      // cpu_wr_data_s1_agent_rsp_fifo:out_endofpacket -> cpu_wr_data_s1_agent:rf_sink_endofpacket
	wire          cpu_wr_data_s1_agent_rdata_fifo_src_valid;                          // cpu_wr_data_s1_agent:rdata_fifo_src_valid -> cpu_wr_data_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_wr_data_s1_agent_rdata_fifo_src_data;                           // cpu_wr_data_s1_agent:rdata_fifo_src_data -> cpu_wr_data_s1_agent_rdata_fifo:in_data
	wire          cpu_wr_data_s1_agent_rdata_fifo_src_ready;                          // cpu_wr_data_s1_agent_rdata_fifo:in_ready -> cpu_wr_data_s1_agent:rdata_fifo_src_ready
	wire          cpu_wr_data_s1_agent_rdata_fifo_out_valid;                          // cpu_wr_data_s1_agent_rdata_fifo:out_valid -> cpu_wr_data_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_wr_data_s1_agent_rdata_fifo_out_data;                           // cpu_wr_data_s1_agent_rdata_fifo:out_data -> cpu_wr_data_s1_agent:rdata_fifo_sink_data
	wire          cpu_wr_data_s1_agent_rdata_fifo_out_ready;                          // cpu_wr_data_s1_agent:rdata_fifo_sink_ready -> cpu_wr_data_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_002_src_valid;                                              // cmd_mux_002:src_valid -> cpu_wr_data_s1_agent:cp_valid
	wire  [131:0] cmd_mux_002_src_data;                                               // cmd_mux_002:src_data -> cpu_wr_data_s1_agent:cp_data
	wire          cmd_mux_002_src_ready;                                              // cpu_wr_data_s1_agent:cp_ready -> cmd_mux_002:src_ready
	wire   [70:0] cmd_mux_002_src_channel;                                            // cmd_mux_002:src_channel -> cpu_wr_data_s1_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                      // cmd_mux_002:src_startofpacket -> cpu_wr_data_s1_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                        // cmd_mux_002:src_endofpacket -> cpu_wr_data_s1_agent:cp_endofpacket
	wire   [31:0] cpu_cmd_start_s1_agent_m0_readdata;                                 // cpu_cmd_start_s1_translator:uav_readdata -> cpu_cmd_start_s1_agent:m0_readdata
	wire          cpu_cmd_start_s1_agent_m0_waitrequest;                              // cpu_cmd_start_s1_translator:uav_waitrequest -> cpu_cmd_start_s1_agent:m0_waitrequest
	wire          cpu_cmd_start_s1_agent_m0_debugaccess;                              // cpu_cmd_start_s1_agent:m0_debugaccess -> cpu_cmd_start_s1_translator:uav_debugaccess
	wire   [31:0] cpu_cmd_start_s1_agent_m0_address;                                  // cpu_cmd_start_s1_agent:m0_address -> cpu_cmd_start_s1_translator:uav_address
	wire    [3:0] cpu_cmd_start_s1_agent_m0_byteenable;                               // cpu_cmd_start_s1_agent:m0_byteenable -> cpu_cmd_start_s1_translator:uav_byteenable
	wire          cpu_cmd_start_s1_agent_m0_read;                                     // cpu_cmd_start_s1_agent:m0_read -> cpu_cmd_start_s1_translator:uav_read
	wire          cpu_cmd_start_s1_agent_m0_readdatavalid;                            // cpu_cmd_start_s1_translator:uav_readdatavalid -> cpu_cmd_start_s1_agent:m0_readdatavalid
	wire          cpu_cmd_start_s1_agent_m0_lock;                                     // cpu_cmd_start_s1_agent:m0_lock -> cpu_cmd_start_s1_translator:uav_lock
	wire   [31:0] cpu_cmd_start_s1_agent_m0_writedata;                                // cpu_cmd_start_s1_agent:m0_writedata -> cpu_cmd_start_s1_translator:uav_writedata
	wire          cpu_cmd_start_s1_agent_m0_write;                                    // cpu_cmd_start_s1_agent:m0_write -> cpu_cmd_start_s1_translator:uav_write
	wire    [2:0] cpu_cmd_start_s1_agent_m0_burstcount;                               // cpu_cmd_start_s1_agent:m0_burstcount -> cpu_cmd_start_s1_translator:uav_burstcount
	wire          cpu_cmd_start_s1_agent_rf_source_valid;                             // cpu_cmd_start_s1_agent:rf_source_valid -> cpu_cmd_start_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_cmd_start_s1_agent_rf_source_data;                              // cpu_cmd_start_s1_agent:rf_source_data -> cpu_cmd_start_s1_agent_rsp_fifo:in_data
	wire          cpu_cmd_start_s1_agent_rf_source_ready;                             // cpu_cmd_start_s1_agent_rsp_fifo:in_ready -> cpu_cmd_start_s1_agent:rf_source_ready
	wire          cpu_cmd_start_s1_agent_rf_source_startofpacket;                     // cpu_cmd_start_s1_agent:rf_source_startofpacket -> cpu_cmd_start_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_cmd_start_s1_agent_rf_source_endofpacket;                       // cpu_cmd_start_s1_agent:rf_source_endofpacket -> cpu_cmd_start_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_cmd_start_s1_agent_rsp_fifo_out_valid;                          // cpu_cmd_start_s1_agent_rsp_fifo:out_valid -> cpu_cmd_start_s1_agent:rf_sink_valid
	wire  [132:0] cpu_cmd_start_s1_agent_rsp_fifo_out_data;                           // cpu_cmd_start_s1_agent_rsp_fifo:out_data -> cpu_cmd_start_s1_agent:rf_sink_data
	wire          cpu_cmd_start_s1_agent_rsp_fifo_out_ready;                          // cpu_cmd_start_s1_agent:rf_sink_ready -> cpu_cmd_start_s1_agent_rsp_fifo:out_ready
	wire          cpu_cmd_start_s1_agent_rsp_fifo_out_startofpacket;                  // cpu_cmd_start_s1_agent_rsp_fifo:out_startofpacket -> cpu_cmd_start_s1_agent:rf_sink_startofpacket
	wire          cpu_cmd_start_s1_agent_rsp_fifo_out_endofpacket;                    // cpu_cmd_start_s1_agent_rsp_fifo:out_endofpacket -> cpu_cmd_start_s1_agent:rf_sink_endofpacket
	wire          cpu_cmd_start_s1_agent_rdata_fifo_src_valid;                        // cpu_cmd_start_s1_agent:rdata_fifo_src_valid -> cpu_cmd_start_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_cmd_start_s1_agent_rdata_fifo_src_data;                         // cpu_cmd_start_s1_agent:rdata_fifo_src_data -> cpu_cmd_start_s1_agent_rdata_fifo:in_data
	wire          cpu_cmd_start_s1_agent_rdata_fifo_src_ready;                        // cpu_cmd_start_s1_agent_rdata_fifo:in_ready -> cpu_cmd_start_s1_agent:rdata_fifo_src_ready
	wire          cpu_cmd_start_s1_agent_rdata_fifo_out_valid;                        // cpu_cmd_start_s1_agent_rdata_fifo:out_valid -> cpu_cmd_start_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_cmd_start_s1_agent_rdata_fifo_out_data;                         // cpu_cmd_start_s1_agent_rdata_fifo:out_data -> cpu_cmd_start_s1_agent:rdata_fifo_sink_data
	wire          cpu_cmd_start_s1_agent_rdata_fifo_out_ready;                        // cpu_cmd_start_s1_agent:rdata_fifo_sink_ready -> cpu_cmd_start_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_003_src_valid;                                              // cmd_mux_003:src_valid -> cpu_cmd_start_s1_agent:cp_valid
	wire  [131:0] cmd_mux_003_src_data;                                               // cmd_mux_003:src_data -> cpu_cmd_start_s1_agent:cp_data
	wire          cmd_mux_003_src_ready;                                              // cpu_cmd_start_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire   [70:0] cmd_mux_003_src_channel;                                            // cmd_mux_003:src_channel -> cpu_cmd_start_s1_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                      // cmd_mux_003:src_startofpacket -> cpu_cmd_start_s1_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                        // cmd_mux_003:src_endofpacket -> cpu_cmd_start_s1_agent:cp_endofpacket
	wire   [31:0] cpu_cmd_complete_s1_agent_m0_readdata;                              // cpu_cmd_complete_s1_translator:uav_readdata -> cpu_cmd_complete_s1_agent:m0_readdata
	wire          cpu_cmd_complete_s1_agent_m0_waitrequest;                           // cpu_cmd_complete_s1_translator:uav_waitrequest -> cpu_cmd_complete_s1_agent:m0_waitrequest
	wire          cpu_cmd_complete_s1_agent_m0_debugaccess;                           // cpu_cmd_complete_s1_agent:m0_debugaccess -> cpu_cmd_complete_s1_translator:uav_debugaccess
	wire   [31:0] cpu_cmd_complete_s1_agent_m0_address;                               // cpu_cmd_complete_s1_agent:m0_address -> cpu_cmd_complete_s1_translator:uav_address
	wire    [3:0] cpu_cmd_complete_s1_agent_m0_byteenable;                            // cpu_cmd_complete_s1_agent:m0_byteenable -> cpu_cmd_complete_s1_translator:uav_byteenable
	wire          cpu_cmd_complete_s1_agent_m0_read;                                  // cpu_cmd_complete_s1_agent:m0_read -> cpu_cmd_complete_s1_translator:uav_read
	wire          cpu_cmd_complete_s1_agent_m0_readdatavalid;                         // cpu_cmd_complete_s1_translator:uav_readdatavalid -> cpu_cmd_complete_s1_agent:m0_readdatavalid
	wire          cpu_cmd_complete_s1_agent_m0_lock;                                  // cpu_cmd_complete_s1_agent:m0_lock -> cpu_cmd_complete_s1_translator:uav_lock
	wire   [31:0] cpu_cmd_complete_s1_agent_m0_writedata;                             // cpu_cmd_complete_s1_agent:m0_writedata -> cpu_cmd_complete_s1_translator:uav_writedata
	wire          cpu_cmd_complete_s1_agent_m0_write;                                 // cpu_cmd_complete_s1_agent:m0_write -> cpu_cmd_complete_s1_translator:uav_write
	wire    [2:0] cpu_cmd_complete_s1_agent_m0_burstcount;                            // cpu_cmd_complete_s1_agent:m0_burstcount -> cpu_cmd_complete_s1_translator:uav_burstcount
	wire          cpu_cmd_complete_s1_agent_rf_source_valid;                          // cpu_cmd_complete_s1_agent:rf_source_valid -> cpu_cmd_complete_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_cmd_complete_s1_agent_rf_source_data;                           // cpu_cmd_complete_s1_agent:rf_source_data -> cpu_cmd_complete_s1_agent_rsp_fifo:in_data
	wire          cpu_cmd_complete_s1_agent_rf_source_ready;                          // cpu_cmd_complete_s1_agent_rsp_fifo:in_ready -> cpu_cmd_complete_s1_agent:rf_source_ready
	wire          cpu_cmd_complete_s1_agent_rf_source_startofpacket;                  // cpu_cmd_complete_s1_agent:rf_source_startofpacket -> cpu_cmd_complete_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_cmd_complete_s1_agent_rf_source_endofpacket;                    // cpu_cmd_complete_s1_agent:rf_source_endofpacket -> cpu_cmd_complete_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_cmd_complete_s1_agent_rsp_fifo_out_valid;                       // cpu_cmd_complete_s1_agent_rsp_fifo:out_valid -> cpu_cmd_complete_s1_agent:rf_sink_valid
	wire  [132:0] cpu_cmd_complete_s1_agent_rsp_fifo_out_data;                        // cpu_cmd_complete_s1_agent_rsp_fifo:out_data -> cpu_cmd_complete_s1_agent:rf_sink_data
	wire          cpu_cmd_complete_s1_agent_rsp_fifo_out_ready;                       // cpu_cmd_complete_s1_agent:rf_sink_ready -> cpu_cmd_complete_s1_agent_rsp_fifo:out_ready
	wire          cpu_cmd_complete_s1_agent_rsp_fifo_out_startofpacket;               // cpu_cmd_complete_s1_agent_rsp_fifo:out_startofpacket -> cpu_cmd_complete_s1_agent:rf_sink_startofpacket
	wire          cpu_cmd_complete_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_cmd_complete_s1_agent_rsp_fifo:out_endofpacket -> cpu_cmd_complete_s1_agent:rf_sink_endofpacket
	wire          cpu_cmd_complete_s1_agent_rdata_fifo_src_valid;                     // cpu_cmd_complete_s1_agent:rdata_fifo_src_valid -> cpu_cmd_complete_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_cmd_complete_s1_agent_rdata_fifo_src_data;                      // cpu_cmd_complete_s1_agent:rdata_fifo_src_data -> cpu_cmd_complete_s1_agent_rdata_fifo:in_data
	wire          cpu_cmd_complete_s1_agent_rdata_fifo_src_ready;                     // cpu_cmd_complete_s1_agent_rdata_fifo:in_ready -> cpu_cmd_complete_s1_agent:rdata_fifo_src_ready
	wire          cpu_cmd_complete_s1_agent_rdata_fifo_out_valid;                     // cpu_cmd_complete_s1_agent_rdata_fifo:out_valid -> cpu_cmd_complete_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_cmd_complete_s1_agent_rdata_fifo_out_data;                      // cpu_cmd_complete_s1_agent_rdata_fifo:out_data -> cpu_cmd_complete_s1_agent:rdata_fifo_sink_data
	wire          cpu_cmd_complete_s1_agent_rdata_fifo_out_ready;                     // cpu_cmd_complete_s1_agent:rdata_fifo_sink_ready -> cpu_cmd_complete_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_004_src_valid;                                              // cmd_mux_004:src_valid -> cpu_cmd_complete_s1_agent:cp_valid
	wire  [131:0] cmd_mux_004_src_data;                                               // cmd_mux_004:src_data -> cpu_cmd_complete_s1_agent:cp_data
	wire          cmd_mux_004_src_ready;                                              // cpu_cmd_complete_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire   [70:0] cmd_mux_004_src_channel;                                            // cmd_mux_004:src_channel -> cpu_cmd_complete_s1_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                      // cmd_mux_004:src_startofpacket -> cpu_cmd_complete_s1_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                        // cmd_mux_004:src_endofpacket -> cpu_cmd_complete_s1_agent:cp_endofpacket
	wire   [31:0] cpu_rd_data_s1_agent_m0_readdata;                                   // cpu_rd_data_s1_translator:uav_readdata -> cpu_rd_data_s1_agent:m0_readdata
	wire          cpu_rd_data_s1_agent_m0_waitrequest;                                // cpu_rd_data_s1_translator:uav_waitrequest -> cpu_rd_data_s1_agent:m0_waitrequest
	wire          cpu_rd_data_s1_agent_m0_debugaccess;                                // cpu_rd_data_s1_agent:m0_debugaccess -> cpu_rd_data_s1_translator:uav_debugaccess
	wire   [31:0] cpu_rd_data_s1_agent_m0_address;                                    // cpu_rd_data_s1_agent:m0_address -> cpu_rd_data_s1_translator:uav_address
	wire    [3:0] cpu_rd_data_s1_agent_m0_byteenable;                                 // cpu_rd_data_s1_agent:m0_byteenable -> cpu_rd_data_s1_translator:uav_byteenable
	wire          cpu_rd_data_s1_agent_m0_read;                                       // cpu_rd_data_s1_agent:m0_read -> cpu_rd_data_s1_translator:uav_read
	wire          cpu_rd_data_s1_agent_m0_readdatavalid;                              // cpu_rd_data_s1_translator:uav_readdatavalid -> cpu_rd_data_s1_agent:m0_readdatavalid
	wire          cpu_rd_data_s1_agent_m0_lock;                                       // cpu_rd_data_s1_agent:m0_lock -> cpu_rd_data_s1_translator:uav_lock
	wire   [31:0] cpu_rd_data_s1_agent_m0_writedata;                                  // cpu_rd_data_s1_agent:m0_writedata -> cpu_rd_data_s1_translator:uav_writedata
	wire          cpu_rd_data_s1_agent_m0_write;                                      // cpu_rd_data_s1_agent:m0_write -> cpu_rd_data_s1_translator:uav_write
	wire    [2:0] cpu_rd_data_s1_agent_m0_burstcount;                                 // cpu_rd_data_s1_agent:m0_burstcount -> cpu_rd_data_s1_translator:uav_burstcount
	wire          cpu_rd_data_s1_agent_rf_source_valid;                               // cpu_rd_data_s1_agent:rf_source_valid -> cpu_rd_data_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_rd_data_s1_agent_rf_source_data;                                // cpu_rd_data_s1_agent:rf_source_data -> cpu_rd_data_s1_agent_rsp_fifo:in_data
	wire          cpu_rd_data_s1_agent_rf_source_ready;                               // cpu_rd_data_s1_agent_rsp_fifo:in_ready -> cpu_rd_data_s1_agent:rf_source_ready
	wire          cpu_rd_data_s1_agent_rf_source_startofpacket;                       // cpu_rd_data_s1_agent:rf_source_startofpacket -> cpu_rd_data_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_rd_data_s1_agent_rf_source_endofpacket;                         // cpu_rd_data_s1_agent:rf_source_endofpacket -> cpu_rd_data_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_rd_data_s1_agent_rsp_fifo_out_valid;                            // cpu_rd_data_s1_agent_rsp_fifo:out_valid -> cpu_rd_data_s1_agent:rf_sink_valid
	wire  [132:0] cpu_rd_data_s1_agent_rsp_fifo_out_data;                             // cpu_rd_data_s1_agent_rsp_fifo:out_data -> cpu_rd_data_s1_agent:rf_sink_data
	wire          cpu_rd_data_s1_agent_rsp_fifo_out_ready;                            // cpu_rd_data_s1_agent:rf_sink_ready -> cpu_rd_data_s1_agent_rsp_fifo:out_ready
	wire          cpu_rd_data_s1_agent_rsp_fifo_out_startofpacket;                    // cpu_rd_data_s1_agent_rsp_fifo:out_startofpacket -> cpu_rd_data_s1_agent:rf_sink_startofpacket
	wire          cpu_rd_data_s1_agent_rsp_fifo_out_endofpacket;                      // cpu_rd_data_s1_agent_rsp_fifo:out_endofpacket -> cpu_rd_data_s1_agent:rf_sink_endofpacket
	wire          cpu_rd_data_s1_agent_rdata_fifo_src_valid;                          // cpu_rd_data_s1_agent:rdata_fifo_src_valid -> cpu_rd_data_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_rd_data_s1_agent_rdata_fifo_src_data;                           // cpu_rd_data_s1_agent:rdata_fifo_src_data -> cpu_rd_data_s1_agent_rdata_fifo:in_data
	wire          cpu_rd_data_s1_agent_rdata_fifo_src_ready;                          // cpu_rd_data_s1_agent_rdata_fifo:in_ready -> cpu_rd_data_s1_agent:rdata_fifo_src_ready
	wire          cpu_rd_data_s1_agent_rdata_fifo_out_valid;                          // cpu_rd_data_s1_agent_rdata_fifo:out_valid -> cpu_rd_data_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_rd_data_s1_agent_rdata_fifo_out_data;                           // cpu_rd_data_s1_agent_rdata_fifo:out_data -> cpu_rd_data_s1_agent:rdata_fifo_sink_data
	wire          cpu_rd_data_s1_agent_rdata_fifo_out_ready;                          // cpu_rd_data_s1_agent:rdata_fifo_sink_ready -> cpu_rd_data_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_005_src_valid;                                              // cmd_mux_005:src_valid -> cpu_rd_data_s1_agent:cp_valid
	wire  [131:0] cmd_mux_005_src_data;                                               // cmd_mux_005:src_data -> cpu_rd_data_s1_agent:cp_data
	wire          cmd_mux_005_src_ready;                                              // cpu_rd_data_s1_agent:cp_ready -> cmd_mux_005:src_ready
	wire   [70:0] cmd_mux_005_src_channel;                                            // cmd_mux_005:src_channel -> cpu_rd_data_s1_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                      // cmd_mux_005:src_startofpacket -> cpu_rd_data_s1_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                        // cmd_mux_005:src_endofpacket -> cpu_rd_data_s1_agent:cp_endofpacket
	wire   [31:0] dmem_s1_agent_m0_readdata;                                          // dmem_s1_translator:uav_readdata -> dmem_s1_agent:m0_readdata
	wire          dmem_s1_agent_m0_waitrequest;                                       // dmem_s1_translator:uav_waitrequest -> dmem_s1_agent:m0_waitrequest
	wire          dmem_s1_agent_m0_debugaccess;                                       // dmem_s1_agent:m0_debugaccess -> dmem_s1_translator:uav_debugaccess
	wire   [31:0] dmem_s1_agent_m0_address;                                           // dmem_s1_agent:m0_address -> dmem_s1_translator:uav_address
	wire    [3:0] dmem_s1_agent_m0_byteenable;                                        // dmem_s1_agent:m0_byteenable -> dmem_s1_translator:uav_byteenable
	wire          dmem_s1_agent_m0_read;                                              // dmem_s1_agent:m0_read -> dmem_s1_translator:uav_read
	wire          dmem_s1_agent_m0_readdatavalid;                                     // dmem_s1_translator:uav_readdatavalid -> dmem_s1_agent:m0_readdatavalid
	wire          dmem_s1_agent_m0_lock;                                              // dmem_s1_agent:m0_lock -> dmem_s1_translator:uav_lock
	wire   [31:0] dmem_s1_agent_m0_writedata;                                         // dmem_s1_agent:m0_writedata -> dmem_s1_translator:uav_writedata
	wire          dmem_s1_agent_m0_write;                                             // dmem_s1_agent:m0_write -> dmem_s1_translator:uav_write
	wire    [2:0] dmem_s1_agent_m0_burstcount;                                        // dmem_s1_agent:m0_burstcount -> dmem_s1_translator:uav_burstcount
	wire          dmem_s1_agent_rf_source_valid;                                      // dmem_s1_agent:rf_source_valid -> dmem_s1_agent_rsp_fifo:in_valid
	wire  [132:0] dmem_s1_agent_rf_source_data;                                       // dmem_s1_agent:rf_source_data -> dmem_s1_agent_rsp_fifo:in_data
	wire          dmem_s1_agent_rf_source_ready;                                      // dmem_s1_agent_rsp_fifo:in_ready -> dmem_s1_agent:rf_source_ready
	wire          dmem_s1_agent_rf_source_startofpacket;                              // dmem_s1_agent:rf_source_startofpacket -> dmem_s1_agent_rsp_fifo:in_startofpacket
	wire          dmem_s1_agent_rf_source_endofpacket;                                // dmem_s1_agent:rf_source_endofpacket -> dmem_s1_agent_rsp_fifo:in_endofpacket
	wire          dmem_s1_agent_rsp_fifo_out_valid;                                   // dmem_s1_agent_rsp_fifo:out_valid -> dmem_s1_agent:rf_sink_valid
	wire  [132:0] dmem_s1_agent_rsp_fifo_out_data;                                    // dmem_s1_agent_rsp_fifo:out_data -> dmem_s1_agent:rf_sink_data
	wire          dmem_s1_agent_rsp_fifo_out_ready;                                   // dmem_s1_agent:rf_sink_ready -> dmem_s1_agent_rsp_fifo:out_ready
	wire          dmem_s1_agent_rsp_fifo_out_startofpacket;                           // dmem_s1_agent_rsp_fifo:out_startofpacket -> dmem_s1_agent:rf_sink_startofpacket
	wire          dmem_s1_agent_rsp_fifo_out_endofpacket;                             // dmem_s1_agent_rsp_fifo:out_endofpacket -> dmem_s1_agent:rf_sink_endofpacket
	wire          dmem_s1_agent_rdata_fifo_src_valid;                                 // dmem_s1_agent:rdata_fifo_src_valid -> dmem_s1_agent_rdata_fifo:in_valid
	wire   [33:0] dmem_s1_agent_rdata_fifo_src_data;                                  // dmem_s1_agent:rdata_fifo_src_data -> dmem_s1_agent_rdata_fifo:in_data
	wire          dmem_s1_agent_rdata_fifo_src_ready;                                 // dmem_s1_agent_rdata_fifo:in_ready -> dmem_s1_agent:rdata_fifo_src_ready
	wire          dmem_s1_agent_rdata_fifo_out_valid;                                 // dmem_s1_agent_rdata_fifo:out_valid -> dmem_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] dmem_s1_agent_rdata_fifo_out_data;                                  // dmem_s1_agent_rdata_fifo:out_data -> dmem_s1_agent:rdata_fifo_sink_data
	wire          dmem_s1_agent_rdata_fifo_out_ready;                                 // dmem_s1_agent:rdata_fifo_sink_ready -> dmem_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_006_src_valid;                                              // cmd_mux_006:src_valid -> dmem_s1_agent:cp_valid
	wire  [131:0] cmd_mux_006_src_data;                                               // cmd_mux_006:src_data -> dmem_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                              // dmem_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire   [70:0] cmd_mux_006_src_channel;                                            // cmd_mux_006:src_channel -> dmem_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                      // cmd_mux_006:src_startofpacket -> dmem_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                        // cmd_mux_006:src_endofpacket -> dmem_s1_agent:cp_endofpacket
	wire   [31:0] cpu_reconfig_avalon_anti_master_0_agent_m0_readdata;                // cpu_reconfig_avalon_anti_master_0_translator:uav_readdata -> cpu_reconfig_avalon_anti_master_0_agent:m0_readdata
	wire          cpu_reconfig_avalon_anti_master_0_agent_m0_waitrequest;             // cpu_reconfig_avalon_anti_master_0_translator:uav_waitrequest -> cpu_reconfig_avalon_anti_master_0_agent:m0_waitrequest
	wire          cpu_reconfig_avalon_anti_master_0_agent_m0_debugaccess;             // cpu_reconfig_avalon_anti_master_0_agent:m0_debugaccess -> cpu_reconfig_avalon_anti_master_0_translator:uav_debugaccess
	wire   [31:0] cpu_reconfig_avalon_anti_master_0_agent_m0_address;                 // cpu_reconfig_avalon_anti_master_0_agent:m0_address -> cpu_reconfig_avalon_anti_master_0_translator:uav_address
	wire    [3:0] cpu_reconfig_avalon_anti_master_0_agent_m0_byteenable;              // cpu_reconfig_avalon_anti_master_0_agent:m0_byteenable -> cpu_reconfig_avalon_anti_master_0_translator:uav_byteenable
	wire          cpu_reconfig_avalon_anti_master_0_agent_m0_read;                    // cpu_reconfig_avalon_anti_master_0_agent:m0_read -> cpu_reconfig_avalon_anti_master_0_translator:uav_read
	wire          cpu_reconfig_avalon_anti_master_0_agent_m0_readdatavalid;           // cpu_reconfig_avalon_anti_master_0_translator:uav_readdatavalid -> cpu_reconfig_avalon_anti_master_0_agent:m0_readdatavalid
	wire          cpu_reconfig_avalon_anti_master_0_agent_m0_lock;                    // cpu_reconfig_avalon_anti_master_0_agent:m0_lock -> cpu_reconfig_avalon_anti_master_0_translator:uav_lock
	wire   [31:0] cpu_reconfig_avalon_anti_master_0_agent_m0_writedata;               // cpu_reconfig_avalon_anti_master_0_agent:m0_writedata -> cpu_reconfig_avalon_anti_master_0_translator:uav_writedata
	wire          cpu_reconfig_avalon_anti_master_0_agent_m0_write;                   // cpu_reconfig_avalon_anti_master_0_agent:m0_write -> cpu_reconfig_avalon_anti_master_0_translator:uav_write
	wire    [2:0] cpu_reconfig_avalon_anti_master_0_agent_m0_burstcount;              // cpu_reconfig_avalon_anti_master_0_agent:m0_burstcount -> cpu_reconfig_avalon_anti_master_0_translator:uav_burstcount
	wire          cpu_reconfig_avalon_anti_master_0_agent_rf_source_valid;            // cpu_reconfig_avalon_anti_master_0_agent:rf_source_valid -> cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_reconfig_avalon_anti_master_0_agent_rf_source_data;             // cpu_reconfig_avalon_anti_master_0_agent:rf_source_data -> cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:in_data
	wire          cpu_reconfig_avalon_anti_master_0_agent_rf_source_ready;            // cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:in_ready -> cpu_reconfig_avalon_anti_master_0_agent:rf_source_ready
	wire          cpu_reconfig_avalon_anti_master_0_agent_rf_source_startofpacket;    // cpu_reconfig_avalon_anti_master_0_agent:rf_source_startofpacket -> cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:in_startofpacket
	wire          cpu_reconfig_avalon_anti_master_0_agent_rf_source_endofpacket;      // cpu_reconfig_avalon_anti_master_0_agent:rf_source_endofpacket -> cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:in_endofpacket
	wire          cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_valid;         // cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:out_valid -> cpu_reconfig_avalon_anti_master_0_agent:rf_sink_valid
	wire  [132:0] cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_data;          // cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:out_data -> cpu_reconfig_avalon_anti_master_0_agent:rf_sink_data
	wire          cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_ready;         // cpu_reconfig_avalon_anti_master_0_agent:rf_sink_ready -> cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:out_ready
	wire          cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket; // cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:out_startofpacket -> cpu_reconfig_avalon_anti_master_0_agent:rf_sink_startofpacket
	wire          cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket;   // cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo:out_endofpacket -> cpu_reconfig_avalon_anti_master_0_agent:rf_sink_endofpacket
	wire          cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_valid;       // cpu_reconfig_avalon_anti_master_0_agent:rdata_fifo_src_valid -> cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_data;        // cpu_reconfig_avalon_anti_master_0_agent:rdata_fifo_src_data -> cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo:in_data
	wire          cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_ready;       // cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo:in_ready -> cpu_reconfig_avalon_anti_master_0_agent:rdata_fifo_src_ready
	wire          cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_valid;       // cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo:out_valid -> cpu_reconfig_avalon_anti_master_0_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_data;        // cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo:out_data -> cpu_reconfig_avalon_anti_master_0_agent:rdata_fifo_sink_data
	wire          cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_ready;       // cpu_reconfig_avalon_anti_master_0_agent:rdata_fifo_sink_ready -> cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo:out_ready
	wire          cmd_mux_007_src_valid;                                              // cmd_mux_007:src_valid -> cpu_reconfig_avalon_anti_master_0_agent:cp_valid
	wire  [131:0] cmd_mux_007_src_data;                                               // cmd_mux_007:src_data -> cpu_reconfig_avalon_anti_master_0_agent:cp_data
	wire          cmd_mux_007_src_ready;                                              // cpu_reconfig_avalon_anti_master_0_agent:cp_ready -> cmd_mux_007:src_ready
	wire   [70:0] cmd_mux_007_src_channel;                                            // cmd_mux_007:src_channel -> cpu_reconfig_avalon_anti_master_0_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                      // cmd_mux_007:src_startofpacket -> cpu_reconfig_avalon_anti_master_0_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                        // cmd_mux_007:src_endofpacket -> cpu_reconfig_avalon_anti_master_0_agent:cp_endofpacket
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_readdata;                    // jtag_uart_0_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest;                 // jtag_uart_0_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_0_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess;                 // jtag_uart_0_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_0_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_address;                     // jtag_uart_0_avalon_jtag_slave_agent:m0_address -> jtag_uart_0_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable;                  // jtag_uart_0_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_0_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_read;                        // jtag_uart_0_avalon_jtag_slave_agent:m0_read -> jtag_uart_0_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid;               // jtag_uart_0_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_0_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_lock;                        // jtag_uart_0_avalon_jtag_slave_agent:m0_lock -> jtag_uart_0_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_0_avalon_jtag_slave_agent_m0_writedata;                   // jtag_uart_0_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_0_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_0_avalon_jtag_slave_agent_m0_write;                       // jtag_uart_0_avalon_jtag_slave_agent:m0_write -> jtag_uart_0_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount;                  // jtag_uart_0_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_0_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid;                // jtag_uart_0_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [132:0] jtag_uart_0_avalon_jtag_slave_agent_rf_source_data;                 // jtag_uart_0_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready;                // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_0_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket;        // jtag_uart_0_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket;          // jtag_uart_0_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid;             // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_valid
	wire  [132:0] jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data;              // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready;             // jtag_uart_0_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket;     // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;       // jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid;           // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo:in_valid
	wire   [33:0] jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data;            // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo:in_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready;           // jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo:in_ready -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_valid;           // jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo:out_valid -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_data;            // jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo:out_data -> jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_ready;           // jtag_uart_0_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo:out_ready
	wire          cmd_mux_008_src_valid;                                              // cmd_mux_008:src_valid -> jtag_uart_0_avalon_jtag_slave_agent:cp_valid
	wire  [131:0] cmd_mux_008_src_data;                                               // cmd_mux_008:src_data -> jtag_uart_0_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_008_src_ready;                                              // jtag_uart_0_avalon_jtag_slave_agent:cp_ready -> cmd_mux_008:src_ready
	wire   [70:0] cmd_mux_008_src_channel;                                            // cmd_mux_008:src_channel -> jtag_uart_0_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                      // cmd_mux_008:src_startofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                        // cmd_mux_008:src_endofpacket -> jtag_uart_0_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] timer_0_s1_agent_m0_readdata;                                       // timer_0_s1_translator:uav_readdata -> timer_0_s1_agent:m0_readdata
	wire          timer_0_s1_agent_m0_waitrequest;                                    // timer_0_s1_translator:uav_waitrequest -> timer_0_s1_agent:m0_waitrequest
	wire          timer_0_s1_agent_m0_debugaccess;                                    // timer_0_s1_agent:m0_debugaccess -> timer_0_s1_translator:uav_debugaccess
	wire   [31:0] timer_0_s1_agent_m0_address;                                        // timer_0_s1_agent:m0_address -> timer_0_s1_translator:uav_address
	wire    [3:0] timer_0_s1_agent_m0_byteenable;                                     // timer_0_s1_agent:m0_byteenable -> timer_0_s1_translator:uav_byteenable
	wire          timer_0_s1_agent_m0_read;                                           // timer_0_s1_agent:m0_read -> timer_0_s1_translator:uav_read
	wire          timer_0_s1_agent_m0_readdatavalid;                                  // timer_0_s1_translator:uav_readdatavalid -> timer_0_s1_agent:m0_readdatavalid
	wire          timer_0_s1_agent_m0_lock;                                           // timer_0_s1_agent:m0_lock -> timer_0_s1_translator:uav_lock
	wire   [31:0] timer_0_s1_agent_m0_writedata;                                      // timer_0_s1_agent:m0_writedata -> timer_0_s1_translator:uav_writedata
	wire          timer_0_s1_agent_m0_write;                                          // timer_0_s1_agent:m0_write -> timer_0_s1_translator:uav_write
	wire    [2:0] timer_0_s1_agent_m0_burstcount;                                     // timer_0_s1_agent:m0_burstcount -> timer_0_s1_translator:uav_burstcount
	wire          timer_0_s1_agent_rf_source_valid;                                   // timer_0_s1_agent:rf_source_valid -> timer_0_s1_agent_rsp_fifo:in_valid
	wire  [132:0] timer_0_s1_agent_rf_source_data;                                    // timer_0_s1_agent:rf_source_data -> timer_0_s1_agent_rsp_fifo:in_data
	wire          timer_0_s1_agent_rf_source_ready;                                   // timer_0_s1_agent_rsp_fifo:in_ready -> timer_0_s1_agent:rf_source_ready
	wire          timer_0_s1_agent_rf_source_startofpacket;                           // timer_0_s1_agent:rf_source_startofpacket -> timer_0_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_0_s1_agent_rf_source_endofpacket;                             // timer_0_s1_agent:rf_source_endofpacket -> timer_0_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_valid;                                // timer_0_s1_agent_rsp_fifo:out_valid -> timer_0_s1_agent:rf_sink_valid
	wire  [132:0] timer_0_s1_agent_rsp_fifo_out_data;                                 // timer_0_s1_agent_rsp_fifo:out_data -> timer_0_s1_agent:rf_sink_data
	wire          timer_0_s1_agent_rsp_fifo_out_ready;                                // timer_0_s1_agent:rf_sink_ready -> timer_0_s1_agent_rsp_fifo:out_ready
	wire          timer_0_s1_agent_rsp_fifo_out_startofpacket;                        // timer_0_s1_agent_rsp_fifo:out_startofpacket -> timer_0_s1_agent:rf_sink_startofpacket
	wire          timer_0_s1_agent_rsp_fifo_out_endofpacket;                          // timer_0_s1_agent_rsp_fifo:out_endofpacket -> timer_0_s1_agent:rf_sink_endofpacket
	wire          timer_0_s1_agent_rdata_fifo_src_valid;                              // timer_0_s1_agent:rdata_fifo_src_valid -> timer_0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timer_0_s1_agent_rdata_fifo_src_data;                               // timer_0_s1_agent:rdata_fifo_src_data -> timer_0_s1_agent_rdata_fifo:in_data
	wire          timer_0_s1_agent_rdata_fifo_src_ready;                              // timer_0_s1_agent_rdata_fifo:in_ready -> timer_0_s1_agent:rdata_fifo_src_ready
	wire          timer_0_s1_agent_rdata_fifo_out_valid;                              // timer_0_s1_agent_rdata_fifo:out_valid -> timer_0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] timer_0_s1_agent_rdata_fifo_out_data;                               // timer_0_s1_agent_rdata_fifo:out_data -> timer_0_s1_agent:rdata_fifo_sink_data
	wire          timer_0_s1_agent_rdata_fifo_out_ready;                              // timer_0_s1_agent:rdata_fifo_sink_ready -> timer_0_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_009_src_valid;                                              // cmd_mux_009:src_valid -> timer_0_s1_agent:cp_valid
	wire  [131:0] cmd_mux_009_src_data;                                               // cmd_mux_009:src_data -> timer_0_s1_agent:cp_data
	wire          cmd_mux_009_src_ready;                                              // timer_0_s1_agent:cp_ready -> cmd_mux_009:src_ready
	wire   [70:0] cmd_mux_009_src_channel;                                            // cmd_mux_009:src_channel -> timer_0_s1_agent:cp_channel
	wire          cmd_mux_009_src_startofpacket;                                      // cmd_mux_009:src_startofpacket -> timer_0_s1_agent:cp_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                        // cmd_mux_009:src_endofpacket -> timer_0_s1_agent:cp_endofpacket
	wire   [31:0] timer_1_s1_agent_m0_readdata;                                       // timer_1_s1_translator:uav_readdata -> timer_1_s1_agent:m0_readdata
	wire          timer_1_s1_agent_m0_waitrequest;                                    // timer_1_s1_translator:uav_waitrequest -> timer_1_s1_agent:m0_waitrequest
	wire          timer_1_s1_agent_m0_debugaccess;                                    // timer_1_s1_agent:m0_debugaccess -> timer_1_s1_translator:uav_debugaccess
	wire   [31:0] timer_1_s1_agent_m0_address;                                        // timer_1_s1_agent:m0_address -> timer_1_s1_translator:uav_address
	wire    [3:0] timer_1_s1_agent_m0_byteenable;                                     // timer_1_s1_agent:m0_byteenable -> timer_1_s1_translator:uav_byteenable
	wire          timer_1_s1_agent_m0_read;                                           // timer_1_s1_agent:m0_read -> timer_1_s1_translator:uav_read
	wire          timer_1_s1_agent_m0_readdatavalid;                                  // timer_1_s1_translator:uav_readdatavalid -> timer_1_s1_agent:m0_readdatavalid
	wire          timer_1_s1_agent_m0_lock;                                           // timer_1_s1_agent:m0_lock -> timer_1_s1_translator:uav_lock
	wire   [31:0] timer_1_s1_agent_m0_writedata;                                      // timer_1_s1_agent:m0_writedata -> timer_1_s1_translator:uav_writedata
	wire          timer_1_s1_agent_m0_write;                                          // timer_1_s1_agent:m0_write -> timer_1_s1_translator:uav_write
	wire    [2:0] timer_1_s1_agent_m0_burstcount;                                     // timer_1_s1_agent:m0_burstcount -> timer_1_s1_translator:uav_burstcount
	wire          timer_1_s1_agent_rf_source_valid;                                   // timer_1_s1_agent:rf_source_valid -> timer_1_s1_agent_rsp_fifo:in_valid
	wire  [132:0] timer_1_s1_agent_rf_source_data;                                    // timer_1_s1_agent:rf_source_data -> timer_1_s1_agent_rsp_fifo:in_data
	wire          timer_1_s1_agent_rf_source_ready;                                   // timer_1_s1_agent_rsp_fifo:in_ready -> timer_1_s1_agent:rf_source_ready
	wire          timer_1_s1_agent_rf_source_startofpacket;                           // timer_1_s1_agent:rf_source_startofpacket -> timer_1_s1_agent_rsp_fifo:in_startofpacket
	wire          timer_1_s1_agent_rf_source_endofpacket;                             // timer_1_s1_agent:rf_source_endofpacket -> timer_1_s1_agent_rsp_fifo:in_endofpacket
	wire          timer_1_s1_agent_rsp_fifo_out_valid;                                // timer_1_s1_agent_rsp_fifo:out_valid -> timer_1_s1_agent:rf_sink_valid
	wire  [132:0] timer_1_s1_agent_rsp_fifo_out_data;                                 // timer_1_s1_agent_rsp_fifo:out_data -> timer_1_s1_agent:rf_sink_data
	wire          timer_1_s1_agent_rsp_fifo_out_ready;                                // timer_1_s1_agent:rf_sink_ready -> timer_1_s1_agent_rsp_fifo:out_ready
	wire          timer_1_s1_agent_rsp_fifo_out_startofpacket;                        // timer_1_s1_agent_rsp_fifo:out_startofpacket -> timer_1_s1_agent:rf_sink_startofpacket
	wire          timer_1_s1_agent_rsp_fifo_out_endofpacket;                          // timer_1_s1_agent_rsp_fifo:out_endofpacket -> timer_1_s1_agent:rf_sink_endofpacket
	wire          timer_1_s1_agent_rdata_fifo_src_valid;                              // timer_1_s1_agent:rdata_fifo_src_valid -> timer_1_s1_agent_rdata_fifo:in_valid
	wire   [33:0] timer_1_s1_agent_rdata_fifo_src_data;                               // timer_1_s1_agent:rdata_fifo_src_data -> timer_1_s1_agent_rdata_fifo:in_data
	wire          timer_1_s1_agent_rdata_fifo_src_ready;                              // timer_1_s1_agent_rdata_fifo:in_ready -> timer_1_s1_agent:rdata_fifo_src_ready
	wire          timer_1_s1_agent_rdata_fifo_out_valid;                              // timer_1_s1_agent_rdata_fifo:out_valid -> timer_1_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] timer_1_s1_agent_rdata_fifo_out_data;                               // timer_1_s1_agent_rdata_fifo:out_data -> timer_1_s1_agent:rdata_fifo_sink_data
	wire          timer_1_s1_agent_rdata_fifo_out_ready;                              // timer_1_s1_agent:rdata_fifo_sink_ready -> timer_1_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_010_src_valid;                                              // cmd_mux_010:src_valid -> timer_1_s1_agent:cp_valid
	wire  [131:0] cmd_mux_010_src_data;                                               // cmd_mux_010:src_data -> timer_1_s1_agent:cp_data
	wire          cmd_mux_010_src_ready;                                              // timer_1_s1_agent:cp_ready -> cmd_mux_010:src_ready
	wire   [70:0] cmd_mux_010_src_channel;                                            // cmd_mux_010:src_channel -> timer_1_s1_agent:cp_channel
	wire          cmd_mux_010_src_startofpacket;                                      // cmd_mux_010:src_startofpacket -> timer_1_s1_agent:cp_startofpacket
	wire          cmd_mux_010_src_endofpacket;                                        // cmd_mux_010:src_endofpacket -> timer_1_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p0_reset_pio_s1_agent_m0_readdata;                              // cpu_p0_reset_pio_s1_translator:uav_readdata -> cpu_p0_reset_pio_s1_agent:m0_readdata
	wire          cpu_p0_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p0_reset_pio_s1_translator:uav_waitrequest -> cpu_p0_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p0_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p0_reset_pio_s1_agent:m0_debugaccess -> cpu_p0_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p0_reset_pio_s1_agent_m0_address;                               // cpu_p0_reset_pio_s1_agent:m0_address -> cpu_p0_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p0_reset_pio_s1_agent_m0_byteenable;                            // cpu_p0_reset_pio_s1_agent:m0_byteenable -> cpu_p0_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p0_reset_pio_s1_agent_m0_read;                                  // cpu_p0_reset_pio_s1_agent:m0_read -> cpu_p0_reset_pio_s1_translator:uav_read
	wire          cpu_p0_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p0_reset_pio_s1_translator:uav_readdatavalid -> cpu_p0_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p0_reset_pio_s1_agent_m0_lock;                                  // cpu_p0_reset_pio_s1_agent:m0_lock -> cpu_p0_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p0_reset_pio_s1_agent_m0_writedata;                             // cpu_p0_reset_pio_s1_agent:m0_writedata -> cpu_p0_reset_pio_s1_translator:uav_writedata
	wire          cpu_p0_reset_pio_s1_agent_m0_write;                                 // cpu_p0_reset_pio_s1_agent:m0_write -> cpu_p0_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p0_reset_pio_s1_agent_m0_burstcount;                            // cpu_p0_reset_pio_s1_agent:m0_burstcount -> cpu_p0_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p0_reset_pio_s1_agent_rf_source_valid;                          // cpu_p0_reset_pio_s1_agent:rf_source_valid -> cpu_p0_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p0_reset_pio_s1_agent_rf_source_data;                           // cpu_p0_reset_pio_s1_agent:rf_source_data -> cpu_p0_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p0_reset_pio_s1_agent_rf_source_ready;                          // cpu_p0_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p0_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p0_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p0_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p0_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p0_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p0_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p0_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p0_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p0_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p0_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p0_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p0_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p0_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p0_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p0_reset_pio_s1_agent:rf_sink_ready -> cpu_p0_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p0_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p0_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p0_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p0_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p0_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p0_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p0_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p0_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p0_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p0_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p0_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p0_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p0_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p0_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p0_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p0_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p0_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p0_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p0_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p0_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p0_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p0_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p0_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p0_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_011_src_valid;                                              // cmd_mux_011:src_valid -> cpu_p0_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_011_src_data;                                               // cmd_mux_011:src_data -> cpu_p0_reset_pio_s1_agent:cp_data
	wire          cmd_mux_011_src_ready;                                              // cpu_p0_reset_pio_s1_agent:cp_ready -> cmd_mux_011:src_ready
	wire   [70:0] cmd_mux_011_src_channel;                                            // cmd_mux_011:src_channel -> cpu_p0_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_011_src_startofpacket;                                      // cmd_mux_011:src_startofpacket -> cpu_p0_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_011_src_endofpacket;                                        // cmd_mux_011:src_endofpacket -> cpu_p0_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p0_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p0_reset_pio_ack_s1_translator:uav_readdata -> cpu_p0_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p0_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p0_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p0_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p0_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p0_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p0_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p0_reset_pio_ack_s1_agent_m0_address;                           // cpu_p0_reset_pio_ack_s1_agent:m0_address -> cpu_p0_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p0_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p0_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p0_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p0_reset_pio_ack_s1_agent_m0_read;                              // cpu_p0_reset_pio_ack_s1_agent:m0_read -> cpu_p0_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p0_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p0_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p0_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p0_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p0_reset_pio_ack_s1_agent:m0_lock -> cpu_p0_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p0_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p0_reset_pio_ack_s1_agent:m0_writedata -> cpu_p0_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p0_reset_pio_ack_s1_agent_m0_write;                             // cpu_p0_reset_pio_ack_s1_agent:m0_write -> cpu_p0_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p0_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p0_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p0_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p0_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p0_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p0_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p0_reset_pio_ack_s1_agent:rf_source_data -> cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p0_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p0_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p0_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p0_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p0_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p0_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p0_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p0_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p0_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p0_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p0_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p0_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p0_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p0_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p0_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p0_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p0_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p0_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p0_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p0_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p0_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p0_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p0_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p0_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_012_src_valid;                                              // cmd_mux_012:src_valid -> cpu_p0_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_012_src_data;                                               // cmd_mux_012:src_data -> cpu_p0_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_012_src_ready;                                              // cpu_p0_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_012:src_ready
	wire   [70:0] cmd_mux_012_src_channel;                                            // cmd_mux_012:src_channel -> cpu_p0_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_012_src_startofpacket;                                      // cmd_mux_012:src_startofpacket -> cpu_p0_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_012_src_endofpacket;                                        // cmd_mux_012:src_endofpacket -> cpu_p0_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p0_port_params_s1_agent_m0_readdata;                            // cpu_p0_port_params_s1_translator:uav_readdata -> cpu_p0_port_params_s1_agent:m0_readdata
	wire          cpu_p0_port_params_s1_agent_m0_waitrequest;                         // cpu_p0_port_params_s1_translator:uav_waitrequest -> cpu_p0_port_params_s1_agent:m0_waitrequest
	wire          cpu_p0_port_params_s1_agent_m0_debugaccess;                         // cpu_p0_port_params_s1_agent:m0_debugaccess -> cpu_p0_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p0_port_params_s1_agent_m0_address;                             // cpu_p0_port_params_s1_agent:m0_address -> cpu_p0_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p0_port_params_s1_agent_m0_byteenable;                          // cpu_p0_port_params_s1_agent:m0_byteenable -> cpu_p0_port_params_s1_translator:uav_byteenable
	wire          cpu_p0_port_params_s1_agent_m0_read;                                // cpu_p0_port_params_s1_agent:m0_read -> cpu_p0_port_params_s1_translator:uav_read
	wire          cpu_p0_port_params_s1_agent_m0_readdatavalid;                       // cpu_p0_port_params_s1_translator:uav_readdatavalid -> cpu_p0_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p0_port_params_s1_agent_m0_lock;                                // cpu_p0_port_params_s1_agent:m0_lock -> cpu_p0_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p0_port_params_s1_agent_m0_writedata;                           // cpu_p0_port_params_s1_agent:m0_writedata -> cpu_p0_port_params_s1_translator:uav_writedata
	wire          cpu_p0_port_params_s1_agent_m0_write;                               // cpu_p0_port_params_s1_agent:m0_write -> cpu_p0_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p0_port_params_s1_agent_m0_burstcount;                          // cpu_p0_port_params_s1_agent:m0_burstcount -> cpu_p0_port_params_s1_translator:uav_burstcount
	wire          cpu_p0_port_params_s1_agent_rf_source_valid;                        // cpu_p0_port_params_s1_agent:rf_source_valid -> cpu_p0_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p0_port_params_s1_agent_rf_source_data;                         // cpu_p0_port_params_s1_agent:rf_source_data -> cpu_p0_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p0_port_params_s1_agent_rf_source_ready;                        // cpu_p0_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p0_port_params_s1_agent:rf_source_ready
	wire          cpu_p0_port_params_s1_agent_rf_source_startofpacket;                // cpu_p0_port_params_s1_agent:rf_source_startofpacket -> cpu_p0_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p0_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p0_port_params_s1_agent:rf_source_endofpacket -> cpu_p0_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p0_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p0_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p0_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p0_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p0_port_params_s1_agent_rsp_fifo:out_data -> cpu_p0_port_params_s1_agent:rf_sink_data
	wire          cpu_p0_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p0_port_params_s1_agent:rf_sink_ready -> cpu_p0_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p0_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p0_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p0_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p0_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p0_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p0_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p0_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p0_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p0_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p0_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p0_port_params_s1_agent:rdata_fifo_src_data -> cpu_p0_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p0_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p0_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p0_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p0_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p0_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p0_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p0_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p0_port_params_s1_agent_rdata_fifo:out_data -> cpu_p0_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p0_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p0_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p0_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_013_src_valid;                                              // cmd_mux_013:src_valid -> cpu_p0_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_013_src_data;                                               // cmd_mux_013:src_data -> cpu_p0_port_params_s1_agent:cp_data
	wire          cmd_mux_013_src_ready;                                              // cpu_p0_port_params_s1_agent:cp_ready -> cmd_mux_013:src_ready
	wire   [70:0] cmd_mux_013_src_channel;                                            // cmd_mux_013:src_channel -> cpu_p0_port_params_s1_agent:cp_channel
	wire          cmd_mux_013_src_startofpacket;                                      // cmd_mux_013:src_startofpacket -> cpu_p0_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_013_src_endofpacket;                                        // cmd_mux_013:src_endofpacket -> cpu_p0_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p1_reset_pio_s1_agent_m0_readdata;                              // cpu_p1_reset_pio_s1_translator:uav_readdata -> cpu_p1_reset_pio_s1_agent:m0_readdata
	wire          cpu_p1_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p1_reset_pio_s1_translator:uav_waitrequest -> cpu_p1_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p1_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p1_reset_pio_s1_agent:m0_debugaccess -> cpu_p1_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p1_reset_pio_s1_agent_m0_address;                               // cpu_p1_reset_pio_s1_agent:m0_address -> cpu_p1_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p1_reset_pio_s1_agent_m0_byteenable;                            // cpu_p1_reset_pio_s1_agent:m0_byteenable -> cpu_p1_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p1_reset_pio_s1_agent_m0_read;                                  // cpu_p1_reset_pio_s1_agent:m0_read -> cpu_p1_reset_pio_s1_translator:uav_read
	wire          cpu_p1_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p1_reset_pio_s1_translator:uav_readdatavalid -> cpu_p1_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p1_reset_pio_s1_agent_m0_lock;                                  // cpu_p1_reset_pio_s1_agent:m0_lock -> cpu_p1_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p1_reset_pio_s1_agent_m0_writedata;                             // cpu_p1_reset_pio_s1_agent:m0_writedata -> cpu_p1_reset_pio_s1_translator:uav_writedata
	wire          cpu_p1_reset_pio_s1_agent_m0_write;                                 // cpu_p1_reset_pio_s1_agent:m0_write -> cpu_p1_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p1_reset_pio_s1_agent_m0_burstcount;                            // cpu_p1_reset_pio_s1_agent:m0_burstcount -> cpu_p1_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p1_reset_pio_s1_agent_rf_source_valid;                          // cpu_p1_reset_pio_s1_agent:rf_source_valid -> cpu_p1_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p1_reset_pio_s1_agent_rf_source_data;                           // cpu_p1_reset_pio_s1_agent:rf_source_data -> cpu_p1_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p1_reset_pio_s1_agent_rf_source_ready;                          // cpu_p1_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p1_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p1_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p1_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p1_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p1_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p1_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p1_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p1_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p1_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p1_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p1_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p1_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p1_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p1_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p1_reset_pio_s1_agent:rf_sink_ready -> cpu_p1_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p1_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p1_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p1_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p1_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p1_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p1_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p1_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p1_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p1_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p1_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p1_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p1_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p1_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p1_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p1_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p1_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p1_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p1_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p1_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p1_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p1_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p1_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p1_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p1_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_014_src_valid;                                              // cmd_mux_014:src_valid -> cpu_p1_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_014_src_data;                                               // cmd_mux_014:src_data -> cpu_p1_reset_pio_s1_agent:cp_data
	wire          cmd_mux_014_src_ready;                                              // cpu_p1_reset_pio_s1_agent:cp_ready -> cmd_mux_014:src_ready
	wire   [70:0] cmd_mux_014_src_channel;                                            // cmd_mux_014:src_channel -> cpu_p1_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_014_src_startofpacket;                                      // cmd_mux_014:src_startofpacket -> cpu_p1_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_014_src_endofpacket;                                        // cmd_mux_014:src_endofpacket -> cpu_p1_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p1_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p1_reset_pio_ack_s1_translator:uav_readdata -> cpu_p1_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p1_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p1_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p1_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p1_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p1_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p1_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p1_reset_pio_ack_s1_agent_m0_address;                           // cpu_p1_reset_pio_ack_s1_agent:m0_address -> cpu_p1_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p1_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p1_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p1_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p1_reset_pio_ack_s1_agent_m0_read;                              // cpu_p1_reset_pio_ack_s1_agent:m0_read -> cpu_p1_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p1_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p1_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p1_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p1_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p1_reset_pio_ack_s1_agent:m0_lock -> cpu_p1_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p1_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p1_reset_pio_ack_s1_agent:m0_writedata -> cpu_p1_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p1_reset_pio_ack_s1_agent_m0_write;                             // cpu_p1_reset_pio_ack_s1_agent:m0_write -> cpu_p1_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p1_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p1_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p1_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p1_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p1_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p1_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p1_reset_pio_ack_s1_agent:rf_source_data -> cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p1_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p1_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p1_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p1_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p1_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p1_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p1_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p1_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p1_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p1_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p1_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p1_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p1_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p1_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p1_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p1_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p1_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p1_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p1_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p1_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p1_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p1_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p1_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p1_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_015_src_valid;                                              // cmd_mux_015:src_valid -> cpu_p1_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_015_src_data;                                               // cmd_mux_015:src_data -> cpu_p1_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_015_src_ready;                                              // cpu_p1_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_015:src_ready
	wire   [70:0] cmd_mux_015_src_channel;                                            // cmd_mux_015:src_channel -> cpu_p1_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_015_src_startofpacket;                                      // cmd_mux_015:src_startofpacket -> cpu_p1_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_015_src_endofpacket;                                        // cmd_mux_015:src_endofpacket -> cpu_p1_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p1_port_params_s1_agent_m0_readdata;                            // cpu_p1_port_params_s1_translator:uav_readdata -> cpu_p1_port_params_s1_agent:m0_readdata
	wire          cpu_p1_port_params_s1_agent_m0_waitrequest;                         // cpu_p1_port_params_s1_translator:uav_waitrequest -> cpu_p1_port_params_s1_agent:m0_waitrequest
	wire          cpu_p1_port_params_s1_agent_m0_debugaccess;                         // cpu_p1_port_params_s1_agent:m0_debugaccess -> cpu_p1_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p1_port_params_s1_agent_m0_address;                             // cpu_p1_port_params_s1_agent:m0_address -> cpu_p1_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p1_port_params_s1_agent_m0_byteenable;                          // cpu_p1_port_params_s1_agent:m0_byteenable -> cpu_p1_port_params_s1_translator:uav_byteenable
	wire          cpu_p1_port_params_s1_agent_m0_read;                                // cpu_p1_port_params_s1_agent:m0_read -> cpu_p1_port_params_s1_translator:uav_read
	wire          cpu_p1_port_params_s1_agent_m0_readdatavalid;                       // cpu_p1_port_params_s1_translator:uav_readdatavalid -> cpu_p1_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p1_port_params_s1_agent_m0_lock;                                // cpu_p1_port_params_s1_agent:m0_lock -> cpu_p1_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p1_port_params_s1_agent_m0_writedata;                           // cpu_p1_port_params_s1_agent:m0_writedata -> cpu_p1_port_params_s1_translator:uav_writedata
	wire          cpu_p1_port_params_s1_agent_m0_write;                               // cpu_p1_port_params_s1_agent:m0_write -> cpu_p1_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p1_port_params_s1_agent_m0_burstcount;                          // cpu_p1_port_params_s1_agent:m0_burstcount -> cpu_p1_port_params_s1_translator:uav_burstcount
	wire          cpu_p1_port_params_s1_agent_rf_source_valid;                        // cpu_p1_port_params_s1_agent:rf_source_valid -> cpu_p1_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p1_port_params_s1_agent_rf_source_data;                         // cpu_p1_port_params_s1_agent:rf_source_data -> cpu_p1_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p1_port_params_s1_agent_rf_source_ready;                        // cpu_p1_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p1_port_params_s1_agent:rf_source_ready
	wire          cpu_p1_port_params_s1_agent_rf_source_startofpacket;                // cpu_p1_port_params_s1_agent:rf_source_startofpacket -> cpu_p1_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p1_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p1_port_params_s1_agent:rf_source_endofpacket -> cpu_p1_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p1_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p1_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p1_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p1_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p1_port_params_s1_agent_rsp_fifo:out_data -> cpu_p1_port_params_s1_agent:rf_sink_data
	wire          cpu_p1_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p1_port_params_s1_agent:rf_sink_ready -> cpu_p1_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p1_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p1_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p1_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p1_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p1_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p1_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p1_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p1_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p1_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p1_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p1_port_params_s1_agent:rdata_fifo_src_data -> cpu_p1_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p1_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p1_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p1_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p1_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p1_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p1_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p1_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p1_port_params_s1_agent_rdata_fifo:out_data -> cpu_p1_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p1_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p1_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p1_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_016_src_valid;                                              // cmd_mux_016:src_valid -> cpu_p1_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_016_src_data;                                               // cmd_mux_016:src_data -> cpu_p1_port_params_s1_agent:cp_data
	wire          cmd_mux_016_src_ready;                                              // cpu_p1_port_params_s1_agent:cp_ready -> cmd_mux_016:src_ready
	wire   [70:0] cmd_mux_016_src_channel;                                            // cmd_mux_016:src_channel -> cpu_p1_port_params_s1_agent:cp_channel
	wire          cmd_mux_016_src_startofpacket;                                      // cmd_mux_016:src_startofpacket -> cpu_p1_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_016_src_endofpacket;                                        // cmd_mux_016:src_endofpacket -> cpu_p1_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p2_reset_pio_s1_agent_m0_readdata;                              // cpu_p2_reset_pio_s1_translator:uav_readdata -> cpu_p2_reset_pio_s1_agent:m0_readdata
	wire          cpu_p2_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p2_reset_pio_s1_translator:uav_waitrequest -> cpu_p2_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p2_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p2_reset_pio_s1_agent:m0_debugaccess -> cpu_p2_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p2_reset_pio_s1_agent_m0_address;                               // cpu_p2_reset_pio_s1_agent:m0_address -> cpu_p2_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p2_reset_pio_s1_agent_m0_byteenable;                            // cpu_p2_reset_pio_s1_agent:m0_byteenable -> cpu_p2_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p2_reset_pio_s1_agent_m0_read;                                  // cpu_p2_reset_pio_s1_agent:m0_read -> cpu_p2_reset_pio_s1_translator:uav_read
	wire          cpu_p2_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p2_reset_pio_s1_translator:uav_readdatavalid -> cpu_p2_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p2_reset_pio_s1_agent_m0_lock;                                  // cpu_p2_reset_pio_s1_agent:m0_lock -> cpu_p2_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p2_reset_pio_s1_agent_m0_writedata;                             // cpu_p2_reset_pio_s1_agent:m0_writedata -> cpu_p2_reset_pio_s1_translator:uav_writedata
	wire          cpu_p2_reset_pio_s1_agent_m0_write;                                 // cpu_p2_reset_pio_s1_agent:m0_write -> cpu_p2_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p2_reset_pio_s1_agent_m0_burstcount;                            // cpu_p2_reset_pio_s1_agent:m0_burstcount -> cpu_p2_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p2_reset_pio_s1_agent_rf_source_valid;                          // cpu_p2_reset_pio_s1_agent:rf_source_valid -> cpu_p2_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p2_reset_pio_s1_agent_rf_source_data;                           // cpu_p2_reset_pio_s1_agent:rf_source_data -> cpu_p2_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p2_reset_pio_s1_agent_rf_source_ready;                          // cpu_p2_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p2_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p2_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p2_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p2_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p2_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p2_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p2_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p2_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p2_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p2_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p2_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p2_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p2_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p2_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p2_reset_pio_s1_agent:rf_sink_ready -> cpu_p2_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p2_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p2_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p2_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p2_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p2_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p2_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p2_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p2_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p2_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p2_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p2_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p2_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p2_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p2_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p2_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p2_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p2_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p2_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p2_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p2_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p2_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p2_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p2_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p2_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_017_src_valid;                                              // cmd_mux_017:src_valid -> cpu_p2_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_017_src_data;                                               // cmd_mux_017:src_data -> cpu_p2_reset_pio_s1_agent:cp_data
	wire          cmd_mux_017_src_ready;                                              // cpu_p2_reset_pio_s1_agent:cp_ready -> cmd_mux_017:src_ready
	wire   [70:0] cmd_mux_017_src_channel;                                            // cmd_mux_017:src_channel -> cpu_p2_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_017_src_startofpacket;                                      // cmd_mux_017:src_startofpacket -> cpu_p2_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_017_src_endofpacket;                                        // cmd_mux_017:src_endofpacket -> cpu_p2_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p2_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p2_reset_pio_ack_s1_translator:uav_readdata -> cpu_p2_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p2_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p2_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p2_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p2_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p2_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p2_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p2_reset_pio_ack_s1_agent_m0_address;                           // cpu_p2_reset_pio_ack_s1_agent:m0_address -> cpu_p2_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p2_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p2_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p2_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p2_reset_pio_ack_s1_agent_m0_read;                              // cpu_p2_reset_pio_ack_s1_agent:m0_read -> cpu_p2_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p2_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p2_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p2_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p2_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p2_reset_pio_ack_s1_agent:m0_lock -> cpu_p2_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p2_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p2_reset_pio_ack_s1_agent:m0_writedata -> cpu_p2_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p2_reset_pio_ack_s1_agent_m0_write;                             // cpu_p2_reset_pio_ack_s1_agent:m0_write -> cpu_p2_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p2_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p2_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p2_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p2_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p2_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p2_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p2_reset_pio_ack_s1_agent:rf_source_data -> cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p2_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p2_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p2_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p2_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p2_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p2_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p2_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p2_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p2_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p2_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p2_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p2_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p2_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p2_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p2_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p2_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p2_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p2_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p2_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p2_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p2_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p2_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p2_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p2_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_018_src_valid;                                              // cmd_mux_018:src_valid -> cpu_p2_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_018_src_data;                                               // cmd_mux_018:src_data -> cpu_p2_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_018_src_ready;                                              // cpu_p2_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_018:src_ready
	wire   [70:0] cmd_mux_018_src_channel;                                            // cmd_mux_018:src_channel -> cpu_p2_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_018_src_startofpacket;                                      // cmd_mux_018:src_startofpacket -> cpu_p2_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_018_src_endofpacket;                                        // cmd_mux_018:src_endofpacket -> cpu_p2_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p2_port_params_s1_agent_m0_readdata;                            // cpu_p2_port_params_s1_translator:uav_readdata -> cpu_p2_port_params_s1_agent:m0_readdata
	wire          cpu_p2_port_params_s1_agent_m0_waitrequest;                         // cpu_p2_port_params_s1_translator:uav_waitrequest -> cpu_p2_port_params_s1_agent:m0_waitrequest
	wire          cpu_p2_port_params_s1_agent_m0_debugaccess;                         // cpu_p2_port_params_s1_agent:m0_debugaccess -> cpu_p2_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p2_port_params_s1_agent_m0_address;                             // cpu_p2_port_params_s1_agent:m0_address -> cpu_p2_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p2_port_params_s1_agent_m0_byteenable;                          // cpu_p2_port_params_s1_agent:m0_byteenable -> cpu_p2_port_params_s1_translator:uav_byteenable
	wire          cpu_p2_port_params_s1_agent_m0_read;                                // cpu_p2_port_params_s1_agent:m0_read -> cpu_p2_port_params_s1_translator:uav_read
	wire          cpu_p2_port_params_s1_agent_m0_readdatavalid;                       // cpu_p2_port_params_s1_translator:uav_readdatavalid -> cpu_p2_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p2_port_params_s1_agent_m0_lock;                                // cpu_p2_port_params_s1_agent:m0_lock -> cpu_p2_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p2_port_params_s1_agent_m0_writedata;                           // cpu_p2_port_params_s1_agent:m0_writedata -> cpu_p2_port_params_s1_translator:uav_writedata
	wire          cpu_p2_port_params_s1_agent_m0_write;                               // cpu_p2_port_params_s1_agent:m0_write -> cpu_p2_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p2_port_params_s1_agent_m0_burstcount;                          // cpu_p2_port_params_s1_agent:m0_burstcount -> cpu_p2_port_params_s1_translator:uav_burstcount
	wire          cpu_p2_port_params_s1_agent_rf_source_valid;                        // cpu_p2_port_params_s1_agent:rf_source_valid -> cpu_p2_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p2_port_params_s1_agent_rf_source_data;                         // cpu_p2_port_params_s1_agent:rf_source_data -> cpu_p2_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p2_port_params_s1_agent_rf_source_ready;                        // cpu_p2_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p2_port_params_s1_agent:rf_source_ready
	wire          cpu_p2_port_params_s1_agent_rf_source_startofpacket;                // cpu_p2_port_params_s1_agent:rf_source_startofpacket -> cpu_p2_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p2_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p2_port_params_s1_agent:rf_source_endofpacket -> cpu_p2_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p2_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p2_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p2_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p2_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p2_port_params_s1_agent_rsp_fifo:out_data -> cpu_p2_port_params_s1_agent:rf_sink_data
	wire          cpu_p2_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p2_port_params_s1_agent:rf_sink_ready -> cpu_p2_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p2_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p2_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p2_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p2_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p2_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p2_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p2_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p2_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p2_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p2_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p2_port_params_s1_agent:rdata_fifo_src_data -> cpu_p2_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p2_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p2_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p2_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p2_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p2_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p2_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p2_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p2_port_params_s1_agent_rdata_fifo:out_data -> cpu_p2_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p2_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p2_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p2_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_019_src_valid;                                              // cmd_mux_019:src_valid -> cpu_p2_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_019_src_data;                                               // cmd_mux_019:src_data -> cpu_p2_port_params_s1_agent:cp_data
	wire          cmd_mux_019_src_ready;                                              // cpu_p2_port_params_s1_agent:cp_ready -> cmd_mux_019:src_ready
	wire   [70:0] cmd_mux_019_src_channel;                                            // cmd_mux_019:src_channel -> cpu_p2_port_params_s1_agent:cp_channel
	wire          cmd_mux_019_src_startofpacket;                                      // cmd_mux_019:src_startofpacket -> cpu_p2_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_019_src_endofpacket;                                        // cmd_mux_019:src_endofpacket -> cpu_p2_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p3_reset_pio_s1_agent_m0_readdata;                              // cpu_p3_reset_pio_s1_translator:uav_readdata -> cpu_p3_reset_pio_s1_agent:m0_readdata
	wire          cpu_p3_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p3_reset_pio_s1_translator:uav_waitrequest -> cpu_p3_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p3_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p3_reset_pio_s1_agent:m0_debugaccess -> cpu_p3_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p3_reset_pio_s1_agent_m0_address;                               // cpu_p3_reset_pio_s1_agent:m0_address -> cpu_p3_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p3_reset_pio_s1_agent_m0_byteenable;                            // cpu_p3_reset_pio_s1_agent:m0_byteenable -> cpu_p3_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p3_reset_pio_s1_agent_m0_read;                                  // cpu_p3_reset_pio_s1_agent:m0_read -> cpu_p3_reset_pio_s1_translator:uav_read
	wire          cpu_p3_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p3_reset_pio_s1_translator:uav_readdatavalid -> cpu_p3_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p3_reset_pio_s1_agent_m0_lock;                                  // cpu_p3_reset_pio_s1_agent:m0_lock -> cpu_p3_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p3_reset_pio_s1_agent_m0_writedata;                             // cpu_p3_reset_pio_s1_agent:m0_writedata -> cpu_p3_reset_pio_s1_translator:uav_writedata
	wire          cpu_p3_reset_pio_s1_agent_m0_write;                                 // cpu_p3_reset_pio_s1_agent:m0_write -> cpu_p3_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p3_reset_pio_s1_agent_m0_burstcount;                            // cpu_p3_reset_pio_s1_agent:m0_burstcount -> cpu_p3_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p3_reset_pio_s1_agent_rf_source_valid;                          // cpu_p3_reset_pio_s1_agent:rf_source_valid -> cpu_p3_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p3_reset_pio_s1_agent_rf_source_data;                           // cpu_p3_reset_pio_s1_agent:rf_source_data -> cpu_p3_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p3_reset_pio_s1_agent_rf_source_ready;                          // cpu_p3_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p3_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p3_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p3_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p3_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p3_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p3_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p3_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p3_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p3_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p3_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p3_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p3_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p3_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p3_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p3_reset_pio_s1_agent:rf_sink_ready -> cpu_p3_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p3_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p3_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p3_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p3_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p3_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p3_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p3_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p3_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p3_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p3_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p3_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p3_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p3_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p3_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p3_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p3_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p3_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p3_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p3_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p3_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p3_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p3_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p3_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p3_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_020_src_valid;                                              // cmd_mux_020:src_valid -> cpu_p3_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_020_src_data;                                               // cmd_mux_020:src_data -> cpu_p3_reset_pio_s1_agent:cp_data
	wire          cmd_mux_020_src_ready;                                              // cpu_p3_reset_pio_s1_agent:cp_ready -> cmd_mux_020:src_ready
	wire   [70:0] cmd_mux_020_src_channel;                                            // cmd_mux_020:src_channel -> cpu_p3_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_020_src_startofpacket;                                      // cmd_mux_020:src_startofpacket -> cpu_p3_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_020_src_endofpacket;                                        // cmd_mux_020:src_endofpacket -> cpu_p3_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p3_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p3_reset_pio_ack_s1_translator:uav_readdata -> cpu_p3_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p3_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p3_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p3_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p3_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p3_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p3_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p3_reset_pio_ack_s1_agent_m0_address;                           // cpu_p3_reset_pio_ack_s1_agent:m0_address -> cpu_p3_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p3_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p3_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p3_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p3_reset_pio_ack_s1_agent_m0_read;                              // cpu_p3_reset_pio_ack_s1_agent:m0_read -> cpu_p3_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p3_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p3_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p3_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p3_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p3_reset_pio_ack_s1_agent:m0_lock -> cpu_p3_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p3_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p3_reset_pio_ack_s1_agent:m0_writedata -> cpu_p3_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p3_reset_pio_ack_s1_agent_m0_write;                             // cpu_p3_reset_pio_ack_s1_agent:m0_write -> cpu_p3_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p3_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p3_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p3_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p3_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p3_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p3_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p3_reset_pio_ack_s1_agent:rf_source_data -> cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p3_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p3_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p3_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p3_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p3_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p3_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p3_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p3_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p3_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p3_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p3_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p3_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p3_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p3_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p3_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p3_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p3_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p3_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p3_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p3_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p3_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p3_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p3_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p3_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_021_src_valid;                                              // cmd_mux_021:src_valid -> cpu_p3_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_021_src_data;                                               // cmd_mux_021:src_data -> cpu_p3_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_021_src_ready;                                              // cpu_p3_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_021:src_ready
	wire   [70:0] cmd_mux_021_src_channel;                                            // cmd_mux_021:src_channel -> cpu_p3_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_021_src_startofpacket;                                      // cmd_mux_021:src_startofpacket -> cpu_p3_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_021_src_endofpacket;                                        // cmd_mux_021:src_endofpacket -> cpu_p3_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p3_port_params_s1_agent_m0_readdata;                            // cpu_p3_port_params_s1_translator:uav_readdata -> cpu_p3_port_params_s1_agent:m0_readdata
	wire          cpu_p3_port_params_s1_agent_m0_waitrequest;                         // cpu_p3_port_params_s1_translator:uav_waitrequest -> cpu_p3_port_params_s1_agent:m0_waitrequest
	wire          cpu_p3_port_params_s1_agent_m0_debugaccess;                         // cpu_p3_port_params_s1_agent:m0_debugaccess -> cpu_p3_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p3_port_params_s1_agent_m0_address;                             // cpu_p3_port_params_s1_agent:m0_address -> cpu_p3_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p3_port_params_s1_agent_m0_byteenable;                          // cpu_p3_port_params_s1_agent:m0_byteenable -> cpu_p3_port_params_s1_translator:uav_byteenable
	wire          cpu_p3_port_params_s1_agent_m0_read;                                // cpu_p3_port_params_s1_agent:m0_read -> cpu_p3_port_params_s1_translator:uav_read
	wire          cpu_p3_port_params_s1_agent_m0_readdatavalid;                       // cpu_p3_port_params_s1_translator:uav_readdatavalid -> cpu_p3_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p3_port_params_s1_agent_m0_lock;                                // cpu_p3_port_params_s1_agent:m0_lock -> cpu_p3_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p3_port_params_s1_agent_m0_writedata;                           // cpu_p3_port_params_s1_agent:m0_writedata -> cpu_p3_port_params_s1_translator:uav_writedata
	wire          cpu_p3_port_params_s1_agent_m0_write;                               // cpu_p3_port_params_s1_agent:m0_write -> cpu_p3_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p3_port_params_s1_agent_m0_burstcount;                          // cpu_p3_port_params_s1_agent:m0_burstcount -> cpu_p3_port_params_s1_translator:uav_burstcount
	wire          cpu_p3_port_params_s1_agent_rf_source_valid;                        // cpu_p3_port_params_s1_agent:rf_source_valid -> cpu_p3_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p3_port_params_s1_agent_rf_source_data;                         // cpu_p3_port_params_s1_agent:rf_source_data -> cpu_p3_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p3_port_params_s1_agent_rf_source_ready;                        // cpu_p3_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p3_port_params_s1_agent:rf_source_ready
	wire          cpu_p3_port_params_s1_agent_rf_source_startofpacket;                // cpu_p3_port_params_s1_agent:rf_source_startofpacket -> cpu_p3_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p3_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p3_port_params_s1_agent:rf_source_endofpacket -> cpu_p3_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p3_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p3_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p3_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p3_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p3_port_params_s1_agent_rsp_fifo:out_data -> cpu_p3_port_params_s1_agent:rf_sink_data
	wire          cpu_p3_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p3_port_params_s1_agent:rf_sink_ready -> cpu_p3_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p3_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p3_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p3_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p3_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p3_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p3_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p3_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p3_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p3_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p3_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p3_port_params_s1_agent:rdata_fifo_src_data -> cpu_p3_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p3_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p3_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p3_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p3_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p3_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p3_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p3_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p3_port_params_s1_agent_rdata_fifo:out_data -> cpu_p3_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p3_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p3_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p3_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_022_src_valid;                                              // cmd_mux_022:src_valid -> cpu_p3_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_022_src_data;                                               // cmd_mux_022:src_data -> cpu_p3_port_params_s1_agent:cp_data
	wire          cmd_mux_022_src_ready;                                              // cpu_p3_port_params_s1_agent:cp_ready -> cmd_mux_022:src_ready
	wire   [70:0] cmd_mux_022_src_channel;                                            // cmd_mux_022:src_channel -> cpu_p3_port_params_s1_agent:cp_channel
	wire          cmd_mux_022_src_startofpacket;                                      // cmd_mux_022:src_startofpacket -> cpu_p3_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_022_src_endofpacket;                                        // cmd_mux_022:src_endofpacket -> cpu_p3_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p4_reset_pio_s1_agent_m0_readdata;                              // cpu_p4_reset_pio_s1_translator:uav_readdata -> cpu_p4_reset_pio_s1_agent:m0_readdata
	wire          cpu_p4_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p4_reset_pio_s1_translator:uav_waitrequest -> cpu_p4_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p4_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p4_reset_pio_s1_agent:m0_debugaccess -> cpu_p4_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p4_reset_pio_s1_agent_m0_address;                               // cpu_p4_reset_pio_s1_agent:m0_address -> cpu_p4_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p4_reset_pio_s1_agent_m0_byteenable;                            // cpu_p4_reset_pio_s1_agent:m0_byteenable -> cpu_p4_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p4_reset_pio_s1_agent_m0_read;                                  // cpu_p4_reset_pio_s1_agent:m0_read -> cpu_p4_reset_pio_s1_translator:uav_read
	wire          cpu_p4_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p4_reset_pio_s1_translator:uav_readdatavalid -> cpu_p4_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p4_reset_pio_s1_agent_m0_lock;                                  // cpu_p4_reset_pio_s1_agent:m0_lock -> cpu_p4_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p4_reset_pio_s1_agent_m0_writedata;                             // cpu_p4_reset_pio_s1_agent:m0_writedata -> cpu_p4_reset_pio_s1_translator:uav_writedata
	wire          cpu_p4_reset_pio_s1_agent_m0_write;                                 // cpu_p4_reset_pio_s1_agent:m0_write -> cpu_p4_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p4_reset_pio_s1_agent_m0_burstcount;                            // cpu_p4_reset_pio_s1_agent:m0_burstcount -> cpu_p4_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p4_reset_pio_s1_agent_rf_source_valid;                          // cpu_p4_reset_pio_s1_agent:rf_source_valid -> cpu_p4_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p4_reset_pio_s1_agent_rf_source_data;                           // cpu_p4_reset_pio_s1_agent:rf_source_data -> cpu_p4_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p4_reset_pio_s1_agent_rf_source_ready;                          // cpu_p4_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p4_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p4_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p4_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p4_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p4_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p4_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p4_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p4_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p4_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p4_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p4_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p4_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p4_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p4_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p4_reset_pio_s1_agent:rf_sink_ready -> cpu_p4_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p4_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p4_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p4_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p4_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p4_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p4_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p4_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p4_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p4_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p4_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p4_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p4_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p4_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p4_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p4_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p4_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p4_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p4_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p4_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p4_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p4_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p4_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p4_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p4_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_023_src_valid;                                              // cmd_mux_023:src_valid -> cpu_p4_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_023_src_data;                                               // cmd_mux_023:src_data -> cpu_p4_reset_pio_s1_agent:cp_data
	wire          cmd_mux_023_src_ready;                                              // cpu_p4_reset_pio_s1_agent:cp_ready -> cmd_mux_023:src_ready
	wire   [70:0] cmd_mux_023_src_channel;                                            // cmd_mux_023:src_channel -> cpu_p4_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_023_src_startofpacket;                                      // cmd_mux_023:src_startofpacket -> cpu_p4_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_023_src_endofpacket;                                        // cmd_mux_023:src_endofpacket -> cpu_p4_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p4_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p4_reset_pio_ack_s1_translator:uav_readdata -> cpu_p4_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p4_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p4_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p4_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p4_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p4_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p4_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p4_reset_pio_ack_s1_agent_m0_address;                           // cpu_p4_reset_pio_ack_s1_agent:m0_address -> cpu_p4_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p4_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p4_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p4_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p4_reset_pio_ack_s1_agent_m0_read;                              // cpu_p4_reset_pio_ack_s1_agent:m0_read -> cpu_p4_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p4_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p4_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p4_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p4_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p4_reset_pio_ack_s1_agent:m0_lock -> cpu_p4_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p4_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p4_reset_pio_ack_s1_agent:m0_writedata -> cpu_p4_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p4_reset_pio_ack_s1_agent_m0_write;                             // cpu_p4_reset_pio_ack_s1_agent:m0_write -> cpu_p4_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p4_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p4_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p4_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p4_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p4_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p4_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p4_reset_pio_ack_s1_agent:rf_source_data -> cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p4_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p4_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p4_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p4_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p4_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p4_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p4_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p4_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p4_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p4_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p4_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p4_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p4_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p4_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p4_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p4_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p4_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p4_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p4_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p4_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p4_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p4_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p4_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p4_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_024_src_valid;                                              // cmd_mux_024:src_valid -> cpu_p4_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_024_src_data;                                               // cmd_mux_024:src_data -> cpu_p4_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_024_src_ready;                                              // cpu_p4_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_024:src_ready
	wire   [70:0] cmd_mux_024_src_channel;                                            // cmd_mux_024:src_channel -> cpu_p4_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_024_src_startofpacket;                                      // cmd_mux_024:src_startofpacket -> cpu_p4_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_024_src_endofpacket;                                        // cmd_mux_024:src_endofpacket -> cpu_p4_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p4_port_params_s1_agent_m0_readdata;                            // cpu_p4_port_params_s1_translator:uav_readdata -> cpu_p4_port_params_s1_agent:m0_readdata
	wire          cpu_p4_port_params_s1_agent_m0_waitrequest;                         // cpu_p4_port_params_s1_translator:uav_waitrequest -> cpu_p4_port_params_s1_agent:m0_waitrequest
	wire          cpu_p4_port_params_s1_agent_m0_debugaccess;                         // cpu_p4_port_params_s1_agent:m0_debugaccess -> cpu_p4_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p4_port_params_s1_agent_m0_address;                             // cpu_p4_port_params_s1_agent:m0_address -> cpu_p4_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p4_port_params_s1_agent_m0_byteenable;                          // cpu_p4_port_params_s1_agent:m0_byteenable -> cpu_p4_port_params_s1_translator:uav_byteenable
	wire          cpu_p4_port_params_s1_agent_m0_read;                                // cpu_p4_port_params_s1_agent:m0_read -> cpu_p4_port_params_s1_translator:uav_read
	wire          cpu_p4_port_params_s1_agent_m0_readdatavalid;                       // cpu_p4_port_params_s1_translator:uav_readdatavalid -> cpu_p4_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p4_port_params_s1_agent_m0_lock;                                // cpu_p4_port_params_s1_agent:m0_lock -> cpu_p4_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p4_port_params_s1_agent_m0_writedata;                           // cpu_p4_port_params_s1_agent:m0_writedata -> cpu_p4_port_params_s1_translator:uav_writedata
	wire          cpu_p4_port_params_s1_agent_m0_write;                               // cpu_p4_port_params_s1_agent:m0_write -> cpu_p4_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p4_port_params_s1_agent_m0_burstcount;                          // cpu_p4_port_params_s1_agent:m0_burstcount -> cpu_p4_port_params_s1_translator:uav_burstcount
	wire          cpu_p4_port_params_s1_agent_rf_source_valid;                        // cpu_p4_port_params_s1_agent:rf_source_valid -> cpu_p4_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p4_port_params_s1_agent_rf_source_data;                         // cpu_p4_port_params_s1_agent:rf_source_data -> cpu_p4_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p4_port_params_s1_agent_rf_source_ready;                        // cpu_p4_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p4_port_params_s1_agent:rf_source_ready
	wire          cpu_p4_port_params_s1_agent_rf_source_startofpacket;                // cpu_p4_port_params_s1_agent:rf_source_startofpacket -> cpu_p4_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p4_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p4_port_params_s1_agent:rf_source_endofpacket -> cpu_p4_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p4_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p4_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p4_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p4_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p4_port_params_s1_agent_rsp_fifo:out_data -> cpu_p4_port_params_s1_agent:rf_sink_data
	wire          cpu_p4_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p4_port_params_s1_agent:rf_sink_ready -> cpu_p4_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p4_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p4_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p4_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p4_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p4_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p4_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p4_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p4_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p4_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p4_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p4_port_params_s1_agent:rdata_fifo_src_data -> cpu_p4_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p4_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p4_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p4_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p4_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p4_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p4_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p4_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p4_port_params_s1_agent_rdata_fifo:out_data -> cpu_p4_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p4_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p4_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p4_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_025_src_valid;                                              // cmd_mux_025:src_valid -> cpu_p4_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_025_src_data;                                               // cmd_mux_025:src_data -> cpu_p4_port_params_s1_agent:cp_data
	wire          cmd_mux_025_src_ready;                                              // cpu_p4_port_params_s1_agent:cp_ready -> cmd_mux_025:src_ready
	wire   [70:0] cmd_mux_025_src_channel;                                            // cmd_mux_025:src_channel -> cpu_p4_port_params_s1_agent:cp_channel
	wire          cmd_mux_025_src_startofpacket;                                      // cmd_mux_025:src_startofpacket -> cpu_p4_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_025_src_endofpacket;                                        // cmd_mux_025:src_endofpacket -> cpu_p4_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p5_reset_pio_s1_agent_m0_readdata;                              // cpu_p5_reset_pio_s1_translator:uav_readdata -> cpu_p5_reset_pio_s1_agent:m0_readdata
	wire          cpu_p5_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p5_reset_pio_s1_translator:uav_waitrequest -> cpu_p5_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p5_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p5_reset_pio_s1_agent:m0_debugaccess -> cpu_p5_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p5_reset_pio_s1_agent_m0_address;                               // cpu_p5_reset_pio_s1_agent:m0_address -> cpu_p5_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p5_reset_pio_s1_agent_m0_byteenable;                            // cpu_p5_reset_pio_s1_agent:m0_byteenable -> cpu_p5_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p5_reset_pio_s1_agent_m0_read;                                  // cpu_p5_reset_pio_s1_agent:m0_read -> cpu_p5_reset_pio_s1_translator:uav_read
	wire          cpu_p5_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p5_reset_pio_s1_translator:uav_readdatavalid -> cpu_p5_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p5_reset_pio_s1_agent_m0_lock;                                  // cpu_p5_reset_pio_s1_agent:m0_lock -> cpu_p5_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p5_reset_pio_s1_agent_m0_writedata;                             // cpu_p5_reset_pio_s1_agent:m0_writedata -> cpu_p5_reset_pio_s1_translator:uav_writedata
	wire          cpu_p5_reset_pio_s1_agent_m0_write;                                 // cpu_p5_reset_pio_s1_agent:m0_write -> cpu_p5_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p5_reset_pio_s1_agent_m0_burstcount;                            // cpu_p5_reset_pio_s1_agent:m0_burstcount -> cpu_p5_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p5_reset_pio_s1_agent_rf_source_valid;                          // cpu_p5_reset_pio_s1_agent:rf_source_valid -> cpu_p5_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p5_reset_pio_s1_agent_rf_source_data;                           // cpu_p5_reset_pio_s1_agent:rf_source_data -> cpu_p5_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p5_reset_pio_s1_agent_rf_source_ready;                          // cpu_p5_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p5_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p5_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p5_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p5_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p5_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p5_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p5_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p5_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p5_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p5_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p5_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p5_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p5_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p5_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p5_reset_pio_s1_agent:rf_sink_ready -> cpu_p5_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p5_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p5_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p5_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p5_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p5_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p5_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p5_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p5_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p5_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p5_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p5_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p5_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p5_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p5_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p5_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p5_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p5_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p5_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p5_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p5_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p5_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p5_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p5_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p5_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_026_src_valid;                                              // cmd_mux_026:src_valid -> cpu_p5_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_026_src_data;                                               // cmd_mux_026:src_data -> cpu_p5_reset_pio_s1_agent:cp_data
	wire          cmd_mux_026_src_ready;                                              // cpu_p5_reset_pio_s1_agent:cp_ready -> cmd_mux_026:src_ready
	wire   [70:0] cmd_mux_026_src_channel;                                            // cmd_mux_026:src_channel -> cpu_p5_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_026_src_startofpacket;                                      // cmd_mux_026:src_startofpacket -> cpu_p5_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_026_src_endofpacket;                                        // cmd_mux_026:src_endofpacket -> cpu_p5_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p5_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p5_reset_pio_ack_s1_translator:uav_readdata -> cpu_p5_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p5_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p5_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p5_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p5_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p5_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p5_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p5_reset_pio_ack_s1_agent_m0_address;                           // cpu_p5_reset_pio_ack_s1_agent:m0_address -> cpu_p5_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p5_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p5_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p5_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p5_reset_pio_ack_s1_agent_m0_read;                              // cpu_p5_reset_pio_ack_s1_agent:m0_read -> cpu_p5_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p5_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p5_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p5_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p5_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p5_reset_pio_ack_s1_agent:m0_lock -> cpu_p5_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p5_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p5_reset_pio_ack_s1_agent:m0_writedata -> cpu_p5_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p5_reset_pio_ack_s1_agent_m0_write;                             // cpu_p5_reset_pio_ack_s1_agent:m0_write -> cpu_p5_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p5_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p5_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p5_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p5_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p5_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p5_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p5_reset_pio_ack_s1_agent:rf_source_data -> cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p5_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p5_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p5_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p5_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p5_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p5_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p5_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p5_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p5_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p5_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p5_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p5_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p5_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p5_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p5_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p5_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p5_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p5_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p5_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p5_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p5_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p5_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p5_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p5_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_027_src_valid;                                              // cmd_mux_027:src_valid -> cpu_p5_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_027_src_data;                                               // cmd_mux_027:src_data -> cpu_p5_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_027_src_ready;                                              // cpu_p5_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_027:src_ready
	wire   [70:0] cmd_mux_027_src_channel;                                            // cmd_mux_027:src_channel -> cpu_p5_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_027_src_startofpacket;                                      // cmd_mux_027:src_startofpacket -> cpu_p5_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_027_src_endofpacket;                                        // cmd_mux_027:src_endofpacket -> cpu_p5_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p5_port_params_s1_agent_m0_readdata;                            // cpu_p5_port_params_s1_translator:uav_readdata -> cpu_p5_port_params_s1_agent:m0_readdata
	wire          cpu_p5_port_params_s1_agent_m0_waitrequest;                         // cpu_p5_port_params_s1_translator:uav_waitrequest -> cpu_p5_port_params_s1_agent:m0_waitrequest
	wire          cpu_p5_port_params_s1_agent_m0_debugaccess;                         // cpu_p5_port_params_s1_agent:m0_debugaccess -> cpu_p5_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p5_port_params_s1_agent_m0_address;                             // cpu_p5_port_params_s1_agent:m0_address -> cpu_p5_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p5_port_params_s1_agent_m0_byteenable;                          // cpu_p5_port_params_s1_agent:m0_byteenable -> cpu_p5_port_params_s1_translator:uav_byteenable
	wire          cpu_p5_port_params_s1_agent_m0_read;                                // cpu_p5_port_params_s1_agent:m0_read -> cpu_p5_port_params_s1_translator:uav_read
	wire          cpu_p5_port_params_s1_agent_m0_readdatavalid;                       // cpu_p5_port_params_s1_translator:uav_readdatavalid -> cpu_p5_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p5_port_params_s1_agent_m0_lock;                                // cpu_p5_port_params_s1_agent:m0_lock -> cpu_p5_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p5_port_params_s1_agent_m0_writedata;                           // cpu_p5_port_params_s1_agent:m0_writedata -> cpu_p5_port_params_s1_translator:uav_writedata
	wire          cpu_p5_port_params_s1_agent_m0_write;                               // cpu_p5_port_params_s1_agent:m0_write -> cpu_p5_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p5_port_params_s1_agent_m0_burstcount;                          // cpu_p5_port_params_s1_agent:m0_burstcount -> cpu_p5_port_params_s1_translator:uav_burstcount
	wire          cpu_p5_port_params_s1_agent_rf_source_valid;                        // cpu_p5_port_params_s1_agent:rf_source_valid -> cpu_p5_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p5_port_params_s1_agent_rf_source_data;                         // cpu_p5_port_params_s1_agent:rf_source_data -> cpu_p5_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p5_port_params_s1_agent_rf_source_ready;                        // cpu_p5_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p5_port_params_s1_agent:rf_source_ready
	wire          cpu_p5_port_params_s1_agent_rf_source_startofpacket;                // cpu_p5_port_params_s1_agent:rf_source_startofpacket -> cpu_p5_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p5_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p5_port_params_s1_agent:rf_source_endofpacket -> cpu_p5_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p5_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p5_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p5_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p5_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p5_port_params_s1_agent_rsp_fifo:out_data -> cpu_p5_port_params_s1_agent:rf_sink_data
	wire          cpu_p5_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p5_port_params_s1_agent:rf_sink_ready -> cpu_p5_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p5_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p5_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p5_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p5_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p5_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p5_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p5_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p5_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p5_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p5_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p5_port_params_s1_agent:rdata_fifo_src_data -> cpu_p5_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p5_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p5_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p5_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p5_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p5_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p5_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p5_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p5_port_params_s1_agent_rdata_fifo:out_data -> cpu_p5_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p5_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p5_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p5_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_028_src_valid;                                              // cmd_mux_028:src_valid -> cpu_p5_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_028_src_data;                                               // cmd_mux_028:src_data -> cpu_p5_port_params_s1_agent:cp_data
	wire          cmd_mux_028_src_ready;                                              // cpu_p5_port_params_s1_agent:cp_ready -> cmd_mux_028:src_ready
	wire   [70:0] cmd_mux_028_src_channel;                                            // cmd_mux_028:src_channel -> cpu_p5_port_params_s1_agent:cp_channel
	wire          cmd_mux_028_src_startofpacket;                                      // cmd_mux_028:src_startofpacket -> cpu_p5_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_028_src_endofpacket;                                        // cmd_mux_028:src_endofpacket -> cpu_p5_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p6_reset_pio_s1_agent_m0_readdata;                              // cpu_p6_reset_pio_s1_translator:uav_readdata -> cpu_p6_reset_pio_s1_agent:m0_readdata
	wire          cpu_p6_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p6_reset_pio_s1_translator:uav_waitrequest -> cpu_p6_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p6_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p6_reset_pio_s1_agent:m0_debugaccess -> cpu_p6_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p6_reset_pio_s1_agent_m0_address;                               // cpu_p6_reset_pio_s1_agent:m0_address -> cpu_p6_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p6_reset_pio_s1_agent_m0_byteenable;                            // cpu_p6_reset_pio_s1_agent:m0_byteenable -> cpu_p6_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p6_reset_pio_s1_agent_m0_read;                                  // cpu_p6_reset_pio_s1_agent:m0_read -> cpu_p6_reset_pio_s1_translator:uav_read
	wire          cpu_p6_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p6_reset_pio_s1_translator:uav_readdatavalid -> cpu_p6_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p6_reset_pio_s1_agent_m0_lock;                                  // cpu_p6_reset_pio_s1_agent:m0_lock -> cpu_p6_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p6_reset_pio_s1_agent_m0_writedata;                             // cpu_p6_reset_pio_s1_agent:m0_writedata -> cpu_p6_reset_pio_s1_translator:uav_writedata
	wire          cpu_p6_reset_pio_s1_agent_m0_write;                                 // cpu_p6_reset_pio_s1_agent:m0_write -> cpu_p6_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p6_reset_pio_s1_agent_m0_burstcount;                            // cpu_p6_reset_pio_s1_agent:m0_burstcount -> cpu_p6_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p6_reset_pio_s1_agent_rf_source_valid;                          // cpu_p6_reset_pio_s1_agent:rf_source_valid -> cpu_p6_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p6_reset_pio_s1_agent_rf_source_data;                           // cpu_p6_reset_pio_s1_agent:rf_source_data -> cpu_p6_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p6_reset_pio_s1_agent_rf_source_ready;                          // cpu_p6_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p6_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p6_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p6_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p6_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p6_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p6_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p6_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p6_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p6_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p6_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p6_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p6_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p6_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p6_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p6_reset_pio_s1_agent:rf_sink_ready -> cpu_p6_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p6_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p6_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p6_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p6_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p6_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p6_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p6_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p6_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p6_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p6_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p6_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p6_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p6_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p6_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p6_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p6_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p6_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p6_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p6_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p6_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p6_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p6_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p6_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p6_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_029_src_valid;                                              // cmd_mux_029:src_valid -> cpu_p6_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_029_src_data;                                               // cmd_mux_029:src_data -> cpu_p6_reset_pio_s1_agent:cp_data
	wire          cmd_mux_029_src_ready;                                              // cpu_p6_reset_pio_s1_agent:cp_ready -> cmd_mux_029:src_ready
	wire   [70:0] cmd_mux_029_src_channel;                                            // cmd_mux_029:src_channel -> cpu_p6_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_029_src_startofpacket;                                      // cmd_mux_029:src_startofpacket -> cpu_p6_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_029_src_endofpacket;                                        // cmd_mux_029:src_endofpacket -> cpu_p6_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p6_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p6_reset_pio_ack_s1_translator:uav_readdata -> cpu_p6_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p6_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p6_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p6_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p6_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p6_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p6_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p6_reset_pio_ack_s1_agent_m0_address;                           // cpu_p6_reset_pio_ack_s1_agent:m0_address -> cpu_p6_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p6_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p6_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p6_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p6_reset_pio_ack_s1_agent_m0_read;                              // cpu_p6_reset_pio_ack_s1_agent:m0_read -> cpu_p6_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p6_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p6_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p6_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p6_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p6_reset_pio_ack_s1_agent:m0_lock -> cpu_p6_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p6_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p6_reset_pio_ack_s1_agent:m0_writedata -> cpu_p6_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p6_reset_pio_ack_s1_agent_m0_write;                             // cpu_p6_reset_pio_ack_s1_agent:m0_write -> cpu_p6_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p6_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p6_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p6_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p6_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p6_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p6_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p6_reset_pio_ack_s1_agent:rf_source_data -> cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p6_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p6_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p6_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p6_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p6_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p6_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p6_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p6_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p6_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p6_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p6_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p6_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p6_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p6_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p6_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p6_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p6_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p6_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p6_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p6_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p6_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p6_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p6_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p6_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_030_src_valid;                                              // cmd_mux_030:src_valid -> cpu_p6_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_030_src_data;                                               // cmd_mux_030:src_data -> cpu_p6_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_030_src_ready;                                              // cpu_p6_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_030:src_ready
	wire   [70:0] cmd_mux_030_src_channel;                                            // cmd_mux_030:src_channel -> cpu_p6_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_030_src_startofpacket;                                      // cmd_mux_030:src_startofpacket -> cpu_p6_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_030_src_endofpacket;                                        // cmd_mux_030:src_endofpacket -> cpu_p6_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p6_port_params_s1_agent_m0_readdata;                            // cpu_p6_port_params_s1_translator:uav_readdata -> cpu_p6_port_params_s1_agent:m0_readdata
	wire          cpu_p6_port_params_s1_agent_m0_waitrequest;                         // cpu_p6_port_params_s1_translator:uav_waitrequest -> cpu_p6_port_params_s1_agent:m0_waitrequest
	wire          cpu_p6_port_params_s1_agent_m0_debugaccess;                         // cpu_p6_port_params_s1_agent:m0_debugaccess -> cpu_p6_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p6_port_params_s1_agent_m0_address;                             // cpu_p6_port_params_s1_agent:m0_address -> cpu_p6_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p6_port_params_s1_agent_m0_byteenable;                          // cpu_p6_port_params_s1_agent:m0_byteenable -> cpu_p6_port_params_s1_translator:uav_byteenable
	wire          cpu_p6_port_params_s1_agent_m0_read;                                // cpu_p6_port_params_s1_agent:m0_read -> cpu_p6_port_params_s1_translator:uav_read
	wire          cpu_p6_port_params_s1_agent_m0_readdatavalid;                       // cpu_p6_port_params_s1_translator:uav_readdatavalid -> cpu_p6_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p6_port_params_s1_agent_m0_lock;                                // cpu_p6_port_params_s1_agent:m0_lock -> cpu_p6_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p6_port_params_s1_agent_m0_writedata;                           // cpu_p6_port_params_s1_agent:m0_writedata -> cpu_p6_port_params_s1_translator:uav_writedata
	wire          cpu_p6_port_params_s1_agent_m0_write;                               // cpu_p6_port_params_s1_agent:m0_write -> cpu_p6_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p6_port_params_s1_agent_m0_burstcount;                          // cpu_p6_port_params_s1_agent:m0_burstcount -> cpu_p6_port_params_s1_translator:uav_burstcount
	wire          cpu_p6_port_params_s1_agent_rf_source_valid;                        // cpu_p6_port_params_s1_agent:rf_source_valid -> cpu_p6_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p6_port_params_s1_agent_rf_source_data;                         // cpu_p6_port_params_s1_agent:rf_source_data -> cpu_p6_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p6_port_params_s1_agent_rf_source_ready;                        // cpu_p6_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p6_port_params_s1_agent:rf_source_ready
	wire          cpu_p6_port_params_s1_agent_rf_source_startofpacket;                // cpu_p6_port_params_s1_agent:rf_source_startofpacket -> cpu_p6_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p6_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p6_port_params_s1_agent:rf_source_endofpacket -> cpu_p6_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p6_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p6_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p6_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p6_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p6_port_params_s1_agent_rsp_fifo:out_data -> cpu_p6_port_params_s1_agent:rf_sink_data
	wire          cpu_p6_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p6_port_params_s1_agent:rf_sink_ready -> cpu_p6_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p6_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p6_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p6_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p6_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p6_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p6_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p6_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p6_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p6_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p6_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p6_port_params_s1_agent:rdata_fifo_src_data -> cpu_p6_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p6_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p6_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p6_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p6_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p6_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p6_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p6_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p6_port_params_s1_agent_rdata_fifo:out_data -> cpu_p6_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p6_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p6_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p6_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_031_src_valid;                                              // cmd_mux_031:src_valid -> cpu_p6_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_031_src_data;                                               // cmd_mux_031:src_data -> cpu_p6_port_params_s1_agent:cp_data
	wire          cmd_mux_031_src_ready;                                              // cpu_p6_port_params_s1_agent:cp_ready -> cmd_mux_031:src_ready
	wire   [70:0] cmd_mux_031_src_channel;                                            // cmd_mux_031:src_channel -> cpu_p6_port_params_s1_agent:cp_channel
	wire          cmd_mux_031_src_startofpacket;                                      // cmd_mux_031:src_startofpacket -> cpu_p6_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_031_src_endofpacket;                                        // cmd_mux_031:src_endofpacket -> cpu_p6_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p7_reset_pio_s1_agent_m0_readdata;                              // cpu_p7_reset_pio_s1_translator:uav_readdata -> cpu_p7_reset_pio_s1_agent:m0_readdata
	wire          cpu_p7_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p7_reset_pio_s1_translator:uav_waitrequest -> cpu_p7_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p7_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p7_reset_pio_s1_agent:m0_debugaccess -> cpu_p7_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p7_reset_pio_s1_agent_m0_address;                               // cpu_p7_reset_pio_s1_agent:m0_address -> cpu_p7_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p7_reset_pio_s1_agent_m0_byteenable;                            // cpu_p7_reset_pio_s1_agent:m0_byteenable -> cpu_p7_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p7_reset_pio_s1_agent_m0_read;                                  // cpu_p7_reset_pio_s1_agent:m0_read -> cpu_p7_reset_pio_s1_translator:uav_read
	wire          cpu_p7_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p7_reset_pio_s1_translator:uav_readdatavalid -> cpu_p7_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p7_reset_pio_s1_agent_m0_lock;                                  // cpu_p7_reset_pio_s1_agent:m0_lock -> cpu_p7_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p7_reset_pio_s1_agent_m0_writedata;                             // cpu_p7_reset_pio_s1_agent:m0_writedata -> cpu_p7_reset_pio_s1_translator:uav_writedata
	wire          cpu_p7_reset_pio_s1_agent_m0_write;                                 // cpu_p7_reset_pio_s1_agent:m0_write -> cpu_p7_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p7_reset_pio_s1_agent_m0_burstcount;                            // cpu_p7_reset_pio_s1_agent:m0_burstcount -> cpu_p7_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p7_reset_pio_s1_agent_rf_source_valid;                          // cpu_p7_reset_pio_s1_agent:rf_source_valid -> cpu_p7_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p7_reset_pio_s1_agent_rf_source_data;                           // cpu_p7_reset_pio_s1_agent:rf_source_data -> cpu_p7_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p7_reset_pio_s1_agent_rf_source_ready;                          // cpu_p7_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p7_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p7_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p7_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p7_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p7_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p7_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p7_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p7_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p7_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p7_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p7_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p7_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p7_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p7_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p7_reset_pio_s1_agent:rf_sink_ready -> cpu_p7_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p7_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p7_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p7_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p7_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p7_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p7_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p7_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p7_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p7_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p7_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p7_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p7_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p7_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p7_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p7_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p7_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p7_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p7_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p7_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p7_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p7_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p7_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p7_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p7_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_032_src_valid;                                              // cmd_mux_032:src_valid -> cpu_p7_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_032_src_data;                                               // cmd_mux_032:src_data -> cpu_p7_reset_pio_s1_agent:cp_data
	wire          cmd_mux_032_src_ready;                                              // cpu_p7_reset_pio_s1_agent:cp_ready -> cmd_mux_032:src_ready
	wire   [70:0] cmd_mux_032_src_channel;                                            // cmd_mux_032:src_channel -> cpu_p7_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_032_src_startofpacket;                                      // cmd_mux_032:src_startofpacket -> cpu_p7_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_032_src_endofpacket;                                        // cmd_mux_032:src_endofpacket -> cpu_p7_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p7_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p7_reset_pio_ack_s1_translator:uav_readdata -> cpu_p7_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p7_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p7_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p7_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p7_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p7_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p7_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p7_reset_pio_ack_s1_agent_m0_address;                           // cpu_p7_reset_pio_ack_s1_agent:m0_address -> cpu_p7_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p7_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p7_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p7_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p7_reset_pio_ack_s1_agent_m0_read;                              // cpu_p7_reset_pio_ack_s1_agent:m0_read -> cpu_p7_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p7_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p7_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p7_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p7_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p7_reset_pio_ack_s1_agent:m0_lock -> cpu_p7_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p7_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p7_reset_pio_ack_s1_agent:m0_writedata -> cpu_p7_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p7_reset_pio_ack_s1_agent_m0_write;                             // cpu_p7_reset_pio_ack_s1_agent:m0_write -> cpu_p7_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p7_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p7_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p7_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p7_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p7_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p7_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p7_reset_pio_ack_s1_agent:rf_source_data -> cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p7_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p7_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p7_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p7_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p7_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p7_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p7_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p7_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p7_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p7_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p7_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p7_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p7_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p7_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p7_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p7_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p7_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p7_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p7_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p7_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p7_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p7_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p7_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p7_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_033_src_valid;                                              // cmd_mux_033:src_valid -> cpu_p7_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_033_src_data;                                               // cmd_mux_033:src_data -> cpu_p7_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_033_src_ready;                                              // cpu_p7_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_033:src_ready
	wire   [70:0] cmd_mux_033_src_channel;                                            // cmd_mux_033:src_channel -> cpu_p7_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_033_src_startofpacket;                                      // cmd_mux_033:src_startofpacket -> cpu_p7_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_033_src_endofpacket;                                        // cmd_mux_033:src_endofpacket -> cpu_p7_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p7_port_params_s1_agent_m0_readdata;                            // cpu_p7_port_params_s1_translator:uav_readdata -> cpu_p7_port_params_s1_agent:m0_readdata
	wire          cpu_p7_port_params_s1_agent_m0_waitrequest;                         // cpu_p7_port_params_s1_translator:uav_waitrequest -> cpu_p7_port_params_s1_agent:m0_waitrequest
	wire          cpu_p7_port_params_s1_agent_m0_debugaccess;                         // cpu_p7_port_params_s1_agent:m0_debugaccess -> cpu_p7_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p7_port_params_s1_agent_m0_address;                             // cpu_p7_port_params_s1_agent:m0_address -> cpu_p7_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p7_port_params_s1_agent_m0_byteenable;                          // cpu_p7_port_params_s1_agent:m0_byteenable -> cpu_p7_port_params_s1_translator:uav_byteenable
	wire          cpu_p7_port_params_s1_agent_m0_read;                                // cpu_p7_port_params_s1_agent:m0_read -> cpu_p7_port_params_s1_translator:uav_read
	wire          cpu_p7_port_params_s1_agent_m0_readdatavalid;                       // cpu_p7_port_params_s1_translator:uav_readdatavalid -> cpu_p7_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p7_port_params_s1_agent_m0_lock;                                // cpu_p7_port_params_s1_agent:m0_lock -> cpu_p7_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p7_port_params_s1_agent_m0_writedata;                           // cpu_p7_port_params_s1_agent:m0_writedata -> cpu_p7_port_params_s1_translator:uav_writedata
	wire          cpu_p7_port_params_s1_agent_m0_write;                               // cpu_p7_port_params_s1_agent:m0_write -> cpu_p7_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p7_port_params_s1_agent_m0_burstcount;                          // cpu_p7_port_params_s1_agent:m0_burstcount -> cpu_p7_port_params_s1_translator:uav_burstcount
	wire          cpu_p7_port_params_s1_agent_rf_source_valid;                        // cpu_p7_port_params_s1_agent:rf_source_valid -> cpu_p7_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p7_port_params_s1_agent_rf_source_data;                         // cpu_p7_port_params_s1_agent:rf_source_data -> cpu_p7_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p7_port_params_s1_agent_rf_source_ready;                        // cpu_p7_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p7_port_params_s1_agent:rf_source_ready
	wire          cpu_p7_port_params_s1_agent_rf_source_startofpacket;                // cpu_p7_port_params_s1_agent:rf_source_startofpacket -> cpu_p7_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p7_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p7_port_params_s1_agent:rf_source_endofpacket -> cpu_p7_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p7_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p7_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p7_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p7_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p7_port_params_s1_agent_rsp_fifo:out_data -> cpu_p7_port_params_s1_agent:rf_sink_data
	wire          cpu_p7_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p7_port_params_s1_agent:rf_sink_ready -> cpu_p7_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p7_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p7_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p7_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p7_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p7_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p7_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p7_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p7_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p7_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p7_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p7_port_params_s1_agent:rdata_fifo_src_data -> cpu_p7_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p7_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p7_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p7_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p7_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p7_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p7_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p7_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p7_port_params_s1_agent_rdata_fifo:out_data -> cpu_p7_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p7_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p7_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p7_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_034_src_valid;                                              // cmd_mux_034:src_valid -> cpu_p7_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_034_src_data;                                               // cmd_mux_034:src_data -> cpu_p7_port_params_s1_agent:cp_data
	wire          cmd_mux_034_src_ready;                                              // cpu_p7_port_params_s1_agent:cp_ready -> cmd_mux_034:src_ready
	wire   [70:0] cmd_mux_034_src_channel;                                            // cmd_mux_034:src_channel -> cpu_p7_port_params_s1_agent:cp_channel
	wire          cmd_mux_034_src_startofpacket;                                      // cmd_mux_034:src_startofpacket -> cpu_p7_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_034_src_endofpacket;                                        // cmd_mux_034:src_endofpacket -> cpu_p7_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p8_reset_pio_s1_agent_m0_readdata;                              // cpu_p8_reset_pio_s1_translator:uav_readdata -> cpu_p8_reset_pio_s1_agent:m0_readdata
	wire          cpu_p8_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p8_reset_pio_s1_translator:uav_waitrequest -> cpu_p8_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p8_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p8_reset_pio_s1_agent:m0_debugaccess -> cpu_p8_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p8_reset_pio_s1_agent_m0_address;                               // cpu_p8_reset_pio_s1_agent:m0_address -> cpu_p8_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p8_reset_pio_s1_agent_m0_byteenable;                            // cpu_p8_reset_pio_s1_agent:m0_byteenable -> cpu_p8_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p8_reset_pio_s1_agent_m0_read;                                  // cpu_p8_reset_pio_s1_agent:m0_read -> cpu_p8_reset_pio_s1_translator:uav_read
	wire          cpu_p8_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p8_reset_pio_s1_translator:uav_readdatavalid -> cpu_p8_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p8_reset_pio_s1_agent_m0_lock;                                  // cpu_p8_reset_pio_s1_agent:m0_lock -> cpu_p8_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p8_reset_pio_s1_agent_m0_writedata;                             // cpu_p8_reset_pio_s1_agent:m0_writedata -> cpu_p8_reset_pio_s1_translator:uav_writedata
	wire          cpu_p8_reset_pio_s1_agent_m0_write;                                 // cpu_p8_reset_pio_s1_agent:m0_write -> cpu_p8_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p8_reset_pio_s1_agent_m0_burstcount;                            // cpu_p8_reset_pio_s1_agent:m0_burstcount -> cpu_p8_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p8_reset_pio_s1_agent_rf_source_valid;                          // cpu_p8_reset_pio_s1_agent:rf_source_valid -> cpu_p8_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p8_reset_pio_s1_agent_rf_source_data;                           // cpu_p8_reset_pio_s1_agent:rf_source_data -> cpu_p8_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p8_reset_pio_s1_agent_rf_source_ready;                          // cpu_p8_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p8_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p8_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p8_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p8_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p8_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p8_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p8_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p8_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p8_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p8_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p8_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p8_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p8_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p8_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p8_reset_pio_s1_agent:rf_sink_ready -> cpu_p8_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p8_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p8_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p8_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p8_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p8_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p8_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p8_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p8_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p8_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p8_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p8_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p8_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p8_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p8_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p8_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p8_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p8_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p8_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p8_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p8_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p8_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p8_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p8_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p8_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_035_src_valid;                                              // cmd_mux_035:src_valid -> cpu_p8_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_035_src_data;                                               // cmd_mux_035:src_data -> cpu_p8_reset_pio_s1_agent:cp_data
	wire          cmd_mux_035_src_ready;                                              // cpu_p8_reset_pio_s1_agent:cp_ready -> cmd_mux_035:src_ready
	wire   [70:0] cmd_mux_035_src_channel;                                            // cmd_mux_035:src_channel -> cpu_p8_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_035_src_startofpacket;                                      // cmd_mux_035:src_startofpacket -> cpu_p8_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_035_src_endofpacket;                                        // cmd_mux_035:src_endofpacket -> cpu_p8_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p8_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p8_reset_pio_ack_s1_translator:uav_readdata -> cpu_p8_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p8_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p8_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p8_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p8_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p8_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p8_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p8_reset_pio_ack_s1_agent_m0_address;                           // cpu_p8_reset_pio_ack_s1_agent:m0_address -> cpu_p8_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p8_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p8_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p8_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p8_reset_pio_ack_s1_agent_m0_read;                              // cpu_p8_reset_pio_ack_s1_agent:m0_read -> cpu_p8_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p8_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p8_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p8_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p8_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p8_reset_pio_ack_s1_agent:m0_lock -> cpu_p8_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p8_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p8_reset_pio_ack_s1_agent:m0_writedata -> cpu_p8_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p8_reset_pio_ack_s1_agent_m0_write;                             // cpu_p8_reset_pio_ack_s1_agent:m0_write -> cpu_p8_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p8_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p8_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p8_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p8_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p8_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p8_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p8_reset_pio_ack_s1_agent:rf_source_data -> cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p8_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p8_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p8_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p8_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p8_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p8_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p8_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p8_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p8_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p8_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p8_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p8_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p8_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p8_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p8_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p8_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p8_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p8_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p8_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p8_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p8_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p8_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p8_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p8_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_036_src_valid;                                              // cmd_mux_036:src_valid -> cpu_p8_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_036_src_data;                                               // cmd_mux_036:src_data -> cpu_p8_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_036_src_ready;                                              // cpu_p8_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_036:src_ready
	wire   [70:0] cmd_mux_036_src_channel;                                            // cmd_mux_036:src_channel -> cpu_p8_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_036_src_startofpacket;                                      // cmd_mux_036:src_startofpacket -> cpu_p8_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_036_src_endofpacket;                                        // cmd_mux_036:src_endofpacket -> cpu_p8_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p8_port_params_s1_agent_m0_readdata;                            // cpu_p8_port_params_s1_translator:uav_readdata -> cpu_p8_port_params_s1_agent:m0_readdata
	wire          cpu_p8_port_params_s1_agent_m0_waitrequest;                         // cpu_p8_port_params_s1_translator:uav_waitrequest -> cpu_p8_port_params_s1_agent:m0_waitrequest
	wire          cpu_p8_port_params_s1_agent_m0_debugaccess;                         // cpu_p8_port_params_s1_agent:m0_debugaccess -> cpu_p8_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p8_port_params_s1_agent_m0_address;                             // cpu_p8_port_params_s1_agent:m0_address -> cpu_p8_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p8_port_params_s1_agent_m0_byteenable;                          // cpu_p8_port_params_s1_agent:m0_byteenable -> cpu_p8_port_params_s1_translator:uav_byteenable
	wire          cpu_p8_port_params_s1_agent_m0_read;                                // cpu_p8_port_params_s1_agent:m0_read -> cpu_p8_port_params_s1_translator:uav_read
	wire          cpu_p8_port_params_s1_agent_m0_readdatavalid;                       // cpu_p8_port_params_s1_translator:uav_readdatavalid -> cpu_p8_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p8_port_params_s1_agent_m0_lock;                                // cpu_p8_port_params_s1_agent:m0_lock -> cpu_p8_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p8_port_params_s1_agent_m0_writedata;                           // cpu_p8_port_params_s1_agent:m0_writedata -> cpu_p8_port_params_s1_translator:uav_writedata
	wire          cpu_p8_port_params_s1_agent_m0_write;                               // cpu_p8_port_params_s1_agent:m0_write -> cpu_p8_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p8_port_params_s1_agent_m0_burstcount;                          // cpu_p8_port_params_s1_agent:m0_burstcount -> cpu_p8_port_params_s1_translator:uav_burstcount
	wire          cpu_p8_port_params_s1_agent_rf_source_valid;                        // cpu_p8_port_params_s1_agent:rf_source_valid -> cpu_p8_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p8_port_params_s1_agent_rf_source_data;                         // cpu_p8_port_params_s1_agent:rf_source_data -> cpu_p8_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p8_port_params_s1_agent_rf_source_ready;                        // cpu_p8_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p8_port_params_s1_agent:rf_source_ready
	wire          cpu_p8_port_params_s1_agent_rf_source_startofpacket;                // cpu_p8_port_params_s1_agent:rf_source_startofpacket -> cpu_p8_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p8_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p8_port_params_s1_agent:rf_source_endofpacket -> cpu_p8_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p8_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p8_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p8_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p8_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p8_port_params_s1_agent_rsp_fifo:out_data -> cpu_p8_port_params_s1_agent:rf_sink_data
	wire          cpu_p8_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p8_port_params_s1_agent:rf_sink_ready -> cpu_p8_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p8_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p8_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p8_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p8_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p8_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p8_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p8_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p8_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p8_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p8_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p8_port_params_s1_agent:rdata_fifo_src_data -> cpu_p8_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p8_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p8_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p8_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p8_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p8_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p8_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p8_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p8_port_params_s1_agent_rdata_fifo:out_data -> cpu_p8_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p8_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p8_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p8_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_037_src_valid;                                              // cmd_mux_037:src_valid -> cpu_p8_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_037_src_data;                                               // cmd_mux_037:src_data -> cpu_p8_port_params_s1_agent:cp_data
	wire          cmd_mux_037_src_ready;                                              // cpu_p8_port_params_s1_agent:cp_ready -> cmd_mux_037:src_ready
	wire   [70:0] cmd_mux_037_src_channel;                                            // cmd_mux_037:src_channel -> cpu_p8_port_params_s1_agent:cp_channel
	wire          cmd_mux_037_src_startofpacket;                                      // cmd_mux_037:src_startofpacket -> cpu_p8_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_037_src_endofpacket;                                        // cmd_mux_037:src_endofpacket -> cpu_p8_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p9_reset_pio_s1_agent_m0_readdata;                              // cpu_p9_reset_pio_s1_translator:uav_readdata -> cpu_p9_reset_pio_s1_agent:m0_readdata
	wire          cpu_p9_reset_pio_s1_agent_m0_waitrequest;                           // cpu_p9_reset_pio_s1_translator:uav_waitrequest -> cpu_p9_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p9_reset_pio_s1_agent_m0_debugaccess;                           // cpu_p9_reset_pio_s1_agent:m0_debugaccess -> cpu_p9_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p9_reset_pio_s1_agent_m0_address;                               // cpu_p9_reset_pio_s1_agent:m0_address -> cpu_p9_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p9_reset_pio_s1_agent_m0_byteenable;                            // cpu_p9_reset_pio_s1_agent:m0_byteenable -> cpu_p9_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p9_reset_pio_s1_agent_m0_read;                                  // cpu_p9_reset_pio_s1_agent:m0_read -> cpu_p9_reset_pio_s1_translator:uav_read
	wire          cpu_p9_reset_pio_s1_agent_m0_readdatavalid;                         // cpu_p9_reset_pio_s1_translator:uav_readdatavalid -> cpu_p9_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p9_reset_pio_s1_agent_m0_lock;                                  // cpu_p9_reset_pio_s1_agent:m0_lock -> cpu_p9_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p9_reset_pio_s1_agent_m0_writedata;                             // cpu_p9_reset_pio_s1_agent:m0_writedata -> cpu_p9_reset_pio_s1_translator:uav_writedata
	wire          cpu_p9_reset_pio_s1_agent_m0_write;                                 // cpu_p9_reset_pio_s1_agent:m0_write -> cpu_p9_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p9_reset_pio_s1_agent_m0_burstcount;                            // cpu_p9_reset_pio_s1_agent:m0_burstcount -> cpu_p9_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p9_reset_pio_s1_agent_rf_source_valid;                          // cpu_p9_reset_pio_s1_agent:rf_source_valid -> cpu_p9_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p9_reset_pio_s1_agent_rf_source_data;                           // cpu_p9_reset_pio_s1_agent:rf_source_data -> cpu_p9_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p9_reset_pio_s1_agent_rf_source_ready;                          // cpu_p9_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p9_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p9_reset_pio_s1_agent_rf_source_startofpacket;                  // cpu_p9_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p9_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p9_reset_pio_s1_agent_rf_source_endofpacket;                    // cpu_p9_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p9_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p9_reset_pio_s1_agent_rsp_fifo_out_valid;                       // cpu_p9_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p9_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p9_reset_pio_s1_agent_rsp_fifo_out_data;                        // cpu_p9_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p9_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p9_reset_pio_s1_agent_rsp_fifo_out_ready;                       // cpu_p9_reset_pio_s1_agent:rf_sink_ready -> cpu_p9_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p9_reset_pio_s1_agent_rsp_fifo_out_startofpacket;               // cpu_p9_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p9_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p9_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                 // cpu_p9_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p9_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p9_reset_pio_s1_agent_rdata_fifo_src_valid;                     // cpu_p9_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p9_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p9_reset_pio_s1_agent_rdata_fifo_src_data;                      // cpu_p9_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p9_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p9_reset_pio_s1_agent_rdata_fifo_src_ready;                     // cpu_p9_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p9_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p9_reset_pio_s1_agent_rdata_fifo_out_valid;                     // cpu_p9_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p9_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p9_reset_pio_s1_agent_rdata_fifo_out_data;                      // cpu_p9_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p9_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p9_reset_pio_s1_agent_rdata_fifo_out_ready;                     // cpu_p9_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p9_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_038_src_valid;                                              // cmd_mux_038:src_valid -> cpu_p9_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_038_src_data;                                               // cmd_mux_038:src_data -> cpu_p9_reset_pio_s1_agent:cp_data
	wire          cmd_mux_038_src_ready;                                              // cpu_p9_reset_pio_s1_agent:cp_ready -> cmd_mux_038:src_ready
	wire   [70:0] cmd_mux_038_src_channel;                                            // cmd_mux_038:src_channel -> cpu_p9_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_038_src_startofpacket;                                      // cmd_mux_038:src_startofpacket -> cpu_p9_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_038_src_endofpacket;                                        // cmd_mux_038:src_endofpacket -> cpu_p9_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p9_reset_pio_ack_s1_agent_m0_readdata;                          // cpu_p9_reset_pio_ack_s1_translator:uav_readdata -> cpu_p9_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p9_reset_pio_ack_s1_agent_m0_waitrequest;                       // cpu_p9_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p9_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p9_reset_pio_ack_s1_agent_m0_debugaccess;                       // cpu_p9_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p9_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p9_reset_pio_ack_s1_agent_m0_address;                           // cpu_p9_reset_pio_ack_s1_agent:m0_address -> cpu_p9_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p9_reset_pio_ack_s1_agent_m0_byteenable;                        // cpu_p9_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p9_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p9_reset_pio_ack_s1_agent_m0_read;                              // cpu_p9_reset_pio_ack_s1_agent:m0_read -> cpu_p9_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p9_reset_pio_ack_s1_agent_m0_readdatavalid;                     // cpu_p9_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p9_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p9_reset_pio_ack_s1_agent_m0_lock;                              // cpu_p9_reset_pio_ack_s1_agent:m0_lock -> cpu_p9_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p9_reset_pio_ack_s1_agent_m0_writedata;                         // cpu_p9_reset_pio_ack_s1_agent:m0_writedata -> cpu_p9_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p9_reset_pio_ack_s1_agent_m0_write;                             // cpu_p9_reset_pio_ack_s1_agent:m0_write -> cpu_p9_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p9_reset_pio_ack_s1_agent_m0_burstcount;                        // cpu_p9_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p9_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p9_reset_pio_ack_s1_agent_rf_source_valid;                      // cpu_p9_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p9_reset_pio_ack_s1_agent_rf_source_data;                       // cpu_p9_reset_pio_ack_s1_agent:rf_source_data -> cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p9_reset_pio_ack_s1_agent_rf_source_ready;                      // cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p9_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p9_reset_pio_ack_s1_agent_rf_source_startofpacket;              // cpu_p9_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p9_reset_pio_ack_s1_agent_rf_source_endofpacket;                // cpu_p9_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                   // cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p9_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_data;                    // cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p9_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                   // cpu_p9_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;           // cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p9_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;             // cpu_p9_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p9_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                 // cpu_p9_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p9_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_data;                  // cpu_p9_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p9_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                 // cpu_p9_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p9_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                 // cpu_p9_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p9_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_data;                  // cpu_p9_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p9_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                 // cpu_p9_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p9_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_039_src_valid;                                              // cmd_mux_039:src_valid -> cpu_p9_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_039_src_data;                                               // cmd_mux_039:src_data -> cpu_p9_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_039_src_ready;                                              // cpu_p9_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_039:src_ready
	wire   [70:0] cmd_mux_039_src_channel;                                            // cmd_mux_039:src_channel -> cpu_p9_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_039_src_startofpacket;                                      // cmd_mux_039:src_startofpacket -> cpu_p9_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_039_src_endofpacket;                                        // cmd_mux_039:src_endofpacket -> cpu_p9_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p9_port_params_s1_agent_m0_readdata;                            // cpu_p9_port_params_s1_translator:uav_readdata -> cpu_p9_port_params_s1_agent:m0_readdata
	wire          cpu_p9_port_params_s1_agent_m0_waitrequest;                         // cpu_p9_port_params_s1_translator:uav_waitrequest -> cpu_p9_port_params_s1_agent:m0_waitrequest
	wire          cpu_p9_port_params_s1_agent_m0_debugaccess;                         // cpu_p9_port_params_s1_agent:m0_debugaccess -> cpu_p9_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p9_port_params_s1_agent_m0_address;                             // cpu_p9_port_params_s1_agent:m0_address -> cpu_p9_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p9_port_params_s1_agent_m0_byteenable;                          // cpu_p9_port_params_s1_agent:m0_byteenable -> cpu_p9_port_params_s1_translator:uav_byteenable
	wire          cpu_p9_port_params_s1_agent_m0_read;                                // cpu_p9_port_params_s1_agent:m0_read -> cpu_p9_port_params_s1_translator:uav_read
	wire          cpu_p9_port_params_s1_agent_m0_readdatavalid;                       // cpu_p9_port_params_s1_translator:uav_readdatavalid -> cpu_p9_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p9_port_params_s1_agent_m0_lock;                                // cpu_p9_port_params_s1_agent:m0_lock -> cpu_p9_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p9_port_params_s1_agent_m0_writedata;                           // cpu_p9_port_params_s1_agent:m0_writedata -> cpu_p9_port_params_s1_translator:uav_writedata
	wire          cpu_p9_port_params_s1_agent_m0_write;                               // cpu_p9_port_params_s1_agent:m0_write -> cpu_p9_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p9_port_params_s1_agent_m0_burstcount;                          // cpu_p9_port_params_s1_agent:m0_burstcount -> cpu_p9_port_params_s1_translator:uav_burstcount
	wire          cpu_p9_port_params_s1_agent_rf_source_valid;                        // cpu_p9_port_params_s1_agent:rf_source_valid -> cpu_p9_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p9_port_params_s1_agent_rf_source_data;                         // cpu_p9_port_params_s1_agent:rf_source_data -> cpu_p9_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p9_port_params_s1_agent_rf_source_ready;                        // cpu_p9_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p9_port_params_s1_agent:rf_source_ready
	wire          cpu_p9_port_params_s1_agent_rf_source_startofpacket;                // cpu_p9_port_params_s1_agent:rf_source_startofpacket -> cpu_p9_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p9_port_params_s1_agent_rf_source_endofpacket;                  // cpu_p9_port_params_s1_agent:rf_source_endofpacket -> cpu_p9_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p9_port_params_s1_agent_rsp_fifo_out_valid;                     // cpu_p9_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p9_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p9_port_params_s1_agent_rsp_fifo_out_data;                      // cpu_p9_port_params_s1_agent_rsp_fifo:out_data -> cpu_p9_port_params_s1_agent:rf_sink_data
	wire          cpu_p9_port_params_s1_agent_rsp_fifo_out_ready;                     // cpu_p9_port_params_s1_agent:rf_sink_ready -> cpu_p9_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p9_port_params_s1_agent_rsp_fifo_out_startofpacket;             // cpu_p9_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p9_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p9_port_params_s1_agent_rsp_fifo_out_endofpacket;               // cpu_p9_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p9_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p9_port_params_s1_agent_rdata_fifo_src_valid;                   // cpu_p9_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p9_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p9_port_params_s1_agent_rdata_fifo_src_data;                    // cpu_p9_port_params_s1_agent:rdata_fifo_src_data -> cpu_p9_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p9_port_params_s1_agent_rdata_fifo_src_ready;                   // cpu_p9_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p9_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p9_port_params_s1_agent_rdata_fifo_out_valid;                   // cpu_p9_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p9_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p9_port_params_s1_agent_rdata_fifo_out_data;                    // cpu_p9_port_params_s1_agent_rdata_fifo:out_data -> cpu_p9_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p9_port_params_s1_agent_rdata_fifo_out_ready;                   // cpu_p9_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p9_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_040_src_valid;                                              // cmd_mux_040:src_valid -> cpu_p9_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_040_src_data;                                               // cmd_mux_040:src_data -> cpu_p9_port_params_s1_agent:cp_data
	wire          cmd_mux_040_src_ready;                                              // cpu_p9_port_params_s1_agent:cp_ready -> cmd_mux_040:src_ready
	wire   [70:0] cmd_mux_040_src_channel;                                            // cmd_mux_040:src_channel -> cpu_p9_port_params_s1_agent:cp_channel
	wire          cmd_mux_040_src_startofpacket;                                      // cmd_mux_040:src_startofpacket -> cpu_p9_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_040_src_endofpacket;                                        // cmd_mux_040:src_endofpacket -> cpu_p9_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p10_reset_pio_s1_agent_m0_readdata;                             // cpu_p10_reset_pio_s1_translator:uav_readdata -> cpu_p10_reset_pio_s1_agent:m0_readdata
	wire          cpu_p10_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p10_reset_pio_s1_translator:uav_waitrequest -> cpu_p10_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p10_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p10_reset_pio_s1_agent:m0_debugaccess -> cpu_p10_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p10_reset_pio_s1_agent_m0_address;                              // cpu_p10_reset_pio_s1_agent:m0_address -> cpu_p10_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p10_reset_pio_s1_agent_m0_byteenable;                           // cpu_p10_reset_pio_s1_agent:m0_byteenable -> cpu_p10_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p10_reset_pio_s1_agent_m0_read;                                 // cpu_p10_reset_pio_s1_agent:m0_read -> cpu_p10_reset_pio_s1_translator:uav_read
	wire          cpu_p10_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p10_reset_pio_s1_translator:uav_readdatavalid -> cpu_p10_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p10_reset_pio_s1_agent_m0_lock;                                 // cpu_p10_reset_pio_s1_agent:m0_lock -> cpu_p10_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p10_reset_pio_s1_agent_m0_writedata;                            // cpu_p10_reset_pio_s1_agent:m0_writedata -> cpu_p10_reset_pio_s1_translator:uav_writedata
	wire          cpu_p10_reset_pio_s1_agent_m0_write;                                // cpu_p10_reset_pio_s1_agent:m0_write -> cpu_p10_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p10_reset_pio_s1_agent_m0_burstcount;                           // cpu_p10_reset_pio_s1_agent:m0_burstcount -> cpu_p10_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p10_reset_pio_s1_agent_rf_source_valid;                         // cpu_p10_reset_pio_s1_agent:rf_source_valid -> cpu_p10_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p10_reset_pio_s1_agent_rf_source_data;                          // cpu_p10_reset_pio_s1_agent:rf_source_data -> cpu_p10_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p10_reset_pio_s1_agent_rf_source_ready;                         // cpu_p10_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p10_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p10_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p10_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p10_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p10_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p10_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p10_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p10_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p10_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p10_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p10_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p10_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p10_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p10_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p10_reset_pio_s1_agent:rf_sink_ready -> cpu_p10_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p10_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p10_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p10_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p10_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p10_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p10_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p10_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p10_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p10_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p10_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p10_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p10_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p10_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p10_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p10_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p10_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p10_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p10_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p10_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p10_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p10_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p10_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p10_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p10_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_041_src_valid;                                              // cmd_mux_041:src_valid -> cpu_p10_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_041_src_data;                                               // cmd_mux_041:src_data -> cpu_p10_reset_pio_s1_agent:cp_data
	wire          cmd_mux_041_src_ready;                                              // cpu_p10_reset_pio_s1_agent:cp_ready -> cmd_mux_041:src_ready
	wire   [70:0] cmd_mux_041_src_channel;                                            // cmd_mux_041:src_channel -> cpu_p10_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_041_src_startofpacket;                                      // cmd_mux_041:src_startofpacket -> cpu_p10_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_041_src_endofpacket;                                        // cmd_mux_041:src_endofpacket -> cpu_p10_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p10_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p10_reset_pio_ack_s1_translator:uav_readdata -> cpu_p10_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p10_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p10_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p10_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p10_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p10_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p10_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p10_reset_pio_ack_s1_agent_m0_address;                          // cpu_p10_reset_pio_ack_s1_agent:m0_address -> cpu_p10_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p10_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p10_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p10_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p10_reset_pio_ack_s1_agent_m0_read;                             // cpu_p10_reset_pio_ack_s1_agent:m0_read -> cpu_p10_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p10_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p10_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p10_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p10_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p10_reset_pio_ack_s1_agent:m0_lock -> cpu_p10_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p10_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p10_reset_pio_ack_s1_agent:m0_writedata -> cpu_p10_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p10_reset_pio_ack_s1_agent_m0_write;                            // cpu_p10_reset_pio_ack_s1_agent:m0_write -> cpu_p10_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p10_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p10_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p10_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p10_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p10_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p10_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p10_reset_pio_ack_s1_agent:rf_source_data -> cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p10_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p10_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p10_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p10_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p10_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p10_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p10_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p10_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p10_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p10_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p10_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p10_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p10_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p10_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p10_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p10_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p10_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p10_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p10_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p10_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p10_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p10_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p10_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p10_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_042_src_valid;                                              // cmd_mux_042:src_valid -> cpu_p10_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_042_src_data;                                               // cmd_mux_042:src_data -> cpu_p10_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_042_src_ready;                                              // cpu_p10_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_042:src_ready
	wire   [70:0] cmd_mux_042_src_channel;                                            // cmd_mux_042:src_channel -> cpu_p10_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_042_src_startofpacket;                                      // cmd_mux_042:src_startofpacket -> cpu_p10_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_042_src_endofpacket;                                        // cmd_mux_042:src_endofpacket -> cpu_p10_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p10_port_params_s1_agent_m0_readdata;                           // cpu_p10_port_params_s1_translator:uav_readdata -> cpu_p10_port_params_s1_agent:m0_readdata
	wire          cpu_p10_port_params_s1_agent_m0_waitrequest;                        // cpu_p10_port_params_s1_translator:uav_waitrequest -> cpu_p10_port_params_s1_agent:m0_waitrequest
	wire          cpu_p10_port_params_s1_agent_m0_debugaccess;                        // cpu_p10_port_params_s1_agent:m0_debugaccess -> cpu_p10_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p10_port_params_s1_agent_m0_address;                            // cpu_p10_port_params_s1_agent:m0_address -> cpu_p10_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p10_port_params_s1_agent_m0_byteenable;                         // cpu_p10_port_params_s1_agent:m0_byteenable -> cpu_p10_port_params_s1_translator:uav_byteenable
	wire          cpu_p10_port_params_s1_agent_m0_read;                               // cpu_p10_port_params_s1_agent:m0_read -> cpu_p10_port_params_s1_translator:uav_read
	wire          cpu_p10_port_params_s1_agent_m0_readdatavalid;                      // cpu_p10_port_params_s1_translator:uav_readdatavalid -> cpu_p10_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p10_port_params_s1_agent_m0_lock;                               // cpu_p10_port_params_s1_agent:m0_lock -> cpu_p10_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p10_port_params_s1_agent_m0_writedata;                          // cpu_p10_port_params_s1_agent:m0_writedata -> cpu_p10_port_params_s1_translator:uav_writedata
	wire          cpu_p10_port_params_s1_agent_m0_write;                              // cpu_p10_port_params_s1_agent:m0_write -> cpu_p10_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p10_port_params_s1_agent_m0_burstcount;                         // cpu_p10_port_params_s1_agent:m0_burstcount -> cpu_p10_port_params_s1_translator:uav_burstcount
	wire          cpu_p10_port_params_s1_agent_rf_source_valid;                       // cpu_p10_port_params_s1_agent:rf_source_valid -> cpu_p10_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p10_port_params_s1_agent_rf_source_data;                        // cpu_p10_port_params_s1_agent:rf_source_data -> cpu_p10_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p10_port_params_s1_agent_rf_source_ready;                       // cpu_p10_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p10_port_params_s1_agent:rf_source_ready
	wire          cpu_p10_port_params_s1_agent_rf_source_startofpacket;               // cpu_p10_port_params_s1_agent:rf_source_startofpacket -> cpu_p10_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p10_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p10_port_params_s1_agent:rf_source_endofpacket -> cpu_p10_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p10_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p10_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p10_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p10_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p10_port_params_s1_agent_rsp_fifo:out_data -> cpu_p10_port_params_s1_agent:rf_sink_data
	wire          cpu_p10_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p10_port_params_s1_agent:rf_sink_ready -> cpu_p10_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p10_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p10_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p10_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p10_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p10_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p10_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p10_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p10_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p10_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p10_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p10_port_params_s1_agent:rdata_fifo_src_data -> cpu_p10_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p10_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p10_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p10_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p10_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p10_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p10_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p10_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p10_port_params_s1_agent_rdata_fifo:out_data -> cpu_p10_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p10_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p10_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p10_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_043_src_valid;                                              // cmd_mux_043:src_valid -> cpu_p10_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_043_src_data;                                               // cmd_mux_043:src_data -> cpu_p10_port_params_s1_agent:cp_data
	wire          cmd_mux_043_src_ready;                                              // cpu_p10_port_params_s1_agent:cp_ready -> cmd_mux_043:src_ready
	wire   [70:0] cmd_mux_043_src_channel;                                            // cmd_mux_043:src_channel -> cpu_p10_port_params_s1_agent:cp_channel
	wire          cmd_mux_043_src_startofpacket;                                      // cmd_mux_043:src_startofpacket -> cpu_p10_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_043_src_endofpacket;                                        // cmd_mux_043:src_endofpacket -> cpu_p10_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p11_reset_pio_s1_agent_m0_readdata;                             // cpu_p11_reset_pio_s1_translator:uav_readdata -> cpu_p11_reset_pio_s1_agent:m0_readdata
	wire          cpu_p11_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p11_reset_pio_s1_translator:uav_waitrequest -> cpu_p11_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p11_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p11_reset_pio_s1_agent:m0_debugaccess -> cpu_p11_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p11_reset_pio_s1_agent_m0_address;                              // cpu_p11_reset_pio_s1_agent:m0_address -> cpu_p11_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p11_reset_pio_s1_agent_m0_byteenable;                           // cpu_p11_reset_pio_s1_agent:m0_byteenable -> cpu_p11_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p11_reset_pio_s1_agent_m0_read;                                 // cpu_p11_reset_pio_s1_agent:m0_read -> cpu_p11_reset_pio_s1_translator:uav_read
	wire          cpu_p11_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p11_reset_pio_s1_translator:uav_readdatavalid -> cpu_p11_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p11_reset_pio_s1_agent_m0_lock;                                 // cpu_p11_reset_pio_s1_agent:m0_lock -> cpu_p11_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p11_reset_pio_s1_agent_m0_writedata;                            // cpu_p11_reset_pio_s1_agent:m0_writedata -> cpu_p11_reset_pio_s1_translator:uav_writedata
	wire          cpu_p11_reset_pio_s1_agent_m0_write;                                // cpu_p11_reset_pio_s1_agent:m0_write -> cpu_p11_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p11_reset_pio_s1_agent_m0_burstcount;                           // cpu_p11_reset_pio_s1_agent:m0_burstcount -> cpu_p11_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p11_reset_pio_s1_agent_rf_source_valid;                         // cpu_p11_reset_pio_s1_agent:rf_source_valid -> cpu_p11_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p11_reset_pio_s1_agent_rf_source_data;                          // cpu_p11_reset_pio_s1_agent:rf_source_data -> cpu_p11_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p11_reset_pio_s1_agent_rf_source_ready;                         // cpu_p11_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p11_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p11_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p11_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p11_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p11_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p11_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p11_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p11_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p11_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p11_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p11_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p11_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p11_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p11_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p11_reset_pio_s1_agent:rf_sink_ready -> cpu_p11_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p11_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p11_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p11_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p11_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p11_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p11_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p11_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p11_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p11_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p11_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p11_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p11_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p11_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p11_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p11_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p11_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p11_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p11_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p11_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p11_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p11_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p11_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p11_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p11_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_044_src_valid;                                              // cmd_mux_044:src_valid -> cpu_p11_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_044_src_data;                                               // cmd_mux_044:src_data -> cpu_p11_reset_pio_s1_agent:cp_data
	wire          cmd_mux_044_src_ready;                                              // cpu_p11_reset_pio_s1_agent:cp_ready -> cmd_mux_044:src_ready
	wire   [70:0] cmd_mux_044_src_channel;                                            // cmd_mux_044:src_channel -> cpu_p11_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_044_src_startofpacket;                                      // cmd_mux_044:src_startofpacket -> cpu_p11_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_044_src_endofpacket;                                        // cmd_mux_044:src_endofpacket -> cpu_p11_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p11_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p11_reset_pio_ack_s1_translator:uav_readdata -> cpu_p11_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p11_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p11_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p11_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p11_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p11_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p11_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p11_reset_pio_ack_s1_agent_m0_address;                          // cpu_p11_reset_pio_ack_s1_agent:m0_address -> cpu_p11_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p11_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p11_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p11_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p11_reset_pio_ack_s1_agent_m0_read;                             // cpu_p11_reset_pio_ack_s1_agent:m0_read -> cpu_p11_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p11_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p11_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p11_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p11_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p11_reset_pio_ack_s1_agent:m0_lock -> cpu_p11_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p11_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p11_reset_pio_ack_s1_agent:m0_writedata -> cpu_p11_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p11_reset_pio_ack_s1_agent_m0_write;                            // cpu_p11_reset_pio_ack_s1_agent:m0_write -> cpu_p11_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p11_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p11_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p11_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p11_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p11_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p11_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p11_reset_pio_ack_s1_agent:rf_source_data -> cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p11_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p11_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p11_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p11_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p11_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p11_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p11_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p11_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p11_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p11_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p11_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p11_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p11_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p11_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p11_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p11_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p11_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p11_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p11_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p11_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p11_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p11_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p11_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p11_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_045_src_valid;                                              // cmd_mux_045:src_valid -> cpu_p11_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_045_src_data;                                               // cmd_mux_045:src_data -> cpu_p11_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_045_src_ready;                                              // cpu_p11_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_045:src_ready
	wire   [70:0] cmd_mux_045_src_channel;                                            // cmd_mux_045:src_channel -> cpu_p11_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_045_src_startofpacket;                                      // cmd_mux_045:src_startofpacket -> cpu_p11_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_045_src_endofpacket;                                        // cmd_mux_045:src_endofpacket -> cpu_p11_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p11_port_params_s1_agent_m0_readdata;                           // cpu_p11_port_params_s1_translator:uav_readdata -> cpu_p11_port_params_s1_agent:m0_readdata
	wire          cpu_p11_port_params_s1_agent_m0_waitrequest;                        // cpu_p11_port_params_s1_translator:uav_waitrequest -> cpu_p11_port_params_s1_agent:m0_waitrequest
	wire          cpu_p11_port_params_s1_agent_m0_debugaccess;                        // cpu_p11_port_params_s1_agent:m0_debugaccess -> cpu_p11_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p11_port_params_s1_agent_m0_address;                            // cpu_p11_port_params_s1_agent:m0_address -> cpu_p11_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p11_port_params_s1_agent_m0_byteenable;                         // cpu_p11_port_params_s1_agent:m0_byteenable -> cpu_p11_port_params_s1_translator:uav_byteenable
	wire          cpu_p11_port_params_s1_agent_m0_read;                               // cpu_p11_port_params_s1_agent:m0_read -> cpu_p11_port_params_s1_translator:uav_read
	wire          cpu_p11_port_params_s1_agent_m0_readdatavalid;                      // cpu_p11_port_params_s1_translator:uav_readdatavalid -> cpu_p11_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p11_port_params_s1_agent_m0_lock;                               // cpu_p11_port_params_s1_agent:m0_lock -> cpu_p11_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p11_port_params_s1_agent_m0_writedata;                          // cpu_p11_port_params_s1_agent:m0_writedata -> cpu_p11_port_params_s1_translator:uav_writedata
	wire          cpu_p11_port_params_s1_agent_m0_write;                              // cpu_p11_port_params_s1_agent:m0_write -> cpu_p11_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p11_port_params_s1_agent_m0_burstcount;                         // cpu_p11_port_params_s1_agent:m0_burstcount -> cpu_p11_port_params_s1_translator:uav_burstcount
	wire          cpu_p11_port_params_s1_agent_rf_source_valid;                       // cpu_p11_port_params_s1_agent:rf_source_valid -> cpu_p11_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p11_port_params_s1_agent_rf_source_data;                        // cpu_p11_port_params_s1_agent:rf_source_data -> cpu_p11_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p11_port_params_s1_agent_rf_source_ready;                       // cpu_p11_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p11_port_params_s1_agent:rf_source_ready
	wire          cpu_p11_port_params_s1_agent_rf_source_startofpacket;               // cpu_p11_port_params_s1_agent:rf_source_startofpacket -> cpu_p11_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p11_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p11_port_params_s1_agent:rf_source_endofpacket -> cpu_p11_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p11_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p11_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p11_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p11_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p11_port_params_s1_agent_rsp_fifo:out_data -> cpu_p11_port_params_s1_agent:rf_sink_data
	wire          cpu_p11_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p11_port_params_s1_agent:rf_sink_ready -> cpu_p11_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p11_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p11_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p11_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p11_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p11_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p11_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p11_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p11_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p11_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p11_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p11_port_params_s1_agent:rdata_fifo_src_data -> cpu_p11_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p11_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p11_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p11_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p11_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p11_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p11_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p11_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p11_port_params_s1_agent_rdata_fifo:out_data -> cpu_p11_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p11_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p11_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p11_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_046_src_valid;                                              // cmd_mux_046:src_valid -> cpu_p11_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_046_src_data;                                               // cmd_mux_046:src_data -> cpu_p11_port_params_s1_agent:cp_data
	wire          cmd_mux_046_src_ready;                                              // cpu_p11_port_params_s1_agent:cp_ready -> cmd_mux_046:src_ready
	wire   [70:0] cmd_mux_046_src_channel;                                            // cmd_mux_046:src_channel -> cpu_p11_port_params_s1_agent:cp_channel
	wire          cmd_mux_046_src_startofpacket;                                      // cmd_mux_046:src_startofpacket -> cpu_p11_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_046_src_endofpacket;                                        // cmd_mux_046:src_endofpacket -> cpu_p11_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p12_reset_pio_s1_agent_m0_readdata;                             // cpu_p12_reset_pio_s1_translator:uav_readdata -> cpu_p12_reset_pio_s1_agent:m0_readdata
	wire          cpu_p12_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p12_reset_pio_s1_translator:uav_waitrequest -> cpu_p12_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p12_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p12_reset_pio_s1_agent:m0_debugaccess -> cpu_p12_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p12_reset_pio_s1_agent_m0_address;                              // cpu_p12_reset_pio_s1_agent:m0_address -> cpu_p12_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p12_reset_pio_s1_agent_m0_byteenable;                           // cpu_p12_reset_pio_s1_agent:m0_byteenable -> cpu_p12_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p12_reset_pio_s1_agent_m0_read;                                 // cpu_p12_reset_pio_s1_agent:m0_read -> cpu_p12_reset_pio_s1_translator:uav_read
	wire          cpu_p12_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p12_reset_pio_s1_translator:uav_readdatavalid -> cpu_p12_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p12_reset_pio_s1_agent_m0_lock;                                 // cpu_p12_reset_pio_s1_agent:m0_lock -> cpu_p12_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p12_reset_pio_s1_agent_m0_writedata;                            // cpu_p12_reset_pio_s1_agent:m0_writedata -> cpu_p12_reset_pio_s1_translator:uav_writedata
	wire          cpu_p12_reset_pio_s1_agent_m0_write;                                // cpu_p12_reset_pio_s1_agent:m0_write -> cpu_p12_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p12_reset_pio_s1_agent_m0_burstcount;                           // cpu_p12_reset_pio_s1_agent:m0_burstcount -> cpu_p12_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p12_reset_pio_s1_agent_rf_source_valid;                         // cpu_p12_reset_pio_s1_agent:rf_source_valid -> cpu_p12_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p12_reset_pio_s1_agent_rf_source_data;                          // cpu_p12_reset_pio_s1_agent:rf_source_data -> cpu_p12_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p12_reset_pio_s1_agent_rf_source_ready;                         // cpu_p12_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p12_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p12_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p12_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p12_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p12_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p12_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p12_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p12_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p12_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p12_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p12_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p12_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p12_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p12_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p12_reset_pio_s1_agent:rf_sink_ready -> cpu_p12_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p12_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p12_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p12_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p12_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p12_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p12_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p12_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p12_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p12_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p12_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p12_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p12_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p12_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p12_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p12_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p12_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p12_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p12_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p12_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p12_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p12_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p12_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p12_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p12_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_047_src_valid;                                              // cmd_mux_047:src_valid -> cpu_p12_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_047_src_data;                                               // cmd_mux_047:src_data -> cpu_p12_reset_pio_s1_agent:cp_data
	wire          cmd_mux_047_src_ready;                                              // cpu_p12_reset_pio_s1_agent:cp_ready -> cmd_mux_047:src_ready
	wire   [70:0] cmd_mux_047_src_channel;                                            // cmd_mux_047:src_channel -> cpu_p12_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_047_src_startofpacket;                                      // cmd_mux_047:src_startofpacket -> cpu_p12_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_047_src_endofpacket;                                        // cmd_mux_047:src_endofpacket -> cpu_p12_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p12_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p12_reset_pio_ack_s1_translator:uav_readdata -> cpu_p12_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p12_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p12_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p12_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p12_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p12_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p12_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p12_reset_pio_ack_s1_agent_m0_address;                          // cpu_p12_reset_pio_ack_s1_agent:m0_address -> cpu_p12_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p12_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p12_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p12_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p12_reset_pio_ack_s1_agent_m0_read;                             // cpu_p12_reset_pio_ack_s1_agent:m0_read -> cpu_p12_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p12_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p12_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p12_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p12_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p12_reset_pio_ack_s1_agent:m0_lock -> cpu_p12_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p12_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p12_reset_pio_ack_s1_agent:m0_writedata -> cpu_p12_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p12_reset_pio_ack_s1_agent_m0_write;                            // cpu_p12_reset_pio_ack_s1_agent:m0_write -> cpu_p12_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p12_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p12_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p12_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p12_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p12_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p12_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p12_reset_pio_ack_s1_agent:rf_source_data -> cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p12_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p12_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p12_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p12_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p12_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p12_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p12_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p12_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p12_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p12_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p12_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p12_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p12_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p12_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p12_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p12_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p12_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p12_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p12_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p12_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p12_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p12_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p12_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p12_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_048_src_valid;                                              // cmd_mux_048:src_valid -> cpu_p12_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_048_src_data;                                               // cmd_mux_048:src_data -> cpu_p12_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_048_src_ready;                                              // cpu_p12_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_048:src_ready
	wire   [70:0] cmd_mux_048_src_channel;                                            // cmd_mux_048:src_channel -> cpu_p12_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_048_src_startofpacket;                                      // cmd_mux_048:src_startofpacket -> cpu_p12_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_048_src_endofpacket;                                        // cmd_mux_048:src_endofpacket -> cpu_p12_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p12_port_params_s1_agent_m0_readdata;                           // cpu_p12_port_params_s1_translator:uav_readdata -> cpu_p12_port_params_s1_agent:m0_readdata
	wire          cpu_p12_port_params_s1_agent_m0_waitrequest;                        // cpu_p12_port_params_s1_translator:uav_waitrequest -> cpu_p12_port_params_s1_agent:m0_waitrequest
	wire          cpu_p12_port_params_s1_agent_m0_debugaccess;                        // cpu_p12_port_params_s1_agent:m0_debugaccess -> cpu_p12_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p12_port_params_s1_agent_m0_address;                            // cpu_p12_port_params_s1_agent:m0_address -> cpu_p12_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p12_port_params_s1_agent_m0_byteenable;                         // cpu_p12_port_params_s1_agent:m0_byteenable -> cpu_p12_port_params_s1_translator:uav_byteenable
	wire          cpu_p12_port_params_s1_agent_m0_read;                               // cpu_p12_port_params_s1_agent:m0_read -> cpu_p12_port_params_s1_translator:uav_read
	wire          cpu_p12_port_params_s1_agent_m0_readdatavalid;                      // cpu_p12_port_params_s1_translator:uav_readdatavalid -> cpu_p12_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p12_port_params_s1_agent_m0_lock;                               // cpu_p12_port_params_s1_agent:m0_lock -> cpu_p12_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p12_port_params_s1_agent_m0_writedata;                          // cpu_p12_port_params_s1_agent:m0_writedata -> cpu_p12_port_params_s1_translator:uav_writedata
	wire          cpu_p12_port_params_s1_agent_m0_write;                              // cpu_p12_port_params_s1_agent:m0_write -> cpu_p12_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p12_port_params_s1_agent_m0_burstcount;                         // cpu_p12_port_params_s1_agent:m0_burstcount -> cpu_p12_port_params_s1_translator:uav_burstcount
	wire          cpu_p12_port_params_s1_agent_rf_source_valid;                       // cpu_p12_port_params_s1_agent:rf_source_valid -> cpu_p12_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p12_port_params_s1_agent_rf_source_data;                        // cpu_p12_port_params_s1_agent:rf_source_data -> cpu_p12_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p12_port_params_s1_agent_rf_source_ready;                       // cpu_p12_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p12_port_params_s1_agent:rf_source_ready
	wire          cpu_p12_port_params_s1_agent_rf_source_startofpacket;               // cpu_p12_port_params_s1_agent:rf_source_startofpacket -> cpu_p12_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p12_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p12_port_params_s1_agent:rf_source_endofpacket -> cpu_p12_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p12_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p12_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p12_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p12_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p12_port_params_s1_agent_rsp_fifo:out_data -> cpu_p12_port_params_s1_agent:rf_sink_data
	wire          cpu_p12_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p12_port_params_s1_agent:rf_sink_ready -> cpu_p12_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p12_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p12_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p12_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p12_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p12_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p12_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p12_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p12_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p12_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p12_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p12_port_params_s1_agent:rdata_fifo_src_data -> cpu_p12_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p12_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p12_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p12_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p12_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p12_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p12_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p12_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p12_port_params_s1_agent_rdata_fifo:out_data -> cpu_p12_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p12_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p12_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p12_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_049_src_valid;                                              // cmd_mux_049:src_valid -> cpu_p12_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_049_src_data;                                               // cmd_mux_049:src_data -> cpu_p12_port_params_s1_agent:cp_data
	wire          cmd_mux_049_src_ready;                                              // cpu_p12_port_params_s1_agent:cp_ready -> cmd_mux_049:src_ready
	wire   [70:0] cmd_mux_049_src_channel;                                            // cmd_mux_049:src_channel -> cpu_p12_port_params_s1_agent:cp_channel
	wire          cmd_mux_049_src_startofpacket;                                      // cmd_mux_049:src_startofpacket -> cpu_p12_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_049_src_endofpacket;                                        // cmd_mux_049:src_endofpacket -> cpu_p12_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p13_reset_pio_s1_agent_m0_readdata;                             // cpu_p13_reset_pio_s1_translator:uav_readdata -> cpu_p13_reset_pio_s1_agent:m0_readdata
	wire          cpu_p13_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p13_reset_pio_s1_translator:uav_waitrequest -> cpu_p13_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p13_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p13_reset_pio_s1_agent:m0_debugaccess -> cpu_p13_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p13_reset_pio_s1_agent_m0_address;                              // cpu_p13_reset_pio_s1_agent:m0_address -> cpu_p13_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p13_reset_pio_s1_agent_m0_byteenable;                           // cpu_p13_reset_pio_s1_agent:m0_byteenable -> cpu_p13_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p13_reset_pio_s1_agent_m0_read;                                 // cpu_p13_reset_pio_s1_agent:m0_read -> cpu_p13_reset_pio_s1_translator:uav_read
	wire          cpu_p13_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p13_reset_pio_s1_translator:uav_readdatavalid -> cpu_p13_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p13_reset_pio_s1_agent_m0_lock;                                 // cpu_p13_reset_pio_s1_agent:m0_lock -> cpu_p13_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p13_reset_pio_s1_agent_m0_writedata;                            // cpu_p13_reset_pio_s1_agent:m0_writedata -> cpu_p13_reset_pio_s1_translator:uav_writedata
	wire          cpu_p13_reset_pio_s1_agent_m0_write;                                // cpu_p13_reset_pio_s1_agent:m0_write -> cpu_p13_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p13_reset_pio_s1_agent_m0_burstcount;                           // cpu_p13_reset_pio_s1_agent:m0_burstcount -> cpu_p13_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p13_reset_pio_s1_agent_rf_source_valid;                         // cpu_p13_reset_pio_s1_agent:rf_source_valid -> cpu_p13_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p13_reset_pio_s1_agent_rf_source_data;                          // cpu_p13_reset_pio_s1_agent:rf_source_data -> cpu_p13_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p13_reset_pio_s1_agent_rf_source_ready;                         // cpu_p13_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p13_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p13_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p13_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p13_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p13_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p13_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p13_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p13_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p13_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p13_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p13_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p13_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p13_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p13_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p13_reset_pio_s1_agent:rf_sink_ready -> cpu_p13_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p13_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p13_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p13_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p13_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p13_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p13_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p13_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p13_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p13_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p13_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p13_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p13_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p13_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p13_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p13_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p13_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p13_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p13_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p13_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p13_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p13_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p13_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p13_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p13_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_050_src_valid;                                              // cmd_mux_050:src_valid -> cpu_p13_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_050_src_data;                                               // cmd_mux_050:src_data -> cpu_p13_reset_pio_s1_agent:cp_data
	wire          cmd_mux_050_src_ready;                                              // cpu_p13_reset_pio_s1_agent:cp_ready -> cmd_mux_050:src_ready
	wire   [70:0] cmd_mux_050_src_channel;                                            // cmd_mux_050:src_channel -> cpu_p13_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_050_src_startofpacket;                                      // cmd_mux_050:src_startofpacket -> cpu_p13_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_050_src_endofpacket;                                        // cmd_mux_050:src_endofpacket -> cpu_p13_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p13_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p13_reset_pio_ack_s1_translator:uav_readdata -> cpu_p13_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p13_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p13_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p13_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p13_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p13_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p13_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p13_reset_pio_ack_s1_agent_m0_address;                          // cpu_p13_reset_pio_ack_s1_agent:m0_address -> cpu_p13_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p13_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p13_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p13_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p13_reset_pio_ack_s1_agent_m0_read;                             // cpu_p13_reset_pio_ack_s1_agent:m0_read -> cpu_p13_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p13_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p13_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p13_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p13_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p13_reset_pio_ack_s1_agent:m0_lock -> cpu_p13_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p13_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p13_reset_pio_ack_s1_agent:m0_writedata -> cpu_p13_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p13_reset_pio_ack_s1_agent_m0_write;                            // cpu_p13_reset_pio_ack_s1_agent:m0_write -> cpu_p13_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p13_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p13_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p13_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p13_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p13_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p13_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p13_reset_pio_ack_s1_agent:rf_source_data -> cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p13_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p13_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p13_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p13_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p13_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p13_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p13_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p13_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p13_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p13_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p13_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p13_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p13_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p13_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p13_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p13_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p13_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p13_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p13_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p13_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p13_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p13_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p13_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p13_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_051_src_valid;                                              // cmd_mux_051:src_valid -> cpu_p13_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_051_src_data;                                               // cmd_mux_051:src_data -> cpu_p13_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_051_src_ready;                                              // cpu_p13_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_051:src_ready
	wire   [70:0] cmd_mux_051_src_channel;                                            // cmd_mux_051:src_channel -> cpu_p13_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_051_src_startofpacket;                                      // cmd_mux_051:src_startofpacket -> cpu_p13_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_051_src_endofpacket;                                        // cmd_mux_051:src_endofpacket -> cpu_p13_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p13_port_params_s1_agent_m0_readdata;                           // cpu_p13_port_params_s1_translator:uav_readdata -> cpu_p13_port_params_s1_agent:m0_readdata
	wire          cpu_p13_port_params_s1_agent_m0_waitrequest;                        // cpu_p13_port_params_s1_translator:uav_waitrequest -> cpu_p13_port_params_s1_agent:m0_waitrequest
	wire          cpu_p13_port_params_s1_agent_m0_debugaccess;                        // cpu_p13_port_params_s1_agent:m0_debugaccess -> cpu_p13_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p13_port_params_s1_agent_m0_address;                            // cpu_p13_port_params_s1_agent:m0_address -> cpu_p13_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p13_port_params_s1_agent_m0_byteenable;                         // cpu_p13_port_params_s1_agent:m0_byteenable -> cpu_p13_port_params_s1_translator:uav_byteenable
	wire          cpu_p13_port_params_s1_agent_m0_read;                               // cpu_p13_port_params_s1_agent:m0_read -> cpu_p13_port_params_s1_translator:uav_read
	wire          cpu_p13_port_params_s1_agent_m0_readdatavalid;                      // cpu_p13_port_params_s1_translator:uav_readdatavalid -> cpu_p13_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p13_port_params_s1_agent_m0_lock;                               // cpu_p13_port_params_s1_agent:m0_lock -> cpu_p13_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p13_port_params_s1_agent_m0_writedata;                          // cpu_p13_port_params_s1_agent:m0_writedata -> cpu_p13_port_params_s1_translator:uav_writedata
	wire          cpu_p13_port_params_s1_agent_m0_write;                              // cpu_p13_port_params_s1_agent:m0_write -> cpu_p13_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p13_port_params_s1_agent_m0_burstcount;                         // cpu_p13_port_params_s1_agent:m0_burstcount -> cpu_p13_port_params_s1_translator:uav_burstcount
	wire          cpu_p13_port_params_s1_agent_rf_source_valid;                       // cpu_p13_port_params_s1_agent:rf_source_valid -> cpu_p13_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p13_port_params_s1_agent_rf_source_data;                        // cpu_p13_port_params_s1_agent:rf_source_data -> cpu_p13_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p13_port_params_s1_agent_rf_source_ready;                       // cpu_p13_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p13_port_params_s1_agent:rf_source_ready
	wire          cpu_p13_port_params_s1_agent_rf_source_startofpacket;               // cpu_p13_port_params_s1_agent:rf_source_startofpacket -> cpu_p13_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p13_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p13_port_params_s1_agent:rf_source_endofpacket -> cpu_p13_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p13_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p13_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p13_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p13_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p13_port_params_s1_agent_rsp_fifo:out_data -> cpu_p13_port_params_s1_agent:rf_sink_data
	wire          cpu_p13_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p13_port_params_s1_agent:rf_sink_ready -> cpu_p13_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p13_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p13_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p13_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p13_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p13_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p13_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p13_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p13_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p13_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p13_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p13_port_params_s1_agent:rdata_fifo_src_data -> cpu_p13_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p13_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p13_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p13_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p13_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p13_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p13_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p13_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p13_port_params_s1_agent_rdata_fifo:out_data -> cpu_p13_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p13_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p13_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p13_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_052_src_valid;                                              // cmd_mux_052:src_valid -> cpu_p13_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_052_src_data;                                               // cmd_mux_052:src_data -> cpu_p13_port_params_s1_agent:cp_data
	wire          cmd_mux_052_src_ready;                                              // cpu_p13_port_params_s1_agent:cp_ready -> cmd_mux_052:src_ready
	wire   [70:0] cmd_mux_052_src_channel;                                            // cmd_mux_052:src_channel -> cpu_p13_port_params_s1_agent:cp_channel
	wire          cmd_mux_052_src_startofpacket;                                      // cmd_mux_052:src_startofpacket -> cpu_p13_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_052_src_endofpacket;                                        // cmd_mux_052:src_endofpacket -> cpu_p13_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p14_reset_pio_s1_agent_m0_readdata;                             // cpu_p14_reset_pio_s1_translator:uav_readdata -> cpu_p14_reset_pio_s1_agent:m0_readdata
	wire          cpu_p14_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p14_reset_pio_s1_translator:uav_waitrequest -> cpu_p14_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p14_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p14_reset_pio_s1_agent:m0_debugaccess -> cpu_p14_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p14_reset_pio_s1_agent_m0_address;                              // cpu_p14_reset_pio_s1_agent:m0_address -> cpu_p14_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p14_reset_pio_s1_agent_m0_byteenable;                           // cpu_p14_reset_pio_s1_agent:m0_byteenable -> cpu_p14_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p14_reset_pio_s1_agent_m0_read;                                 // cpu_p14_reset_pio_s1_agent:m0_read -> cpu_p14_reset_pio_s1_translator:uav_read
	wire          cpu_p14_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p14_reset_pio_s1_translator:uav_readdatavalid -> cpu_p14_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p14_reset_pio_s1_agent_m0_lock;                                 // cpu_p14_reset_pio_s1_agent:m0_lock -> cpu_p14_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p14_reset_pio_s1_agent_m0_writedata;                            // cpu_p14_reset_pio_s1_agent:m0_writedata -> cpu_p14_reset_pio_s1_translator:uav_writedata
	wire          cpu_p14_reset_pio_s1_agent_m0_write;                                // cpu_p14_reset_pio_s1_agent:m0_write -> cpu_p14_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p14_reset_pio_s1_agent_m0_burstcount;                           // cpu_p14_reset_pio_s1_agent:m0_burstcount -> cpu_p14_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p14_reset_pio_s1_agent_rf_source_valid;                         // cpu_p14_reset_pio_s1_agent:rf_source_valid -> cpu_p14_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p14_reset_pio_s1_agent_rf_source_data;                          // cpu_p14_reset_pio_s1_agent:rf_source_data -> cpu_p14_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p14_reset_pio_s1_agent_rf_source_ready;                         // cpu_p14_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p14_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p14_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p14_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p14_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p14_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p14_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p14_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p14_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p14_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p14_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p14_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p14_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p14_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p14_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p14_reset_pio_s1_agent:rf_sink_ready -> cpu_p14_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p14_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p14_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p14_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p14_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p14_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p14_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p14_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p14_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p14_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p14_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p14_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p14_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p14_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p14_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p14_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p14_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p14_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p14_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p14_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p14_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p14_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p14_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p14_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p14_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_053_src_valid;                                              // cmd_mux_053:src_valid -> cpu_p14_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_053_src_data;                                               // cmd_mux_053:src_data -> cpu_p14_reset_pio_s1_agent:cp_data
	wire          cmd_mux_053_src_ready;                                              // cpu_p14_reset_pio_s1_agent:cp_ready -> cmd_mux_053:src_ready
	wire   [70:0] cmd_mux_053_src_channel;                                            // cmd_mux_053:src_channel -> cpu_p14_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_053_src_startofpacket;                                      // cmd_mux_053:src_startofpacket -> cpu_p14_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_053_src_endofpacket;                                        // cmd_mux_053:src_endofpacket -> cpu_p14_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p14_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p14_reset_pio_ack_s1_translator:uav_readdata -> cpu_p14_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p14_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p14_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p14_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p14_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p14_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p14_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p14_reset_pio_ack_s1_agent_m0_address;                          // cpu_p14_reset_pio_ack_s1_agent:m0_address -> cpu_p14_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p14_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p14_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p14_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p14_reset_pio_ack_s1_agent_m0_read;                             // cpu_p14_reset_pio_ack_s1_agent:m0_read -> cpu_p14_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p14_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p14_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p14_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p14_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p14_reset_pio_ack_s1_agent:m0_lock -> cpu_p14_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p14_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p14_reset_pio_ack_s1_agent:m0_writedata -> cpu_p14_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p14_reset_pio_ack_s1_agent_m0_write;                            // cpu_p14_reset_pio_ack_s1_agent:m0_write -> cpu_p14_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p14_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p14_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p14_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p14_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p14_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p14_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p14_reset_pio_ack_s1_agent:rf_source_data -> cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p14_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p14_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p14_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p14_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p14_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p14_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p14_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p14_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p14_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p14_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p14_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p14_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p14_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p14_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p14_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p14_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p14_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p14_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p14_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p14_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p14_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p14_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p14_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p14_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_054_src_valid;                                              // cmd_mux_054:src_valid -> cpu_p14_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_054_src_data;                                               // cmd_mux_054:src_data -> cpu_p14_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_054_src_ready;                                              // cpu_p14_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_054:src_ready
	wire   [70:0] cmd_mux_054_src_channel;                                            // cmd_mux_054:src_channel -> cpu_p14_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_054_src_startofpacket;                                      // cmd_mux_054:src_startofpacket -> cpu_p14_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_054_src_endofpacket;                                        // cmd_mux_054:src_endofpacket -> cpu_p14_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p14_port_params_s1_agent_m0_readdata;                           // cpu_p14_port_params_s1_translator:uav_readdata -> cpu_p14_port_params_s1_agent:m0_readdata
	wire          cpu_p14_port_params_s1_agent_m0_waitrequest;                        // cpu_p14_port_params_s1_translator:uav_waitrequest -> cpu_p14_port_params_s1_agent:m0_waitrequest
	wire          cpu_p14_port_params_s1_agent_m0_debugaccess;                        // cpu_p14_port_params_s1_agent:m0_debugaccess -> cpu_p14_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p14_port_params_s1_agent_m0_address;                            // cpu_p14_port_params_s1_agent:m0_address -> cpu_p14_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p14_port_params_s1_agent_m0_byteenable;                         // cpu_p14_port_params_s1_agent:m0_byteenable -> cpu_p14_port_params_s1_translator:uav_byteenable
	wire          cpu_p14_port_params_s1_agent_m0_read;                               // cpu_p14_port_params_s1_agent:m0_read -> cpu_p14_port_params_s1_translator:uav_read
	wire          cpu_p14_port_params_s1_agent_m0_readdatavalid;                      // cpu_p14_port_params_s1_translator:uav_readdatavalid -> cpu_p14_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p14_port_params_s1_agent_m0_lock;                               // cpu_p14_port_params_s1_agent:m0_lock -> cpu_p14_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p14_port_params_s1_agent_m0_writedata;                          // cpu_p14_port_params_s1_agent:m0_writedata -> cpu_p14_port_params_s1_translator:uav_writedata
	wire          cpu_p14_port_params_s1_agent_m0_write;                              // cpu_p14_port_params_s1_agent:m0_write -> cpu_p14_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p14_port_params_s1_agent_m0_burstcount;                         // cpu_p14_port_params_s1_agent:m0_burstcount -> cpu_p14_port_params_s1_translator:uav_burstcount
	wire          cpu_p14_port_params_s1_agent_rf_source_valid;                       // cpu_p14_port_params_s1_agent:rf_source_valid -> cpu_p14_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p14_port_params_s1_agent_rf_source_data;                        // cpu_p14_port_params_s1_agent:rf_source_data -> cpu_p14_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p14_port_params_s1_agent_rf_source_ready;                       // cpu_p14_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p14_port_params_s1_agent:rf_source_ready
	wire          cpu_p14_port_params_s1_agent_rf_source_startofpacket;               // cpu_p14_port_params_s1_agent:rf_source_startofpacket -> cpu_p14_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p14_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p14_port_params_s1_agent:rf_source_endofpacket -> cpu_p14_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p14_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p14_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p14_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p14_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p14_port_params_s1_agent_rsp_fifo:out_data -> cpu_p14_port_params_s1_agent:rf_sink_data
	wire          cpu_p14_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p14_port_params_s1_agent:rf_sink_ready -> cpu_p14_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p14_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p14_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p14_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p14_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p14_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p14_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p14_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p14_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p14_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p14_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p14_port_params_s1_agent:rdata_fifo_src_data -> cpu_p14_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p14_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p14_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p14_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p14_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p14_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p14_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p14_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p14_port_params_s1_agent_rdata_fifo:out_data -> cpu_p14_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p14_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p14_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p14_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_055_src_valid;                                              // cmd_mux_055:src_valid -> cpu_p14_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_055_src_data;                                               // cmd_mux_055:src_data -> cpu_p14_port_params_s1_agent:cp_data
	wire          cmd_mux_055_src_ready;                                              // cpu_p14_port_params_s1_agent:cp_ready -> cmd_mux_055:src_ready
	wire   [70:0] cmd_mux_055_src_channel;                                            // cmd_mux_055:src_channel -> cpu_p14_port_params_s1_agent:cp_channel
	wire          cmd_mux_055_src_startofpacket;                                      // cmd_mux_055:src_startofpacket -> cpu_p14_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_055_src_endofpacket;                                        // cmd_mux_055:src_endofpacket -> cpu_p14_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p15_reset_pio_s1_agent_m0_readdata;                             // cpu_p15_reset_pio_s1_translator:uav_readdata -> cpu_p15_reset_pio_s1_agent:m0_readdata
	wire          cpu_p15_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p15_reset_pio_s1_translator:uav_waitrequest -> cpu_p15_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p15_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p15_reset_pio_s1_agent:m0_debugaccess -> cpu_p15_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p15_reset_pio_s1_agent_m0_address;                              // cpu_p15_reset_pio_s1_agent:m0_address -> cpu_p15_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p15_reset_pio_s1_agent_m0_byteenable;                           // cpu_p15_reset_pio_s1_agent:m0_byteenable -> cpu_p15_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p15_reset_pio_s1_agent_m0_read;                                 // cpu_p15_reset_pio_s1_agent:m0_read -> cpu_p15_reset_pio_s1_translator:uav_read
	wire          cpu_p15_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p15_reset_pio_s1_translator:uav_readdatavalid -> cpu_p15_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p15_reset_pio_s1_agent_m0_lock;                                 // cpu_p15_reset_pio_s1_agent:m0_lock -> cpu_p15_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p15_reset_pio_s1_agent_m0_writedata;                            // cpu_p15_reset_pio_s1_agent:m0_writedata -> cpu_p15_reset_pio_s1_translator:uav_writedata
	wire          cpu_p15_reset_pio_s1_agent_m0_write;                                // cpu_p15_reset_pio_s1_agent:m0_write -> cpu_p15_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p15_reset_pio_s1_agent_m0_burstcount;                           // cpu_p15_reset_pio_s1_agent:m0_burstcount -> cpu_p15_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p15_reset_pio_s1_agent_rf_source_valid;                         // cpu_p15_reset_pio_s1_agent:rf_source_valid -> cpu_p15_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p15_reset_pio_s1_agent_rf_source_data;                          // cpu_p15_reset_pio_s1_agent:rf_source_data -> cpu_p15_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p15_reset_pio_s1_agent_rf_source_ready;                         // cpu_p15_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p15_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p15_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p15_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p15_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p15_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p15_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p15_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p15_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p15_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p15_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p15_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p15_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p15_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p15_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p15_reset_pio_s1_agent:rf_sink_ready -> cpu_p15_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p15_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p15_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p15_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p15_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p15_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p15_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p15_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p15_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p15_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p15_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p15_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p15_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p15_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p15_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p15_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p15_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p15_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p15_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p15_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p15_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p15_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p15_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p15_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p15_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_056_src_valid;                                              // cmd_mux_056:src_valid -> cpu_p15_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_056_src_data;                                               // cmd_mux_056:src_data -> cpu_p15_reset_pio_s1_agent:cp_data
	wire          cmd_mux_056_src_ready;                                              // cpu_p15_reset_pio_s1_agent:cp_ready -> cmd_mux_056:src_ready
	wire   [70:0] cmd_mux_056_src_channel;                                            // cmd_mux_056:src_channel -> cpu_p15_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_056_src_startofpacket;                                      // cmd_mux_056:src_startofpacket -> cpu_p15_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_056_src_endofpacket;                                        // cmd_mux_056:src_endofpacket -> cpu_p15_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p15_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p15_reset_pio_ack_s1_translator:uav_readdata -> cpu_p15_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p15_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p15_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p15_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p15_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p15_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p15_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p15_reset_pio_ack_s1_agent_m0_address;                          // cpu_p15_reset_pio_ack_s1_agent:m0_address -> cpu_p15_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p15_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p15_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p15_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p15_reset_pio_ack_s1_agent_m0_read;                             // cpu_p15_reset_pio_ack_s1_agent:m0_read -> cpu_p15_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p15_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p15_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p15_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p15_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p15_reset_pio_ack_s1_agent:m0_lock -> cpu_p15_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p15_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p15_reset_pio_ack_s1_agent:m0_writedata -> cpu_p15_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p15_reset_pio_ack_s1_agent_m0_write;                            // cpu_p15_reset_pio_ack_s1_agent:m0_write -> cpu_p15_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p15_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p15_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p15_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p15_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p15_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p15_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p15_reset_pio_ack_s1_agent:rf_source_data -> cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p15_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p15_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p15_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p15_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p15_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p15_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p15_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p15_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p15_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p15_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p15_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p15_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p15_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p15_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p15_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p15_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p15_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p15_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p15_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p15_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p15_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p15_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p15_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p15_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_057_src_valid;                                              // cmd_mux_057:src_valid -> cpu_p15_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_057_src_data;                                               // cmd_mux_057:src_data -> cpu_p15_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_057_src_ready;                                              // cpu_p15_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_057:src_ready
	wire   [70:0] cmd_mux_057_src_channel;                                            // cmd_mux_057:src_channel -> cpu_p15_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_057_src_startofpacket;                                      // cmd_mux_057:src_startofpacket -> cpu_p15_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_057_src_endofpacket;                                        // cmd_mux_057:src_endofpacket -> cpu_p15_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p15_port_params_s1_agent_m0_readdata;                           // cpu_p15_port_params_s1_translator:uav_readdata -> cpu_p15_port_params_s1_agent:m0_readdata
	wire          cpu_p15_port_params_s1_agent_m0_waitrequest;                        // cpu_p15_port_params_s1_translator:uav_waitrequest -> cpu_p15_port_params_s1_agent:m0_waitrequest
	wire          cpu_p15_port_params_s1_agent_m0_debugaccess;                        // cpu_p15_port_params_s1_agent:m0_debugaccess -> cpu_p15_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p15_port_params_s1_agent_m0_address;                            // cpu_p15_port_params_s1_agent:m0_address -> cpu_p15_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p15_port_params_s1_agent_m0_byteenable;                         // cpu_p15_port_params_s1_agent:m0_byteenable -> cpu_p15_port_params_s1_translator:uav_byteenable
	wire          cpu_p15_port_params_s1_agent_m0_read;                               // cpu_p15_port_params_s1_agent:m0_read -> cpu_p15_port_params_s1_translator:uav_read
	wire          cpu_p15_port_params_s1_agent_m0_readdatavalid;                      // cpu_p15_port_params_s1_translator:uav_readdatavalid -> cpu_p15_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p15_port_params_s1_agent_m0_lock;                               // cpu_p15_port_params_s1_agent:m0_lock -> cpu_p15_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p15_port_params_s1_agent_m0_writedata;                          // cpu_p15_port_params_s1_agent:m0_writedata -> cpu_p15_port_params_s1_translator:uav_writedata
	wire          cpu_p15_port_params_s1_agent_m0_write;                              // cpu_p15_port_params_s1_agent:m0_write -> cpu_p15_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p15_port_params_s1_agent_m0_burstcount;                         // cpu_p15_port_params_s1_agent:m0_burstcount -> cpu_p15_port_params_s1_translator:uav_burstcount
	wire          cpu_p15_port_params_s1_agent_rf_source_valid;                       // cpu_p15_port_params_s1_agent:rf_source_valid -> cpu_p15_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p15_port_params_s1_agent_rf_source_data;                        // cpu_p15_port_params_s1_agent:rf_source_data -> cpu_p15_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p15_port_params_s1_agent_rf_source_ready;                       // cpu_p15_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p15_port_params_s1_agent:rf_source_ready
	wire          cpu_p15_port_params_s1_agent_rf_source_startofpacket;               // cpu_p15_port_params_s1_agent:rf_source_startofpacket -> cpu_p15_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p15_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p15_port_params_s1_agent:rf_source_endofpacket -> cpu_p15_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p15_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p15_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p15_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p15_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p15_port_params_s1_agent_rsp_fifo:out_data -> cpu_p15_port_params_s1_agent:rf_sink_data
	wire          cpu_p15_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p15_port_params_s1_agent:rf_sink_ready -> cpu_p15_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p15_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p15_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p15_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p15_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p15_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p15_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p15_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p15_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p15_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p15_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p15_port_params_s1_agent:rdata_fifo_src_data -> cpu_p15_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p15_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p15_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p15_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p15_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p15_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p15_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p15_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p15_port_params_s1_agent_rdata_fifo:out_data -> cpu_p15_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p15_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p15_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p15_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_058_src_valid;                                              // cmd_mux_058:src_valid -> cpu_p15_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_058_src_data;                                               // cmd_mux_058:src_data -> cpu_p15_port_params_s1_agent:cp_data
	wire          cmd_mux_058_src_ready;                                              // cpu_p15_port_params_s1_agent:cp_ready -> cmd_mux_058:src_ready
	wire   [70:0] cmd_mux_058_src_channel;                                            // cmd_mux_058:src_channel -> cpu_p15_port_params_s1_agent:cp_channel
	wire          cmd_mux_058_src_startofpacket;                                      // cmd_mux_058:src_startofpacket -> cpu_p15_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_058_src_endofpacket;                                        // cmd_mux_058:src_endofpacket -> cpu_p15_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p16_reset_pio_s1_agent_m0_readdata;                             // cpu_p16_reset_pio_s1_translator:uav_readdata -> cpu_p16_reset_pio_s1_agent:m0_readdata
	wire          cpu_p16_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p16_reset_pio_s1_translator:uav_waitrequest -> cpu_p16_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p16_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p16_reset_pio_s1_agent:m0_debugaccess -> cpu_p16_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p16_reset_pio_s1_agent_m0_address;                              // cpu_p16_reset_pio_s1_agent:m0_address -> cpu_p16_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p16_reset_pio_s1_agent_m0_byteenable;                           // cpu_p16_reset_pio_s1_agent:m0_byteenable -> cpu_p16_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p16_reset_pio_s1_agent_m0_read;                                 // cpu_p16_reset_pio_s1_agent:m0_read -> cpu_p16_reset_pio_s1_translator:uav_read
	wire          cpu_p16_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p16_reset_pio_s1_translator:uav_readdatavalid -> cpu_p16_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p16_reset_pio_s1_agent_m0_lock;                                 // cpu_p16_reset_pio_s1_agent:m0_lock -> cpu_p16_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p16_reset_pio_s1_agent_m0_writedata;                            // cpu_p16_reset_pio_s1_agent:m0_writedata -> cpu_p16_reset_pio_s1_translator:uav_writedata
	wire          cpu_p16_reset_pio_s1_agent_m0_write;                                // cpu_p16_reset_pio_s1_agent:m0_write -> cpu_p16_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p16_reset_pio_s1_agent_m0_burstcount;                           // cpu_p16_reset_pio_s1_agent:m0_burstcount -> cpu_p16_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p16_reset_pio_s1_agent_rf_source_valid;                         // cpu_p16_reset_pio_s1_agent:rf_source_valid -> cpu_p16_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p16_reset_pio_s1_agent_rf_source_data;                          // cpu_p16_reset_pio_s1_agent:rf_source_data -> cpu_p16_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p16_reset_pio_s1_agent_rf_source_ready;                         // cpu_p16_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p16_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p16_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p16_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p16_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p16_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p16_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p16_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p16_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p16_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p16_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p16_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p16_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p16_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p16_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p16_reset_pio_s1_agent:rf_sink_ready -> cpu_p16_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p16_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p16_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p16_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p16_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p16_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p16_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p16_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p16_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p16_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p16_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p16_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p16_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p16_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p16_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p16_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p16_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p16_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p16_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p16_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p16_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p16_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p16_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p16_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p16_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_059_src_valid;                                              // cmd_mux_059:src_valid -> cpu_p16_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_059_src_data;                                               // cmd_mux_059:src_data -> cpu_p16_reset_pio_s1_agent:cp_data
	wire          cmd_mux_059_src_ready;                                              // cpu_p16_reset_pio_s1_agent:cp_ready -> cmd_mux_059:src_ready
	wire   [70:0] cmd_mux_059_src_channel;                                            // cmd_mux_059:src_channel -> cpu_p16_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_059_src_startofpacket;                                      // cmd_mux_059:src_startofpacket -> cpu_p16_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_059_src_endofpacket;                                        // cmd_mux_059:src_endofpacket -> cpu_p16_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p16_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p16_reset_pio_ack_s1_translator:uav_readdata -> cpu_p16_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p16_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p16_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p16_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p16_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p16_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p16_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p16_reset_pio_ack_s1_agent_m0_address;                          // cpu_p16_reset_pio_ack_s1_agent:m0_address -> cpu_p16_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p16_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p16_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p16_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p16_reset_pio_ack_s1_agent_m0_read;                             // cpu_p16_reset_pio_ack_s1_agent:m0_read -> cpu_p16_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p16_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p16_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p16_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p16_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p16_reset_pio_ack_s1_agent:m0_lock -> cpu_p16_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p16_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p16_reset_pio_ack_s1_agent:m0_writedata -> cpu_p16_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p16_reset_pio_ack_s1_agent_m0_write;                            // cpu_p16_reset_pio_ack_s1_agent:m0_write -> cpu_p16_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p16_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p16_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p16_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p16_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p16_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p16_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p16_reset_pio_ack_s1_agent:rf_source_data -> cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p16_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p16_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p16_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p16_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p16_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p16_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p16_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p16_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p16_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p16_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p16_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p16_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p16_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p16_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p16_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p16_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p16_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p16_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p16_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p16_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p16_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p16_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p16_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p16_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_060_src_valid;                                              // cmd_mux_060:src_valid -> cpu_p16_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_060_src_data;                                               // cmd_mux_060:src_data -> cpu_p16_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_060_src_ready;                                              // cpu_p16_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_060:src_ready
	wire   [70:0] cmd_mux_060_src_channel;                                            // cmd_mux_060:src_channel -> cpu_p16_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_060_src_startofpacket;                                      // cmd_mux_060:src_startofpacket -> cpu_p16_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_060_src_endofpacket;                                        // cmd_mux_060:src_endofpacket -> cpu_p16_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p16_port_params_s1_agent_m0_readdata;                           // cpu_p16_port_params_s1_translator:uav_readdata -> cpu_p16_port_params_s1_agent:m0_readdata
	wire          cpu_p16_port_params_s1_agent_m0_waitrequest;                        // cpu_p16_port_params_s1_translator:uav_waitrequest -> cpu_p16_port_params_s1_agent:m0_waitrequest
	wire          cpu_p16_port_params_s1_agent_m0_debugaccess;                        // cpu_p16_port_params_s1_agent:m0_debugaccess -> cpu_p16_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p16_port_params_s1_agent_m0_address;                            // cpu_p16_port_params_s1_agent:m0_address -> cpu_p16_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p16_port_params_s1_agent_m0_byteenable;                         // cpu_p16_port_params_s1_agent:m0_byteenable -> cpu_p16_port_params_s1_translator:uav_byteenable
	wire          cpu_p16_port_params_s1_agent_m0_read;                               // cpu_p16_port_params_s1_agent:m0_read -> cpu_p16_port_params_s1_translator:uav_read
	wire          cpu_p16_port_params_s1_agent_m0_readdatavalid;                      // cpu_p16_port_params_s1_translator:uav_readdatavalid -> cpu_p16_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p16_port_params_s1_agent_m0_lock;                               // cpu_p16_port_params_s1_agent:m0_lock -> cpu_p16_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p16_port_params_s1_agent_m0_writedata;                          // cpu_p16_port_params_s1_agent:m0_writedata -> cpu_p16_port_params_s1_translator:uav_writedata
	wire          cpu_p16_port_params_s1_agent_m0_write;                              // cpu_p16_port_params_s1_agent:m0_write -> cpu_p16_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p16_port_params_s1_agent_m0_burstcount;                         // cpu_p16_port_params_s1_agent:m0_burstcount -> cpu_p16_port_params_s1_translator:uav_burstcount
	wire          cpu_p16_port_params_s1_agent_rf_source_valid;                       // cpu_p16_port_params_s1_agent:rf_source_valid -> cpu_p16_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p16_port_params_s1_agent_rf_source_data;                        // cpu_p16_port_params_s1_agent:rf_source_data -> cpu_p16_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p16_port_params_s1_agent_rf_source_ready;                       // cpu_p16_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p16_port_params_s1_agent:rf_source_ready
	wire          cpu_p16_port_params_s1_agent_rf_source_startofpacket;               // cpu_p16_port_params_s1_agent:rf_source_startofpacket -> cpu_p16_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p16_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p16_port_params_s1_agent:rf_source_endofpacket -> cpu_p16_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p16_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p16_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p16_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p16_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p16_port_params_s1_agent_rsp_fifo:out_data -> cpu_p16_port_params_s1_agent:rf_sink_data
	wire          cpu_p16_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p16_port_params_s1_agent:rf_sink_ready -> cpu_p16_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p16_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p16_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p16_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p16_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p16_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p16_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p16_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p16_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p16_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p16_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p16_port_params_s1_agent:rdata_fifo_src_data -> cpu_p16_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p16_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p16_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p16_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p16_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p16_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p16_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p16_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p16_port_params_s1_agent_rdata_fifo:out_data -> cpu_p16_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p16_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p16_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p16_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_061_src_valid;                                              // cmd_mux_061:src_valid -> cpu_p16_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_061_src_data;                                               // cmd_mux_061:src_data -> cpu_p16_port_params_s1_agent:cp_data
	wire          cmd_mux_061_src_ready;                                              // cpu_p16_port_params_s1_agent:cp_ready -> cmd_mux_061:src_ready
	wire   [70:0] cmd_mux_061_src_channel;                                            // cmd_mux_061:src_channel -> cpu_p16_port_params_s1_agent:cp_channel
	wire          cmd_mux_061_src_startofpacket;                                      // cmd_mux_061:src_startofpacket -> cpu_p16_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_061_src_endofpacket;                                        // cmd_mux_061:src_endofpacket -> cpu_p16_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p17_reset_pio_s1_agent_m0_readdata;                             // cpu_p17_reset_pio_s1_translator:uav_readdata -> cpu_p17_reset_pio_s1_agent:m0_readdata
	wire          cpu_p17_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p17_reset_pio_s1_translator:uav_waitrequest -> cpu_p17_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p17_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p17_reset_pio_s1_agent:m0_debugaccess -> cpu_p17_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p17_reset_pio_s1_agent_m0_address;                              // cpu_p17_reset_pio_s1_agent:m0_address -> cpu_p17_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p17_reset_pio_s1_agent_m0_byteenable;                           // cpu_p17_reset_pio_s1_agent:m0_byteenable -> cpu_p17_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p17_reset_pio_s1_agent_m0_read;                                 // cpu_p17_reset_pio_s1_agent:m0_read -> cpu_p17_reset_pio_s1_translator:uav_read
	wire          cpu_p17_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p17_reset_pio_s1_translator:uav_readdatavalid -> cpu_p17_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p17_reset_pio_s1_agent_m0_lock;                                 // cpu_p17_reset_pio_s1_agent:m0_lock -> cpu_p17_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p17_reset_pio_s1_agent_m0_writedata;                            // cpu_p17_reset_pio_s1_agent:m0_writedata -> cpu_p17_reset_pio_s1_translator:uav_writedata
	wire          cpu_p17_reset_pio_s1_agent_m0_write;                                // cpu_p17_reset_pio_s1_agent:m0_write -> cpu_p17_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p17_reset_pio_s1_agent_m0_burstcount;                           // cpu_p17_reset_pio_s1_agent:m0_burstcount -> cpu_p17_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p17_reset_pio_s1_agent_rf_source_valid;                         // cpu_p17_reset_pio_s1_agent:rf_source_valid -> cpu_p17_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p17_reset_pio_s1_agent_rf_source_data;                          // cpu_p17_reset_pio_s1_agent:rf_source_data -> cpu_p17_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p17_reset_pio_s1_agent_rf_source_ready;                         // cpu_p17_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p17_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p17_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p17_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p17_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p17_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p17_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p17_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p17_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p17_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p17_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p17_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p17_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p17_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p17_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p17_reset_pio_s1_agent:rf_sink_ready -> cpu_p17_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p17_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p17_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p17_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p17_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p17_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p17_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p17_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p17_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p17_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p17_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p17_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p17_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p17_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p17_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p17_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p17_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p17_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p17_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p17_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p17_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p17_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p17_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p17_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p17_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_062_src_valid;                                              // cmd_mux_062:src_valid -> cpu_p17_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_062_src_data;                                               // cmd_mux_062:src_data -> cpu_p17_reset_pio_s1_agent:cp_data
	wire          cmd_mux_062_src_ready;                                              // cpu_p17_reset_pio_s1_agent:cp_ready -> cmd_mux_062:src_ready
	wire   [70:0] cmd_mux_062_src_channel;                                            // cmd_mux_062:src_channel -> cpu_p17_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_062_src_startofpacket;                                      // cmd_mux_062:src_startofpacket -> cpu_p17_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_062_src_endofpacket;                                        // cmd_mux_062:src_endofpacket -> cpu_p17_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p17_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p17_reset_pio_ack_s1_translator:uav_readdata -> cpu_p17_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p17_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p17_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p17_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p17_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p17_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p17_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p17_reset_pio_ack_s1_agent_m0_address;                          // cpu_p17_reset_pio_ack_s1_agent:m0_address -> cpu_p17_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p17_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p17_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p17_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p17_reset_pio_ack_s1_agent_m0_read;                             // cpu_p17_reset_pio_ack_s1_agent:m0_read -> cpu_p17_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p17_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p17_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p17_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p17_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p17_reset_pio_ack_s1_agent:m0_lock -> cpu_p17_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p17_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p17_reset_pio_ack_s1_agent:m0_writedata -> cpu_p17_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p17_reset_pio_ack_s1_agent_m0_write;                            // cpu_p17_reset_pio_ack_s1_agent:m0_write -> cpu_p17_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p17_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p17_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p17_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p17_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p17_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p17_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p17_reset_pio_ack_s1_agent:rf_source_data -> cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p17_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p17_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p17_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p17_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p17_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p17_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p17_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p17_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p17_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p17_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p17_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p17_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p17_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p17_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p17_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p17_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p17_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p17_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p17_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p17_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p17_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p17_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p17_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p17_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_063_src_valid;                                              // cmd_mux_063:src_valid -> cpu_p17_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_063_src_data;                                               // cmd_mux_063:src_data -> cpu_p17_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_063_src_ready;                                              // cpu_p17_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_063:src_ready
	wire   [70:0] cmd_mux_063_src_channel;                                            // cmd_mux_063:src_channel -> cpu_p17_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_063_src_startofpacket;                                      // cmd_mux_063:src_startofpacket -> cpu_p17_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_063_src_endofpacket;                                        // cmd_mux_063:src_endofpacket -> cpu_p17_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p17_port_params_s1_agent_m0_readdata;                           // cpu_p17_port_params_s1_translator:uav_readdata -> cpu_p17_port_params_s1_agent:m0_readdata
	wire          cpu_p17_port_params_s1_agent_m0_waitrequest;                        // cpu_p17_port_params_s1_translator:uav_waitrequest -> cpu_p17_port_params_s1_agent:m0_waitrequest
	wire          cpu_p17_port_params_s1_agent_m0_debugaccess;                        // cpu_p17_port_params_s1_agent:m0_debugaccess -> cpu_p17_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p17_port_params_s1_agent_m0_address;                            // cpu_p17_port_params_s1_agent:m0_address -> cpu_p17_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p17_port_params_s1_agent_m0_byteenable;                         // cpu_p17_port_params_s1_agent:m0_byteenable -> cpu_p17_port_params_s1_translator:uav_byteenable
	wire          cpu_p17_port_params_s1_agent_m0_read;                               // cpu_p17_port_params_s1_agent:m0_read -> cpu_p17_port_params_s1_translator:uav_read
	wire          cpu_p17_port_params_s1_agent_m0_readdatavalid;                      // cpu_p17_port_params_s1_translator:uav_readdatavalid -> cpu_p17_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p17_port_params_s1_agent_m0_lock;                               // cpu_p17_port_params_s1_agent:m0_lock -> cpu_p17_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p17_port_params_s1_agent_m0_writedata;                          // cpu_p17_port_params_s1_agent:m0_writedata -> cpu_p17_port_params_s1_translator:uav_writedata
	wire          cpu_p17_port_params_s1_agent_m0_write;                              // cpu_p17_port_params_s1_agent:m0_write -> cpu_p17_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p17_port_params_s1_agent_m0_burstcount;                         // cpu_p17_port_params_s1_agent:m0_burstcount -> cpu_p17_port_params_s1_translator:uav_burstcount
	wire          cpu_p17_port_params_s1_agent_rf_source_valid;                       // cpu_p17_port_params_s1_agent:rf_source_valid -> cpu_p17_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p17_port_params_s1_agent_rf_source_data;                        // cpu_p17_port_params_s1_agent:rf_source_data -> cpu_p17_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p17_port_params_s1_agent_rf_source_ready;                       // cpu_p17_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p17_port_params_s1_agent:rf_source_ready
	wire          cpu_p17_port_params_s1_agent_rf_source_startofpacket;               // cpu_p17_port_params_s1_agent:rf_source_startofpacket -> cpu_p17_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p17_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p17_port_params_s1_agent:rf_source_endofpacket -> cpu_p17_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p17_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p17_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p17_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p17_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p17_port_params_s1_agent_rsp_fifo:out_data -> cpu_p17_port_params_s1_agent:rf_sink_data
	wire          cpu_p17_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p17_port_params_s1_agent:rf_sink_ready -> cpu_p17_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p17_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p17_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p17_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p17_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p17_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p17_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p17_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p17_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p17_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p17_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p17_port_params_s1_agent:rdata_fifo_src_data -> cpu_p17_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p17_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p17_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p17_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p17_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p17_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p17_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p17_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p17_port_params_s1_agent_rdata_fifo:out_data -> cpu_p17_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p17_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p17_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p17_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_064_src_valid;                                              // cmd_mux_064:src_valid -> cpu_p17_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_064_src_data;                                               // cmd_mux_064:src_data -> cpu_p17_port_params_s1_agent:cp_data
	wire          cmd_mux_064_src_ready;                                              // cpu_p17_port_params_s1_agent:cp_ready -> cmd_mux_064:src_ready
	wire   [70:0] cmd_mux_064_src_channel;                                            // cmd_mux_064:src_channel -> cpu_p17_port_params_s1_agent:cp_channel
	wire          cmd_mux_064_src_startofpacket;                                      // cmd_mux_064:src_startofpacket -> cpu_p17_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_064_src_endofpacket;                                        // cmd_mux_064:src_endofpacket -> cpu_p17_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p18_reset_pio_s1_agent_m0_readdata;                             // cpu_p18_reset_pio_s1_translator:uav_readdata -> cpu_p18_reset_pio_s1_agent:m0_readdata
	wire          cpu_p18_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p18_reset_pio_s1_translator:uav_waitrequest -> cpu_p18_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p18_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p18_reset_pio_s1_agent:m0_debugaccess -> cpu_p18_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p18_reset_pio_s1_agent_m0_address;                              // cpu_p18_reset_pio_s1_agent:m0_address -> cpu_p18_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p18_reset_pio_s1_agent_m0_byteenable;                           // cpu_p18_reset_pio_s1_agent:m0_byteenable -> cpu_p18_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p18_reset_pio_s1_agent_m0_read;                                 // cpu_p18_reset_pio_s1_agent:m0_read -> cpu_p18_reset_pio_s1_translator:uav_read
	wire          cpu_p18_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p18_reset_pio_s1_translator:uav_readdatavalid -> cpu_p18_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p18_reset_pio_s1_agent_m0_lock;                                 // cpu_p18_reset_pio_s1_agent:m0_lock -> cpu_p18_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p18_reset_pio_s1_agent_m0_writedata;                            // cpu_p18_reset_pio_s1_agent:m0_writedata -> cpu_p18_reset_pio_s1_translator:uav_writedata
	wire          cpu_p18_reset_pio_s1_agent_m0_write;                                // cpu_p18_reset_pio_s1_agent:m0_write -> cpu_p18_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p18_reset_pio_s1_agent_m0_burstcount;                           // cpu_p18_reset_pio_s1_agent:m0_burstcount -> cpu_p18_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p18_reset_pio_s1_agent_rf_source_valid;                         // cpu_p18_reset_pio_s1_agent:rf_source_valid -> cpu_p18_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p18_reset_pio_s1_agent_rf_source_data;                          // cpu_p18_reset_pio_s1_agent:rf_source_data -> cpu_p18_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p18_reset_pio_s1_agent_rf_source_ready;                         // cpu_p18_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p18_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p18_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p18_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p18_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p18_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p18_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p18_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p18_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p18_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p18_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p18_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p18_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p18_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p18_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p18_reset_pio_s1_agent:rf_sink_ready -> cpu_p18_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p18_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p18_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p18_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p18_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p18_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p18_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p18_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p18_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p18_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p18_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p18_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p18_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p18_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p18_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p18_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p18_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p18_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p18_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p18_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p18_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p18_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p18_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p18_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p18_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_065_src_valid;                                              // cmd_mux_065:src_valid -> cpu_p18_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_065_src_data;                                               // cmd_mux_065:src_data -> cpu_p18_reset_pio_s1_agent:cp_data
	wire          cmd_mux_065_src_ready;                                              // cpu_p18_reset_pio_s1_agent:cp_ready -> cmd_mux_065:src_ready
	wire   [70:0] cmd_mux_065_src_channel;                                            // cmd_mux_065:src_channel -> cpu_p18_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_065_src_startofpacket;                                      // cmd_mux_065:src_startofpacket -> cpu_p18_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_065_src_endofpacket;                                        // cmd_mux_065:src_endofpacket -> cpu_p18_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p18_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p18_reset_pio_ack_s1_translator:uav_readdata -> cpu_p18_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p18_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p18_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p18_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p18_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p18_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p18_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p18_reset_pio_ack_s1_agent_m0_address;                          // cpu_p18_reset_pio_ack_s1_agent:m0_address -> cpu_p18_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p18_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p18_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p18_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p18_reset_pio_ack_s1_agent_m0_read;                             // cpu_p18_reset_pio_ack_s1_agent:m0_read -> cpu_p18_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p18_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p18_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p18_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p18_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p18_reset_pio_ack_s1_agent:m0_lock -> cpu_p18_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p18_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p18_reset_pio_ack_s1_agent:m0_writedata -> cpu_p18_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p18_reset_pio_ack_s1_agent_m0_write;                            // cpu_p18_reset_pio_ack_s1_agent:m0_write -> cpu_p18_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p18_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p18_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p18_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p18_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p18_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p18_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p18_reset_pio_ack_s1_agent:rf_source_data -> cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p18_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p18_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p18_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p18_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p18_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p18_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p18_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p18_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p18_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p18_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p18_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p18_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p18_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p18_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p18_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p18_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p18_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p18_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p18_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p18_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p18_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p18_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p18_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p18_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_066_src_valid;                                              // cmd_mux_066:src_valid -> cpu_p18_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_066_src_data;                                               // cmd_mux_066:src_data -> cpu_p18_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_066_src_ready;                                              // cpu_p18_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_066:src_ready
	wire   [70:0] cmd_mux_066_src_channel;                                            // cmd_mux_066:src_channel -> cpu_p18_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_066_src_startofpacket;                                      // cmd_mux_066:src_startofpacket -> cpu_p18_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_066_src_endofpacket;                                        // cmd_mux_066:src_endofpacket -> cpu_p18_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p18_port_params_s1_agent_m0_readdata;                           // cpu_p18_port_params_s1_translator:uav_readdata -> cpu_p18_port_params_s1_agent:m0_readdata
	wire          cpu_p18_port_params_s1_agent_m0_waitrequest;                        // cpu_p18_port_params_s1_translator:uav_waitrequest -> cpu_p18_port_params_s1_agent:m0_waitrequest
	wire          cpu_p18_port_params_s1_agent_m0_debugaccess;                        // cpu_p18_port_params_s1_agent:m0_debugaccess -> cpu_p18_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p18_port_params_s1_agent_m0_address;                            // cpu_p18_port_params_s1_agent:m0_address -> cpu_p18_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p18_port_params_s1_agent_m0_byteenable;                         // cpu_p18_port_params_s1_agent:m0_byteenable -> cpu_p18_port_params_s1_translator:uav_byteenable
	wire          cpu_p18_port_params_s1_agent_m0_read;                               // cpu_p18_port_params_s1_agent:m0_read -> cpu_p18_port_params_s1_translator:uav_read
	wire          cpu_p18_port_params_s1_agent_m0_readdatavalid;                      // cpu_p18_port_params_s1_translator:uav_readdatavalid -> cpu_p18_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p18_port_params_s1_agent_m0_lock;                               // cpu_p18_port_params_s1_agent:m0_lock -> cpu_p18_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p18_port_params_s1_agent_m0_writedata;                          // cpu_p18_port_params_s1_agent:m0_writedata -> cpu_p18_port_params_s1_translator:uav_writedata
	wire          cpu_p18_port_params_s1_agent_m0_write;                              // cpu_p18_port_params_s1_agent:m0_write -> cpu_p18_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p18_port_params_s1_agent_m0_burstcount;                         // cpu_p18_port_params_s1_agent:m0_burstcount -> cpu_p18_port_params_s1_translator:uav_burstcount
	wire          cpu_p18_port_params_s1_agent_rf_source_valid;                       // cpu_p18_port_params_s1_agent:rf_source_valid -> cpu_p18_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p18_port_params_s1_agent_rf_source_data;                        // cpu_p18_port_params_s1_agent:rf_source_data -> cpu_p18_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p18_port_params_s1_agent_rf_source_ready;                       // cpu_p18_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p18_port_params_s1_agent:rf_source_ready
	wire          cpu_p18_port_params_s1_agent_rf_source_startofpacket;               // cpu_p18_port_params_s1_agent:rf_source_startofpacket -> cpu_p18_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p18_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p18_port_params_s1_agent:rf_source_endofpacket -> cpu_p18_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p18_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p18_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p18_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p18_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p18_port_params_s1_agent_rsp_fifo:out_data -> cpu_p18_port_params_s1_agent:rf_sink_data
	wire          cpu_p18_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p18_port_params_s1_agent:rf_sink_ready -> cpu_p18_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p18_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p18_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p18_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p18_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p18_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p18_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p18_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p18_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p18_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p18_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p18_port_params_s1_agent:rdata_fifo_src_data -> cpu_p18_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p18_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p18_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p18_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p18_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p18_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p18_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p18_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p18_port_params_s1_agent_rdata_fifo:out_data -> cpu_p18_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p18_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p18_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p18_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_067_src_valid;                                              // cmd_mux_067:src_valid -> cpu_p18_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_067_src_data;                                               // cmd_mux_067:src_data -> cpu_p18_port_params_s1_agent:cp_data
	wire          cmd_mux_067_src_ready;                                              // cpu_p18_port_params_s1_agent:cp_ready -> cmd_mux_067:src_ready
	wire   [70:0] cmd_mux_067_src_channel;                                            // cmd_mux_067:src_channel -> cpu_p18_port_params_s1_agent:cp_channel
	wire          cmd_mux_067_src_startofpacket;                                      // cmd_mux_067:src_startofpacket -> cpu_p18_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_067_src_endofpacket;                                        // cmd_mux_067:src_endofpacket -> cpu_p18_port_params_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p19_reset_pio_s1_agent_m0_readdata;                             // cpu_p19_reset_pio_s1_translator:uav_readdata -> cpu_p19_reset_pio_s1_agent:m0_readdata
	wire          cpu_p19_reset_pio_s1_agent_m0_waitrequest;                          // cpu_p19_reset_pio_s1_translator:uav_waitrequest -> cpu_p19_reset_pio_s1_agent:m0_waitrequest
	wire          cpu_p19_reset_pio_s1_agent_m0_debugaccess;                          // cpu_p19_reset_pio_s1_agent:m0_debugaccess -> cpu_p19_reset_pio_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p19_reset_pio_s1_agent_m0_address;                              // cpu_p19_reset_pio_s1_agent:m0_address -> cpu_p19_reset_pio_s1_translator:uav_address
	wire    [3:0] cpu_p19_reset_pio_s1_agent_m0_byteenable;                           // cpu_p19_reset_pio_s1_agent:m0_byteenable -> cpu_p19_reset_pio_s1_translator:uav_byteenable
	wire          cpu_p19_reset_pio_s1_agent_m0_read;                                 // cpu_p19_reset_pio_s1_agent:m0_read -> cpu_p19_reset_pio_s1_translator:uav_read
	wire          cpu_p19_reset_pio_s1_agent_m0_readdatavalid;                        // cpu_p19_reset_pio_s1_translator:uav_readdatavalid -> cpu_p19_reset_pio_s1_agent:m0_readdatavalid
	wire          cpu_p19_reset_pio_s1_agent_m0_lock;                                 // cpu_p19_reset_pio_s1_agent:m0_lock -> cpu_p19_reset_pio_s1_translator:uav_lock
	wire   [31:0] cpu_p19_reset_pio_s1_agent_m0_writedata;                            // cpu_p19_reset_pio_s1_agent:m0_writedata -> cpu_p19_reset_pio_s1_translator:uav_writedata
	wire          cpu_p19_reset_pio_s1_agent_m0_write;                                // cpu_p19_reset_pio_s1_agent:m0_write -> cpu_p19_reset_pio_s1_translator:uav_write
	wire    [2:0] cpu_p19_reset_pio_s1_agent_m0_burstcount;                           // cpu_p19_reset_pio_s1_agent:m0_burstcount -> cpu_p19_reset_pio_s1_translator:uav_burstcount
	wire          cpu_p19_reset_pio_s1_agent_rf_source_valid;                         // cpu_p19_reset_pio_s1_agent:rf_source_valid -> cpu_p19_reset_pio_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p19_reset_pio_s1_agent_rf_source_data;                          // cpu_p19_reset_pio_s1_agent:rf_source_data -> cpu_p19_reset_pio_s1_agent_rsp_fifo:in_data
	wire          cpu_p19_reset_pio_s1_agent_rf_source_ready;                         // cpu_p19_reset_pio_s1_agent_rsp_fifo:in_ready -> cpu_p19_reset_pio_s1_agent:rf_source_ready
	wire          cpu_p19_reset_pio_s1_agent_rf_source_startofpacket;                 // cpu_p19_reset_pio_s1_agent:rf_source_startofpacket -> cpu_p19_reset_pio_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p19_reset_pio_s1_agent_rf_source_endofpacket;                   // cpu_p19_reset_pio_s1_agent:rf_source_endofpacket -> cpu_p19_reset_pio_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p19_reset_pio_s1_agent_rsp_fifo_out_valid;                      // cpu_p19_reset_pio_s1_agent_rsp_fifo:out_valid -> cpu_p19_reset_pio_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p19_reset_pio_s1_agent_rsp_fifo_out_data;                       // cpu_p19_reset_pio_s1_agent_rsp_fifo:out_data -> cpu_p19_reset_pio_s1_agent:rf_sink_data
	wire          cpu_p19_reset_pio_s1_agent_rsp_fifo_out_ready;                      // cpu_p19_reset_pio_s1_agent:rf_sink_ready -> cpu_p19_reset_pio_s1_agent_rsp_fifo:out_ready
	wire          cpu_p19_reset_pio_s1_agent_rsp_fifo_out_startofpacket;              // cpu_p19_reset_pio_s1_agent_rsp_fifo:out_startofpacket -> cpu_p19_reset_pio_s1_agent:rf_sink_startofpacket
	wire          cpu_p19_reset_pio_s1_agent_rsp_fifo_out_endofpacket;                // cpu_p19_reset_pio_s1_agent_rsp_fifo:out_endofpacket -> cpu_p19_reset_pio_s1_agent:rf_sink_endofpacket
	wire          cpu_p19_reset_pio_s1_agent_rdata_fifo_src_valid;                    // cpu_p19_reset_pio_s1_agent:rdata_fifo_src_valid -> cpu_p19_reset_pio_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p19_reset_pio_s1_agent_rdata_fifo_src_data;                     // cpu_p19_reset_pio_s1_agent:rdata_fifo_src_data -> cpu_p19_reset_pio_s1_agent_rdata_fifo:in_data
	wire          cpu_p19_reset_pio_s1_agent_rdata_fifo_src_ready;                    // cpu_p19_reset_pio_s1_agent_rdata_fifo:in_ready -> cpu_p19_reset_pio_s1_agent:rdata_fifo_src_ready
	wire          cpu_p19_reset_pio_s1_agent_rdata_fifo_out_valid;                    // cpu_p19_reset_pio_s1_agent_rdata_fifo:out_valid -> cpu_p19_reset_pio_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p19_reset_pio_s1_agent_rdata_fifo_out_data;                     // cpu_p19_reset_pio_s1_agent_rdata_fifo:out_data -> cpu_p19_reset_pio_s1_agent:rdata_fifo_sink_data
	wire          cpu_p19_reset_pio_s1_agent_rdata_fifo_out_ready;                    // cpu_p19_reset_pio_s1_agent:rdata_fifo_sink_ready -> cpu_p19_reset_pio_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_068_src_valid;                                              // cmd_mux_068:src_valid -> cpu_p19_reset_pio_s1_agent:cp_valid
	wire  [131:0] cmd_mux_068_src_data;                                               // cmd_mux_068:src_data -> cpu_p19_reset_pio_s1_agent:cp_data
	wire          cmd_mux_068_src_ready;                                              // cpu_p19_reset_pio_s1_agent:cp_ready -> cmd_mux_068:src_ready
	wire   [70:0] cmd_mux_068_src_channel;                                            // cmd_mux_068:src_channel -> cpu_p19_reset_pio_s1_agent:cp_channel
	wire          cmd_mux_068_src_startofpacket;                                      // cmd_mux_068:src_startofpacket -> cpu_p19_reset_pio_s1_agent:cp_startofpacket
	wire          cmd_mux_068_src_endofpacket;                                        // cmd_mux_068:src_endofpacket -> cpu_p19_reset_pio_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p19_reset_pio_ack_s1_agent_m0_readdata;                         // cpu_p19_reset_pio_ack_s1_translator:uav_readdata -> cpu_p19_reset_pio_ack_s1_agent:m0_readdata
	wire          cpu_p19_reset_pio_ack_s1_agent_m0_waitrequest;                      // cpu_p19_reset_pio_ack_s1_translator:uav_waitrequest -> cpu_p19_reset_pio_ack_s1_agent:m0_waitrequest
	wire          cpu_p19_reset_pio_ack_s1_agent_m0_debugaccess;                      // cpu_p19_reset_pio_ack_s1_agent:m0_debugaccess -> cpu_p19_reset_pio_ack_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p19_reset_pio_ack_s1_agent_m0_address;                          // cpu_p19_reset_pio_ack_s1_agent:m0_address -> cpu_p19_reset_pio_ack_s1_translator:uav_address
	wire    [3:0] cpu_p19_reset_pio_ack_s1_agent_m0_byteenable;                       // cpu_p19_reset_pio_ack_s1_agent:m0_byteenable -> cpu_p19_reset_pio_ack_s1_translator:uav_byteenable
	wire          cpu_p19_reset_pio_ack_s1_agent_m0_read;                             // cpu_p19_reset_pio_ack_s1_agent:m0_read -> cpu_p19_reset_pio_ack_s1_translator:uav_read
	wire          cpu_p19_reset_pio_ack_s1_agent_m0_readdatavalid;                    // cpu_p19_reset_pio_ack_s1_translator:uav_readdatavalid -> cpu_p19_reset_pio_ack_s1_agent:m0_readdatavalid
	wire          cpu_p19_reset_pio_ack_s1_agent_m0_lock;                             // cpu_p19_reset_pio_ack_s1_agent:m0_lock -> cpu_p19_reset_pio_ack_s1_translator:uav_lock
	wire   [31:0] cpu_p19_reset_pio_ack_s1_agent_m0_writedata;                        // cpu_p19_reset_pio_ack_s1_agent:m0_writedata -> cpu_p19_reset_pio_ack_s1_translator:uav_writedata
	wire          cpu_p19_reset_pio_ack_s1_agent_m0_write;                            // cpu_p19_reset_pio_ack_s1_agent:m0_write -> cpu_p19_reset_pio_ack_s1_translator:uav_write
	wire    [2:0] cpu_p19_reset_pio_ack_s1_agent_m0_burstcount;                       // cpu_p19_reset_pio_ack_s1_agent:m0_burstcount -> cpu_p19_reset_pio_ack_s1_translator:uav_burstcount
	wire          cpu_p19_reset_pio_ack_s1_agent_rf_source_valid;                     // cpu_p19_reset_pio_ack_s1_agent:rf_source_valid -> cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p19_reset_pio_ack_s1_agent_rf_source_data;                      // cpu_p19_reset_pio_ack_s1_agent:rf_source_data -> cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:in_data
	wire          cpu_p19_reset_pio_ack_s1_agent_rf_source_ready;                     // cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:in_ready -> cpu_p19_reset_pio_ack_s1_agent:rf_source_ready
	wire          cpu_p19_reset_pio_ack_s1_agent_rf_source_startofpacket;             // cpu_p19_reset_pio_ack_s1_agent:rf_source_startofpacket -> cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p19_reset_pio_ack_s1_agent_rf_source_endofpacket;               // cpu_p19_reset_pio_ack_s1_agent:rf_source_endofpacket -> cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_valid;                  // cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:out_valid -> cpu_p19_reset_pio_ack_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_data;                   // cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:out_data -> cpu_p19_reset_pio_ack_s1_agent:rf_sink_data
	wire          cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_ready;                  // cpu_p19_reset_pio_ack_s1_agent:rf_sink_ready -> cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:out_ready
	wire          cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket;          // cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:out_startofpacket -> cpu_p19_reset_pio_ack_s1_agent:rf_sink_startofpacket
	wire          cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket;            // cpu_p19_reset_pio_ack_s1_agent_rsp_fifo:out_endofpacket -> cpu_p19_reset_pio_ack_s1_agent:rf_sink_endofpacket
	wire          cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_valid;                // cpu_p19_reset_pio_ack_s1_agent:rdata_fifo_src_valid -> cpu_p19_reset_pio_ack_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_data;                 // cpu_p19_reset_pio_ack_s1_agent:rdata_fifo_src_data -> cpu_p19_reset_pio_ack_s1_agent_rdata_fifo:in_data
	wire          cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_ready;                // cpu_p19_reset_pio_ack_s1_agent_rdata_fifo:in_ready -> cpu_p19_reset_pio_ack_s1_agent:rdata_fifo_src_ready
	wire          cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_valid;                // cpu_p19_reset_pio_ack_s1_agent_rdata_fifo:out_valid -> cpu_p19_reset_pio_ack_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_data;                 // cpu_p19_reset_pio_ack_s1_agent_rdata_fifo:out_data -> cpu_p19_reset_pio_ack_s1_agent:rdata_fifo_sink_data
	wire          cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_ready;                // cpu_p19_reset_pio_ack_s1_agent:rdata_fifo_sink_ready -> cpu_p19_reset_pio_ack_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_069_src_valid;                                              // cmd_mux_069:src_valid -> cpu_p19_reset_pio_ack_s1_agent:cp_valid
	wire  [131:0] cmd_mux_069_src_data;                                               // cmd_mux_069:src_data -> cpu_p19_reset_pio_ack_s1_agent:cp_data
	wire          cmd_mux_069_src_ready;                                              // cpu_p19_reset_pio_ack_s1_agent:cp_ready -> cmd_mux_069:src_ready
	wire   [70:0] cmd_mux_069_src_channel;                                            // cmd_mux_069:src_channel -> cpu_p19_reset_pio_ack_s1_agent:cp_channel
	wire          cmd_mux_069_src_startofpacket;                                      // cmd_mux_069:src_startofpacket -> cpu_p19_reset_pio_ack_s1_agent:cp_startofpacket
	wire          cmd_mux_069_src_endofpacket;                                        // cmd_mux_069:src_endofpacket -> cpu_p19_reset_pio_ack_s1_agent:cp_endofpacket
	wire   [31:0] cpu_p19_port_params_s1_agent_m0_readdata;                           // cpu_p19_port_params_s1_translator:uav_readdata -> cpu_p19_port_params_s1_agent:m0_readdata
	wire          cpu_p19_port_params_s1_agent_m0_waitrequest;                        // cpu_p19_port_params_s1_translator:uav_waitrequest -> cpu_p19_port_params_s1_agent:m0_waitrequest
	wire          cpu_p19_port_params_s1_agent_m0_debugaccess;                        // cpu_p19_port_params_s1_agent:m0_debugaccess -> cpu_p19_port_params_s1_translator:uav_debugaccess
	wire   [31:0] cpu_p19_port_params_s1_agent_m0_address;                            // cpu_p19_port_params_s1_agent:m0_address -> cpu_p19_port_params_s1_translator:uav_address
	wire    [3:0] cpu_p19_port_params_s1_agent_m0_byteenable;                         // cpu_p19_port_params_s1_agent:m0_byteenable -> cpu_p19_port_params_s1_translator:uav_byteenable
	wire          cpu_p19_port_params_s1_agent_m0_read;                               // cpu_p19_port_params_s1_agent:m0_read -> cpu_p19_port_params_s1_translator:uav_read
	wire          cpu_p19_port_params_s1_agent_m0_readdatavalid;                      // cpu_p19_port_params_s1_translator:uav_readdatavalid -> cpu_p19_port_params_s1_agent:m0_readdatavalid
	wire          cpu_p19_port_params_s1_agent_m0_lock;                               // cpu_p19_port_params_s1_agent:m0_lock -> cpu_p19_port_params_s1_translator:uav_lock
	wire   [31:0] cpu_p19_port_params_s1_agent_m0_writedata;                          // cpu_p19_port_params_s1_agent:m0_writedata -> cpu_p19_port_params_s1_translator:uav_writedata
	wire          cpu_p19_port_params_s1_agent_m0_write;                              // cpu_p19_port_params_s1_agent:m0_write -> cpu_p19_port_params_s1_translator:uav_write
	wire    [2:0] cpu_p19_port_params_s1_agent_m0_burstcount;                         // cpu_p19_port_params_s1_agent:m0_burstcount -> cpu_p19_port_params_s1_translator:uav_burstcount
	wire          cpu_p19_port_params_s1_agent_rf_source_valid;                       // cpu_p19_port_params_s1_agent:rf_source_valid -> cpu_p19_port_params_s1_agent_rsp_fifo:in_valid
	wire  [132:0] cpu_p19_port_params_s1_agent_rf_source_data;                        // cpu_p19_port_params_s1_agent:rf_source_data -> cpu_p19_port_params_s1_agent_rsp_fifo:in_data
	wire          cpu_p19_port_params_s1_agent_rf_source_ready;                       // cpu_p19_port_params_s1_agent_rsp_fifo:in_ready -> cpu_p19_port_params_s1_agent:rf_source_ready
	wire          cpu_p19_port_params_s1_agent_rf_source_startofpacket;               // cpu_p19_port_params_s1_agent:rf_source_startofpacket -> cpu_p19_port_params_s1_agent_rsp_fifo:in_startofpacket
	wire          cpu_p19_port_params_s1_agent_rf_source_endofpacket;                 // cpu_p19_port_params_s1_agent:rf_source_endofpacket -> cpu_p19_port_params_s1_agent_rsp_fifo:in_endofpacket
	wire          cpu_p19_port_params_s1_agent_rsp_fifo_out_valid;                    // cpu_p19_port_params_s1_agent_rsp_fifo:out_valid -> cpu_p19_port_params_s1_agent:rf_sink_valid
	wire  [132:0] cpu_p19_port_params_s1_agent_rsp_fifo_out_data;                     // cpu_p19_port_params_s1_agent_rsp_fifo:out_data -> cpu_p19_port_params_s1_agent:rf_sink_data
	wire          cpu_p19_port_params_s1_agent_rsp_fifo_out_ready;                    // cpu_p19_port_params_s1_agent:rf_sink_ready -> cpu_p19_port_params_s1_agent_rsp_fifo:out_ready
	wire          cpu_p19_port_params_s1_agent_rsp_fifo_out_startofpacket;            // cpu_p19_port_params_s1_agent_rsp_fifo:out_startofpacket -> cpu_p19_port_params_s1_agent:rf_sink_startofpacket
	wire          cpu_p19_port_params_s1_agent_rsp_fifo_out_endofpacket;              // cpu_p19_port_params_s1_agent_rsp_fifo:out_endofpacket -> cpu_p19_port_params_s1_agent:rf_sink_endofpacket
	wire          cpu_p19_port_params_s1_agent_rdata_fifo_src_valid;                  // cpu_p19_port_params_s1_agent:rdata_fifo_src_valid -> cpu_p19_port_params_s1_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_p19_port_params_s1_agent_rdata_fifo_src_data;                   // cpu_p19_port_params_s1_agent:rdata_fifo_src_data -> cpu_p19_port_params_s1_agent_rdata_fifo:in_data
	wire          cpu_p19_port_params_s1_agent_rdata_fifo_src_ready;                  // cpu_p19_port_params_s1_agent_rdata_fifo:in_ready -> cpu_p19_port_params_s1_agent:rdata_fifo_src_ready
	wire          cpu_p19_port_params_s1_agent_rdata_fifo_out_valid;                  // cpu_p19_port_params_s1_agent_rdata_fifo:out_valid -> cpu_p19_port_params_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_p19_port_params_s1_agent_rdata_fifo_out_data;                   // cpu_p19_port_params_s1_agent_rdata_fifo:out_data -> cpu_p19_port_params_s1_agent:rdata_fifo_sink_data
	wire          cpu_p19_port_params_s1_agent_rdata_fifo_out_ready;                  // cpu_p19_port_params_s1_agent:rdata_fifo_sink_ready -> cpu_p19_port_params_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_070_src_valid;                                              // cmd_mux_070:src_valid -> cpu_p19_port_params_s1_agent:cp_valid
	wire  [131:0] cmd_mux_070_src_data;                                               // cmd_mux_070:src_data -> cpu_p19_port_params_s1_agent:cp_data
	wire          cmd_mux_070_src_ready;                                              // cpu_p19_port_params_s1_agent:cp_ready -> cmd_mux_070:src_ready
	wire   [70:0] cmd_mux_070_src_channel;                                            // cmd_mux_070:src_channel -> cpu_p19_port_params_s1_agent:cp_channel
	wire          cmd_mux_070_src_startofpacket;                                      // cmd_mux_070:src_startofpacket -> cpu_p19_port_params_s1_agent:cp_startofpacket
	wire          cmd_mux_070_src_endofpacket;                                        // cmd_mux_070:src_endofpacket -> cpu_p19_port_params_s1_agent:cp_endofpacket
	wire          intel_niosv_data_manager_agent_write_cp_valid;                      // intel_niosv_data_manager_agent:write_cp_valid -> router:sink_valid
	wire  [131:0] intel_niosv_data_manager_agent_write_cp_data;                       // intel_niosv_data_manager_agent:write_cp_data -> router:sink_data
	wire          intel_niosv_data_manager_agent_write_cp_ready;                      // router:sink_ready -> intel_niosv_data_manager_agent:write_cp_ready
	wire          intel_niosv_data_manager_agent_write_cp_startofpacket;              // intel_niosv_data_manager_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          intel_niosv_data_manager_agent_write_cp_endofpacket;                // intel_niosv_data_manager_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                   // router:src_valid -> cmd_demux:sink_valid
	wire  [131:0] router_src_data;                                                    // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                   // cmd_demux:sink_ready -> router:src_ready
	wire   [70:0] router_src_channel;                                                 // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                           // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                             // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          intel_niosv_data_manager_agent_read_cp_valid;                       // intel_niosv_data_manager_agent:read_cp_valid -> router_001:sink_valid
	wire  [131:0] intel_niosv_data_manager_agent_read_cp_data;                        // intel_niosv_data_manager_agent:read_cp_data -> router_001:sink_data
	wire          intel_niosv_data_manager_agent_read_cp_ready;                       // router_001:sink_ready -> intel_niosv_data_manager_agent:read_cp_ready
	wire          intel_niosv_data_manager_agent_read_cp_startofpacket;               // intel_niosv_data_manager_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          intel_niosv_data_manager_agent_read_cp_endofpacket;                 // intel_niosv_data_manager_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                               // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [131:0] router_001_src_data;                                                // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                               // cmd_demux_001:sink_ready -> router_001:src_ready
	wire   [70:0] router_001_src_channel;                                             // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                       // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                         // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          cpu_cmd_type_s1_agent_rp_valid;                                     // cpu_cmd_type_s1_agent:rp_valid -> router_002:sink_valid
	wire  [131:0] cpu_cmd_type_s1_agent_rp_data;                                      // cpu_cmd_type_s1_agent:rp_data -> router_002:sink_data
	wire          cpu_cmd_type_s1_agent_rp_ready;                                     // router_002:sink_ready -> cpu_cmd_type_s1_agent:rp_ready
	wire          cpu_cmd_type_s1_agent_rp_startofpacket;                             // cpu_cmd_type_s1_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          cpu_cmd_type_s1_agent_rp_endofpacket;                               // cpu_cmd_type_s1_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                               // router_002:src_valid -> rsp_demux:sink_valid
	wire  [131:0] router_002_src_data;                                                // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                               // rsp_demux:sink_ready -> router_002:src_ready
	wire   [70:0] router_002_src_channel;                                             // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                       // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                         // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          cpu_cmd_s1_agent_rp_valid;                                          // cpu_cmd_s1_agent:rp_valid -> router_003:sink_valid
	wire  [131:0] cpu_cmd_s1_agent_rp_data;                                           // cpu_cmd_s1_agent:rp_data -> router_003:sink_data
	wire          cpu_cmd_s1_agent_rp_ready;                                          // router_003:sink_ready -> cpu_cmd_s1_agent:rp_ready
	wire          cpu_cmd_s1_agent_rp_startofpacket;                                  // cpu_cmd_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          cpu_cmd_s1_agent_rp_endofpacket;                                    // cpu_cmd_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                               // router_003:src_valid -> rsp_demux_001:sink_valid
	wire  [131:0] router_003_src_data;                                                // router_003:src_data -> rsp_demux_001:sink_data
	wire          router_003_src_ready;                                               // rsp_demux_001:sink_ready -> router_003:src_ready
	wire   [70:0] router_003_src_channel;                                             // router_003:src_channel -> rsp_demux_001:sink_channel
	wire          router_003_src_startofpacket;                                       // router_003:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_003_src_endofpacket;                                         // router_003:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          cpu_wr_data_s1_agent_rp_valid;                                      // cpu_wr_data_s1_agent:rp_valid -> router_004:sink_valid
	wire  [131:0] cpu_wr_data_s1_agent_rp_data;                                       // cpu_wr_data_s1_agent:rp_data -> router_004:sink_data
	wire          cpu_wr_data_s1_agent_rp_ready;                                      // router_004:sink_ready -> cpu_wr_data_s1_agent:rp_ready
	wire          cpu_wr_data_s1_agent_rp_startofpacket;                              // cpu_wr_data_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          cpu_wr_data_s1_agent_rp_endofpacket;                                // cpu_wr_data_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                               // router_004:src_valid -> rsp_demux_002:sink_valid
	wire  [131:0] router_004_src_data;                                                // router_004:src_data -> rsp_demux_002:sink_data
	wire          router_004_src_ready;                                               // rsp_demux_002:sink_ready -> router_004:src_ready
	wire   [70:0] router_004_src_channel;                                             // router_004:src_channel -> rsp_demux_002:sink_channel
	wire          router_004_src_startofpacket;                                       // router_004:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_004_src_endofpacket;                                         // router_004:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          cpu_cmd_start_s1_agent_rp_valid;                                    // cpu_cmd_start_s1_agent:rp_valid -> router_005:sink_valid
	wire  [131:0] cpu_cmd_start_s1_agent_rp_data;                                     // cpu_cmd_start_s1_agent:rp_data -> router_005:sink_data
	wire          cpu_cmd_start_s1_agent_rp_ready;                                    // router_005:sink_ready -> cpu_cmd_start_s1_agent:rp_ready
	wire          cpu_cmd_start_s1_agent_rp_startofpacket;                            // cpu_cmd_start_s1_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          cpu_cmd_start_s1_agent_rp_endofpacket;                              // cpu_cmd_start_s1_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                               // router_005:src_valid -> rsp_demux_003:sink_valid
	wire  [131:0] router_005_src_data;                                                // router_005:src_data -> rsp_demux_003:sink_data
	wire          router_005_src_ready;                                               // rsp_demux_003:sink_ready -> router_005:src_ready
	wire   [70:0] router_005_src_channel;                                             // router_005:src_channel -> rsp_demux_003:sink_channel
	wire          router_005_src_startofpacket;                                       // router_005:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_005_src_endofpacket;                                         // router_005:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          cpu_cmd_complete_s1_agent_rp_valid;                                 // cpu_cmd_complete_s1_agent:rp_valid -> router_006:sink_valid
	wire  [131:0] cpu_cmd_complete_s1_agent_rp_data;                                  // cpu_cmd_complete_s1_agent:rp_data -> router_006:sink_data
	wire          cpu_cmd_complete_s1_agent_rp_ready;                                 // router_006:sink_ready -> cpu_cmd_complete_s1_agent:rp_ready
	wire          cpu_cmd_complete_s1_agent_rp_startofpacket;                         // cpu_cmd_complete_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          cpu_cmd_complete_s1_agent_rp_endofpacket;                           // cpu_cmd_complete_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                               // router_006:src_valid -> rsp_demux_004:sink_valid
	wire  [131:0] router_006_src_data;                                                // router_006:src_data -> rsp_demux_004:sink_data
	wire          router_006_src_ready;                                               // rsp_demux_004:sink_ready -> router_006:src_ready
	wire   [70:0] router_006_src_channel;                                             // router_006:src_channel -> rsp_demux_004:sink_channel
	wire          router_006_src_startofpacket;                                       // router_006:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_006_src_endofpacket;                                         // router_006:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          cpu_rd_data_s1_agent_rp_valid;                                      // cpu_rd_data_s1_agent:rp_valid -> router_007:sink_valid
	wire  [131:0] cpu_rd_data_s1_agent_rp_data;                                       // cpu_rd_data_s1_agent:rp_data -> router_007:sink_data
	wire          cpu_rd_data_s1_agent_rp_ready;                                      // router_007:sink_ready -> cpu_rd_data_s1_agent:rp_ready
	wire          cpu_rd_data_s1_agent_rp_startofpacket;                              // cpu_rd_data_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          cpu_rd_data_s1_agent_rp_endofpacket;                                // cpu_rd_data_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                               // router_007:src_valid -> rsp_demux_005:sink_valid
	wire  [131:0] router_007_src_data;                                                // router_007:src_data -> rsp_demux_005:sink_data
	wire          router_007_src_ready;                                               // rsp_demux_005:sink_ready -> router_007:src_ready
	wire   [70:0] router_007_src_channel;                                             // router_007:src_channel -> rsp_demux_005:sink_channel
	wire          router_007_src_startofpacket;                                       // router_007:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_007_src_endofpacket;                                         // router_007:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          dmem_s1_agent_rp_valid;                                             // dmem_s1_agent:rp_valid -> router_008:sink_valid
	wire  [131:0] dmem_s1_agent_rp_data;                                              // dmem_s1_agent:rp_data -> router_008:sink_data
	wire          dmem_s1_agent_rp_ready;                                             // router_008:sink_ready -> dmem_s1_agent:rp_ready
	wire          dmem_s1_agent_rp_startofpacket;                                     // dmem_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          dmem_s1_agent_rp_endofpacket;                                       // dmem_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                               // router_008:src_valid -> rsp_demux_006:sink_valid
	wire  [131:0] router_008_src_data;                                                // router_008:src_data -> rsp_demux_006:sink_data
	wire          router_008_src_ready;                                               // rsp_demux_006:sink_ready -> router_008:src_ready
	wire   [70:0] router_008_src_channel;                                             // router_008:src_channel -> rsp_demux_006:sink_channel
	wire          router_008_src_startofpacket;                                       // router_008:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_008_src_endofpacket;                                         // router_008:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          cpu_reconfig_avalon_anti_master_0_agent_rp_valid;                   // cpu_reconfig_avalon_anti_master_0_agent:rp_valid -> router_009:sink_valid
	wire  [131:0] cpu_reconfig_avalon_anti_master_0_agent_rp_data;                    // cpu_reconfig_avalon_anti_master_0_agent:rp_data -> router_009:sink_data
	wire          cpu_reconfig_avalon_anti_master_0_agent_rp_ready;                   // router_009:sink_ready -> cpu_reconfig_avalon_anti_master_0_agent:rp_ready
	wire          cpu_reconfig_avalon_anti_master_0_agent_rp_startofpacket;           // cpu_reconfig_avalon_anti_master_0_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          cpu_reconfig_avalon_anti_master_0_agent_rp_endofpacket;             // cpu_reconfig_avalon_anti_master_0_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                               // router_009:src_valid -> rsp_demux_007:sink_valid
	wire  [131:0] router_009_src_data;                                                // router_009:src_data -> rsp_demux_007:sink_data
	wire          router_009_src_ready;                                               // rsp_demux_007:sink_ready -> router_009:src_ready
	wire   [70:0] router_009_src_channel;                                             // router_009:src_channel -> rsp_demux_007:sink_channel
	wire          router_009_src_startofpacket;                                       // router_009:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_009_src_endofpacket;                                         // router_009:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_valid;                       // jtag_uart_0_avalon_jtag_slave_agent:rp_valid -> router_010:sink_valid
	wire  [131:0] jtag_uart_0_avalon_jtag_slave_agent_rp_data;                        // jtag_uart_0_avalon_jtag_slave_agent:rp_data -> router_010:sink_data
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_ready;                       // router_010:sink_ready -> jtag_uart_0_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket;               // jtag_uart_0_avalon_jtag_slave_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket;                 // jtag_uart_0_avalon_jtag_slave_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                               // router_010:src_valid -> rsp_demux_008:sink_valid
	wire  [131:0] router_010_src_data;                                                // router_010:src_data -> rsp_demux_008:sink_data
	wire          router_010_src_ready;                                               // rsp_demux_008:sink_ready -> router_010:src_ready
	wire   [70:0] router_010_src_channel;                                             // router_010:src_channel -> rsp_demux_008:sink_channel
	wire          router_010_src_startofpacket;                                       // router_010:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_010_src_endofpacket;                                         // router_010:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          timer_0_s1_agent_rp_valid;                                          // timer_0_s1_agent:rp_valid -> router_011:sink_valid
	wire  [131:0] timer_0_s1_agent_rp_data;                                           // timer_0_s1_agent:rp_data -> router_011:sink_data
	wire          timer_0_s1_agent_rp_ready;                                          // router_011:sink_ready -> timer_0_s1_agent:rp_ready
	wire          timer_0_s1_agent_rp_startofpacket;                                  // timer_0_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          timer_0_s1_agent_rp_endofpacket;                                    // timer_0_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                               // router_011:src_valid -> rsp_demux_009:sink_valid
	wire  [131:0] router_011_src_data;                                                // router_011:src_data -> rsp_demux_009:sink_data
	wire          router_011_src_ready;                                               // rsp_demux_009:sink_ready -> router_011:src_ready
	wire   [70:0] router_011_src_channel;                                             // router_011:src_channel -> rsp_demux_009:sink_channel
	wire          router_011_src_startofpacket;                                       // router_011:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_011_src_endofpacket;                                         // router_011:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          timer_1_s1_agent_rp_valid;                                          // timer_1_s1_agent:rp_valid -> router_012:sink_valid
	wire  [131:0] timer_1_s1_agent_rp_data;                                           // timer_1_s1_agent:rp_data -> router_012:sink_data
	wire          timer_1_s1_agent_rp_ready;                                          // router_012:sink_ready -> timer_1_s1_agent:rp_ready
	wire          timer_1_s1_agent_rp_startofpacket;                                  // timer_1_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          timer_1_s1_agent_rp_endofpacket;                                    // timer_1_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                               // router_012:src_valid -> rsp_demux_010:sink_valid
	wire  [131:0] router_012_src_data;                                                // router_012:src_data -> rsp_demux_010:sink_data
	wire          router_012_src_ready;                                               // rsp_demux_010:sink_ready -> router_012:src_ready
	wire   [70:0] router_012_src_channel;                                             // router_012:src_channel -> rsp_demux_010:sink_channel
	wire          router_012_src_startofpacket;                                       // router_012:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          router_012_src_endofpacket;                                         // router_012:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          cpu_p0_reset_pio_s1_agent_rp_valid;                                 // cpu_p0_reset_pio_s1_agent:rp_valid -> router_013:sink_valid
	wire  [131:0] cpu_p0_reset_pio_s1_agent_rp_data;                                  // cpu_p0_reset_pio_s1_agent:rp_data -> router_013:sink_data
	wire          cpu_p0_reset_pio_s1_agent_rp_ready;                                 // router_013:sink_ready -> cpu_p0_reset_pio_s1_agent:rp_ready
	wire          cpu_p0_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p0_reset_pio_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          cpu_p0_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p0_reset_pio_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                               // router_013:src_valid -> rsp_demux_011:sink_valid
	wire  [131:0] router_013_src_data;                                                // router_013:src_data -> rsp_demux_011:sink_data
	wire          router_013_src_ready;                                               // rsp_demux_011:sink_ready -> router_013:src_ready
	wire   [70:0] router_013_src_channel;                                             // router_013:src_channel -> rsp_demux_011:sink_channel
	wire          router_013_src_startofpacket;                                       // router_013:src_startofpacket -> rsp_demux_011:sink_startofpacket
	wire          router_013_src_endofpacket;                                         // router_013:src_endofpacket -> rsp_demux_011:sink_endofpacket
	wire          cpu_p0_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p0_reset_pio_ack_s1_agent:rp_valid -> router_014:sink_valid
	wire  [131:0] cpu_p0_reset_pio_ack_s1_agent_rp_data;                              // cpu_p0_reset_pio_ack_s1_agent:rp_data -> router_014:sink_data
	wire          cpu_p0_reset_pio_ack_s1_agent_rp_ready;                             // router_014:sink_ready -> cpu_p0_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p0_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p0_reset_pio_ack_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          cpu_p0_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p0_reset_pio_ack_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                               // router_014:src_valid -> rsp_demux_012:sink_valid
	wire  [131:0] router_014_src_data;                                                // router_014:src_data -> rsp_demux_012:sink_data
	wire          router_014_src_ready;                                               // rsp_demux_012:sink_ready -> router_014:src_ready
	wire   [70:0] router_014_src_channel;                                             // router_014:src_channel -> rsp_demux_012:sink_channel
	wire          router_014_src_startofpacket;                                       // router_014:src_startofpacket -> rsp_demux_012:sink_startofpacket
	wire          router_014_src_endofpacket;                                         // router_014:src_endofpacket -> rsp_demux_012:sink_endofpacket
	wire          cpu_p0_port_params_s1_agent_rp_valid;                               // cpu_p0_port_params_s1_agent:rp_valid -> router_015:sink_valid
	wire  [131:0] cpu_p0_port_params_s1_agent_rp_data;                                // cpu_p0_port_params_s1_agent:rp_data -> router_015:sink_data
	wire          cpu_p0_port_params_s1_agent_rp_ready;                               // router_015:sink_ready -> cpu_p0_port_params_s1_agent:rp_ready
	wire          cpu_p0_port_params_s1_agent_rp_startofpacket;                       // cpu_p0_port_params_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          cpu_p0_port_params_s1_agent_rp_endofpacket;                         // cpu_p0_port_params_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          router_015_src_valid;                                               // router_015:src_valid -> rsp_demux_013:sink_valid
	wire  [131:0] router_015_src_data;                                                // router_015:src_data -> rsp_demux_013:sink_data
	wire          router_015_src_ready;                                               // rsp_demux_013:sink_ready -> router_015:src_ready
	wire   [70:0] router_015_src_channel;                                             // router_015:src_channel -> rsp_demux_013:sink_channel
	wire          router_015_src_startofpacket;                                       // router_015:src_startofpacket -> rsp_demux_013:sink_startofpacket
	wire          router_015_src_endofpacket;                                         // router_015:src_endofpacket -> rsp_demux_013:sink_endofpacket
	wire          cpu_p1_reset_pio_s1_agent_rp_valid;                                 // cpu_p1_reset_pio_s1_agent:rp_valid -> router_016:sink_valid
	wire  [131:0] cpu_p1_reset_pio_s1_agent_rp_data;                                  // cpu_p1_reset_pio_s1_agent:rp_data -> router_016:sink_data
	wire          cpu_p1_reset_pio_s1_agent_rp_ready;                                 // router_016:sink_ready -> cpu_p1_reset_pio_s1_agent:rp_ready
	wire          cpu_p1_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p1_reset_pio_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire          cpu_p1_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p1_reset_pio_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire          router_016_src_valid;                                               // router_016:src_valid -> rsp_demux_014:sink_valid
	wire  [131:0] router_016_src_data;                                                // router_016:src_data -> rsp_demux_014:sink_data
	wire          router_016_src_ready;                                               // rsp_demux_014:sink_ready -> router_016:src_ready
	wire   [70:0] router_016_src_channel;                                             // router_016:src_channel -> rsp_demux_014:sink_channel
	wire          router_016_src_startofpacket;                                       // router_016:src_startofpacket -> rsp_demux_014:sink_startofpacket
	wire          router_016_src_endofpacket;                                         // router_016:src_endofpacket -> rsp_demux_014:sink_endofpacket
	wire          cpu_p1_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p1_reset_pio_ack_s1_agent:rp_valid -> router_017:sink_valid
	wire  [131:0] cpu_p1_reset_pio_ack_s1_agent_rp_data;                              // cpu_p1_reset_pio_ack_s1_agent:rp_data -> router_017:sink_data
	wire          cpu_p1_reset_pio_ack_s1_agent_rp_ready;                             // router_017:sink_ready -> cpu_p1_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p1_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p1_reset_pio_ack_s1_agent:rp_startofpacket -> router_017:sink_startofpacket
	wire          cpu_p1_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p1_reset_pio_ack_s1_agent:rp_endofpacket -> router_017:sink_endofpacket
	wire          router_017_src_valid;                                               // router_017:src_valid -> rsp_demux_015:sink_valid
	wire  [131:0] router_017_src_data;                                                // router_017:src_data -> rsp_demux_015:sink_data
	wire          router_017_src_ready;                                               // rsp_demux_015:sink_ready -> router_017:src_ready
	wire   [70:0] router_017_src_channel;                                             // router_017:src_channel -> rsp_demux_015:sink_channel
	wire          router_017_src_startofpacket;                                       // router_017:src_startofpacket -> rsp_demux_015:sink_startofpacket
	wire          router_017_src_endofpacket;                                         // router_017:src_endofpacket -> rsp_demux_015:sink_endofpacket
	wire          cpu_p1_port_params_s1_agent_rp_valid;                               // cpu_p1_port_params_s1_agent:rp_valid -> router_018:sink_valid
	wire  [131:0] cpu_p1_port_params_s1_agent_rp_data;                                // cpu_p1_port_params_s1_agent:rp_data -> router_018:sink_data
	wire          cpu_p1_port_params_s1_agent_rp_ready;                               // router_018:sink_ready -> cpu_p1_port_params_s1_agent:rp_ready
	wire          cpu_p1_port_params_s1_agent_rp_startofpacket;                       // cpu_p1_port_params_s1_agent:rp_startofpacket -> router_018:sink_startofpacket
	wire          cpu_p1_port_params_s1_agent_rp_endofpacket;                         // cpu_p1_port_params_s1_agent:rp_endofpacket -> router_018:sink_endofpacket
	wire          router_018_src_valid;                                               // router_018:src_valid -> rsp_demux_016:sink_valid
	wire  [131:0] router_018_src_data;                                                // router_018:src_data -> rsp_demux_016:sink_data
	wire          router_018_src_ready;                                               // rsp_demux_016:sink_ready -> router_018:src_ready
	wire   [70:0] router_018_src_channel;                                             // router_018:src_channel -> rsp_demux_016:sink_channel
	wire          router_018_src_startofpacket;                                       // router_018:src_startofpacket -> rsp_demux_016:sink_startofpacket
	wire          router_018_src_endofpacket;                                         // router_018:src_endofpacket -> rsp_demux_016:sink_endofpacket
	wire          cpu_p2_reset_pio_s1_agent_rp_valid;                                 // cpu_p2_reset_pio_s1_agent:rp_valid -> router_019:sink_valid
	wire  [131:0] cpu_p2_reset_pio_s1_agent_rp_data;                                  // cpu_p2_reset_pio_s1_agent:rp_data -> router_019:sink_data
	wire          cpu_p2_reset_pio_s1_agent_rp_ready;                                 // router_019:sink_ready -> cpu_p2_reset_pio_s1_agent:rp_ready
	wire          cpu_p2_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p2_reset_pio_s1_agent:rp_startofpacket -> router_019:sink_startofpacket
	wire          cpu_p2_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p2_reset_pio_s1_agent:rp_endofpacket -> router_019:sink_endofpacket
	wire          router_019_src_valid;                                               // router_019:src_valid -> rsp_demux_017:sink_valid
	wire  [131:0] router_019_src_data;                                                // router_019:src_data -> rsp_demux_017:sink_data
	wire          router_019_src_ready;                                               // rsp_demux_017:sink_ready -> router_019:src_ready
	wire   [70:0] router_019_src_channel;                                             // router_019:src_channel -> rsp_demux_017:sink_channel
	wire          router_019_src_startofpacket;                                       // router_019:src_startofpacket -> rsp_demux_017:sink_startofpacket
	wire          router_019_src_endofpacket;                                         // router_019:src_endofpacket -> rsp_demux_017:sink_endofpacket
	wire          cpu_p2_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p2_reset_pio_ack_s1_agent:rp_valid -> router_020:sink_valid
	wire  [131:0] cpu_p2_reset_pio_ack_s1_agent_rp_data;                              // cpu_p2_reset_pio_ack_s1_agent:rp_data -> router_020:sink_data
	wire          cpu_p2_reset_pio_ack_s1_agent_rp_ready;                             // router_020:sink_ready -> cpu_p2_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p2_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p2_reset_pio_ack_s1_agent:rp_startofpacket -> router_020:sink_startofpacket
	wire          cpu_p2_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p2_reset_pio_ack_s1_agent:rp_endofpacket -> router_020:sink_endofpacket
	wire          router_020_src_valid;                                               // router_020:src_valid -> rsp_demux_018:sink_valid
	wire  [131:0] router_020_src_data;                                                // router_020:src_data -> rsp_demux_018:sink_data
	wire          router_020_src_ready;                                               // rsp_demux_018:sink_ready -> router_020:src_ready
	wire   [70:0] router_020_src_channel;                                             // router_020:src_channel -> rsp_demux_018:sink_channel
	wire          router_020_src_startofpacket;                                       // router_020:src_startofpacket -> rsp_demux_018:sink_startofpacket
	wire          router_020_src_endofpacket;                                         // router_020:src_endofpacket -> rsp_demux_018:sink_endofpacket
	wire          cpu_p2_port_params_s1_agent_rp_valid;                               // cpu_p2_port_params_s1_agent:rp_valid -> router_021:sink_valid
	wire  [131:0] cpu_p2_port_params_s1_agent_rp_data;                                // cpu_p2_port_params_s1_agent:rp_data -> router_021:sink_data
	wire          cpu_p2_port_params_s1_agent_rp_ready;                               // router_021:sink_ready -> cpu_p2_port_params_s1_agent:rp_ready
	wire          cpu_p2_port_params_s1_agent_rp_startofpacket;                       // cpu_p2_port_params_s1_agent:rp_startofpacket -> router_021:sink_startofpacket
	wire          cpu_p2_port_params_s1_agent_rp_endofpacket;                         // cpu_p2_port_params_s1_agent:rp_endofpacket -> router_021:sink_endofpacket
	wire          router_021_src_valid;                                               // router_021:src_valid -> rsp_demux_019:sink_valid
	wire  [131:0] router_021_src_data;                                                // router_021:src_data -> rsp_demux_019:sink_data
	wire          router_021_src_ready;                                               // rsp_demux_019:sink_ready -> router_021:src_ready
	wire   [70:0] router_021_src_channel;                                             // router_021:src_channel -> rsp_demux_019:sink_channel
	wire          router_021_src_startofpacket;                                       // router_021:src_startofpacket -> rsp_demux_019:sink_startofpacket
	wire          router_021_src_endofpacket;                                         // router_021:src_endofpacket -> rsp_demux_019:sink_endofpacket
	wire          cpu_p3_reset_pio_s1_agent_rp_valid;                                 // cpu_p3_reset_pio_s1_agent:rp_valid -> router_022:sink_valid
	wire  [131:0] cpu_p3_reset_pio_s1_agent_rp_data;                                  // cpu_p3_reset_pio_s1_agent:rp_data -> router_022:sink_data
	wire          cpu_p3_reset_pio_s1_agent_rp_ready;                                 // router_022:sink_ready -> cpu_p3_reset_pio_s1_agent:rp_ready
	wire          cpu_p3_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p3_reset_pio_s1_agent:rp_startofpacket -> router_022:sink_startofpacket
	wire          cpu_p3_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p3_reset_pio_s1_agent:rp_endofpacket -> router_022:sink_endofpacket
	wire          router_022_src_valid;                                               // router_022:src_valid -> rsp_demux_020:sink_valid
	wire  [131:0] router_022_src_data;                                                // router_022:src_data -> rsp_demux_020:sink_data
	wire          router_022_src_ready;                                               // rsp_demux_020:sink_ready -> router_022:src_ready
	wire   [70:0] router_022_src_channel;                                             // router_022:src_channel -> rsp_demux_020:sink_channel
	wire          router_022_src_startofpacket;                                       // router_022:src_startofpacket -> rsp_demux_020:sink_startofpacket
	wire          router_022_src_endofpacket;                                         // router_022:src_endofpacket -> rsp_demux_020:sink_endofpacket
	wire          cpu_p3_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p3_reset_pio_ack_s1_agent:rp_valid -> router_023:sink_valid
	wire  [131:0] cpu_p3_reset_pio_ack_s1_agent_rp_data;                              // cpu_p3_reset_pio_ack_s1_agent:rp_data -> router_023:sink_data
	wire          cpu_p3_reset_pio_ack_s1_agent_rp_ready;                             // router_023:sink_ready -> cpu_p3_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p3_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p3_reset_pio_ack_s1_agent:rp_startofpacket -> router_023:sink_startofpacket
	wire          cpu_p3_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p3_reset_pio_ack_s1_agent:rp_endofpacket -> router_023:sink_endofpacket
	wire          router_023_src_valid;                                               // router_023:src_valid -> rsp_demux_021:sink_valid
	wire  [131:0] router_023_src_data;                                                // router_023:src_data -> rsp_demux_021:sink_data
	wire          router_023_src_ready;                                               // rsp_demux_021:sink_ready -> router_023:src_ready
	wire   [70:0] router_023_src_channel;                                             // router_023:src_channel -> rsp_demux_021:sink_channel
	wire          router_023_src_startofpacket;                                       // router_023:src_startofpacket -> rsp_demux_021:sink_startofpacket
	wire          router_023_src_endofpacket;                                         // router_023:src_endofpacket -> rsp_demux_021:sink_endofpacket
	wire          cpu_p3_port_params_s1_agent_rp_valid;                               // cpu_p3_port_params_s1_agent:rp_valid -> router_024:sink_valid
	wire  [131:0] cpu_p3_port_params_s1_agent_rp_data;                                // cpu_p3_port_params_s1_agent:rp_data -> router_024:sink_data
	wire          cpu_p3_port_params_s1_agent_rp_ready;                               // router_024:sink_ready -> cpu_p3_port_params_s1_agent:rp_ready
	wire          cpu_p3_port_params_s1_agent_rp_startofpacket;                       // cpu_p3_port_params_s1_agent:rp_startofpacket -> router_024:sink_startofpacket
	wire          cpu_p3_port_params_s1_agent_rp_endofpacket;                         // cpu_p3_port_params_s1_agent:rp_endofpacket -> router_024:sink_endofpacket
	wire          router_024_src_valid;                                               // router_024:src_valid -> rsp_demux_022:sink_valid
	wire  [131:0] router_024_src_data;                                                // router_024:src_data -> rsp_demux_022:sink_data
	wire          router_024_src_ready;                                               // rsp_demux_022:sink_ready -> router_024:src_ready
	wire   [70:0] router_024_src_channel;                                             // router_024:src_channel -> rsp_demux_022:sink_channel
	wire          router_024_src_startofpacket;                                       // router_024:src_startofpacket -> rsp_demux_022:sink_startofpacket
	wire          router_024_src_endofpacket;                                         // router_024:src_endofpacket -> rsp_demux_022:sink_endofpacket
	wire          cpu_p4_reset_pio_s1_agent_rp_valid;                                 // cpu_p4_reset_pio_s1_agent:rp_valid -> router_025:sink_valid
	wire  [131:0] cpu_p4_reset_pio_s1_agent_rp_data;                                  // cpu_p4_reset_pio_s1_agent:rp_data -> router_025:sink_data
	wire          cpu_p4_reset_pio_s1_agent_rp_ready;                                 // router_025:sink_ready -> cpu_p4_reset_pio_s1_agent:rp_ready
	wire          cpu_p4_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p4_reset_pio_s1_agent:rp_startofpacket -> router_025:sink_startofpacket
	wire          cpu_p4_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p4_reset_pio_s1_agent:rp_endofpacket -> router_025:sink_endofpacket
	wire          router_025_src_valid;                                               // router_025:src_valid -> rsp_demux_023:sink_valid
	wire  [131:0] router_025_src_data;                                                // router_025:src_data -> rsp_demux_023:sink_data
	wire          router_025_src_ready;                                               // rsp_demux_023:sink_ready -> router_025:src_ready
	wire   [70:0] router_025_src_channel;                                             // router_025:src_channel -> rsp_demux_023:sink_channel
	wire          router_025_src_startofpacket;                                       // router_025:src_startofpacket -> rsp_demux_023:sink_startofpacket
	wire          router_025_src_endofpacket;                                         // router_025:src_endofpacket -> rsp_demux_023:sink_endofpacket
	wire          cpu_p4_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p4_reset_pio_ack_s1_agent:rp_valid -> router_026:sink_valid
	wire  [131:0] cpu_p4_reset_pio_ack_s1_agent_rp_data;                              // cpu_p4_reset_pio_ack_s1_agent:rp_data -> router_026:sink_data
	wire          cpu_p4_reset_pio_ack_s1_agent_rp_ready;                             // router_026:sink_ready -> cpu_p4_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p4_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p4_reset_pio_ack_s1_agent:rp_startofpacket -> router_026:sink_startofpacket
	wire          cpu_p4_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p4_reset_pio_ack_s1_agent:rp_endofpacket -> router_026:sink_endofpacket
	wire          router_026_src_valid;                                               // router_026:src_valid -> rsp_demux_024:sink_valid
	wire  [131:0] router_026_src_data;                                                // router_026:src_data -> rsp_demux_024:sink_data
	wire          router_026_src_ready;                                               // rsp_demux_024:sink_ready -> router_026:src_ready
	wire   [70:0] router_026_src_channel;                                             // router_026:src_channel -> rsp_demux_024:sink_channel
	wire          router_026_src_startofpacket;                                       // router_026:src_startofpacket -> rsp_demux_024:sink_startofpacket
	wire          router_026_src_endofpacket;                                         // router_026:src_endofpacket -> rsp_demux_024:sink_endofpacket
	wire          cpu_p4_port_params_s1_agent_rp_valid;                               // cpu_p4_port_params_s1_agent:rp_valid -> router_027:sink_valid
	wire  [131:0] cpu_p4_port_params_s1_agent_rp_data;                                // cpu_p4_port_params_s1_agent:rp_data -> router_027:sink_data
	wire          cpu_p4_port_params_s1_agent_rp_ready;                               // router_027:sink_ready -> cpu_p4_port_params_s1_agent:rp_ready
	wire          cpu_p4_port_params_s1_agent_rp_startofpacket;                       // cpu_p4_port_params_s1_agent:rp_startofpacket -> router_027:sink_startofpacket
	wire          cpu_p4_port_params_s1_agent_rp_endofpacket;                         // cpu_p4_port_params_s1_agent:rp_endofpacket -> router_027:sink_endofpacket
	wire          router_027_src_valid;                                               // router_027:src_valid -> rsp_demux_025:sink_valid
	wire  [131:0] router_027_src_data;                                                // router_027:src_data -> rsp_demux_025:sink_data
	wire          router_027_src_ready;                                               // rsp_demux_025:sink_ready -> router_027:src_ready
	wire   [70:0] router_027_src_channel;                                             // router_027:src_channel -> rsp_demux_025:sink_channel
	wire          router_027_src_startofpacket;                                       // router_027:src_startofpacket -> rsp_demux_025:sink_startofpacket
	wire          router_027_src_endofpacket;                                         // router_027:src_endofpacket -> rsp_demux_025:sink_endofpacket
	wire          cpu_p5_reset_pio_s1_agent_rp_valid;                                 // cpu_p5_reset_pio_s1_agent:rp_valid -> router_028:sink_valid
	wire  [131:0] cpu_p5_reset_pio_s1_agent_rp_data;                                  // cpu_p5_reset_pio_s1_agent:rp_data -> router_028:sink_data
	wire          cpu_p5_reset_pio_s1_agent_rp_ready;                                 // router_028:sink_ready -> cpu_p5_reset_pio_s1_agent:rp_ready
	wire          cpu_p5_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p5_reset_pio_s1_agent:rp_startofpacket -> router_028:sink_startofpacket
	wire          cpu_p5_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p5_reset_pio_s1_agent:rp_endofpacket -> router_028:sink_endofpacket
	wire          router_028_src_valid;                                               // router_028:src_valid -> rsp_demux_026:sink_valid
	wire  [131:0] router_028_src_data;                                                // router_028:src_data -> rsp_demux_026:sink_data
	wire          router_028_src_ready;                                               // rsp_demux_026:sink_ready -> router_028:src_ready
	wire   [70:0] router_028_src_channel;                                             // router_028:src_channel -> rsp_demux_026:sink_channel
	wire          router_028_src_startofpacket;                                       // router_028:src_startofpacket -> rsp_demux_026:sink_startofpacket
	wire          router_028_src_endofpacket;                                         // router_028:src_endofpacket -> rsp_demux_026:sink_endofpacket
	wire          cpu_p5_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p5_reset_pio_ack_s1_agent:rp_valid -> router_029:sink_valid
	wire  [131:0] cpu_p5_reset_pio_ack_s1_agent_rp_data;                              // cpu_p5_reset_pio_ack_s1_agent:rp_data -> router_029:sink_data
	wire          cpu_p5_reset_pio_ack_s1_agent_rp_ready;                             // router_029:sink_ready -> cpu_p5_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p5_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p5_reset_pio_ack_s1_agent:rp_startofpacket -> router_029:sink_startofpacket
	wire          cpu_p5_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p5_reset_pio_ack_s1_agent:rp_endofpacket -> router_029:sink_endofpacket
	wire          router_029_src_valid;                                               // router_029:src_valid -> rsp_demux_027:sink_valid
	wire  [131:0] router_029_src_data;                                                // router_029:src_data -> rsp_demux_027:sink_data
	wire          router_029_src_ready;                                               // rsp_demux_027:sink_ready -> router_029:src_ready
	wire   [70:0] router_029_src_channel;                                             // router_029:src_channel -> rsp_demux_027:sink_channel
	wire          router_029_src_startofpacket;                                       // router_029:src_startofpacket -> rsp_demux_027:sink_startofpacket
	wire          router_029_src_endofpacket;                                         // router_029:src_endofpacket -> rsp_demux_027:sink_endofpacket
	wire          cpu_p5_port_params_s1_agent_rp_valid;                               // cpu_p5_port_params_s1_agent:rp_valid -> router_030:sink_valid
	wire  [131:0] cpu_p5_port_params_s1_agent_rp_data;                                // cpu_p5_port_params_s1_agent:rp_data -> router_030:sink_data
	wire          cpu_p5_port_params_s1_agent_rp_ready;                               // router_030:sink_ready -> cpu_p5_port_params_s1_agent:rp_ready
	wire          cpu_p5_port_params_s1_agent_rp_startofpacket;                       // cpu_p5_port_params_s1_agent:rp_startofpacket -> router_030:sink_startofpacket
	wire          cpu_p5_port_params_s1_agent_rp_endofpacket;                         // cpu_p5_port_params_s1_agent:rp_endofpacket -> router_030:sink_endofpacket
	wire          router_030_src_valid;                                               // router_030:src_valid -> rsp_demux_028:sink_valid
	wire  [131:0] router_030_src_data;                                                // router_030:src_data -> rsp_demux_028:sink_data
	wire          router_030_src_ready;                                               // rsp_demux_028:sink_ready -> router_030:src_ready
	wire   [70:0] router_030_src_channel;                                             // router_030:src_channel -> rsp_demux_028:sink_channel
	wire          router_030_src_startofpacket;                                       // router_030:src_startofpacket -> rsp_demux_028:sink_startofpacket
	wire          router_030_src_endofpacket;                                         // router_030:src_endofpacket -> rsp_demux_028:sink_endofpacket
	wire          cpu_p6_reset_pio_s1_agent_rp_valid;                                 // cpu_p6_reset_pio_s1_agent:rp_valid -> router_031:sink_valid
	wire  [131:0] cpu_p6_reset_pio_s1_agent_rp_data;                                  // cpu_p6_reset_pio_s1_agent:rp_data -> router_031:sink_data
	wire          cpu_p6_reset_pio_s1_agent_rp_ready;                                 // router_031:sink_ready -> cpu_p6_reset_pio_s1_agent:rp_ready
	wire          cpu_p6_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p6_reset_pio_s1_agent:rp_startofpacket -> router_031:sink_startofpacket
	wire          cpu_p6_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p6_reset_pio_s1_agent:rp_endofpacket -> router_031:sink_endofpacket
	wire          router_031_src_valid;                                               // router_031:src_valid -> rsp_demux_029:sink_valid
	wire  [131:0] router_031_src_data;                                                // router_031:src_data -> rsp_demux_029:sink_data
	wire          router_031_src_ready;                                               // rsp_demux_029:sink_ready -> router_031:src_ready
	wire   [70:0] router_031_src_channel;                                             // router_031:src_channel -> rsp_demux_029:sink_channel
	wire          router_031_src_startofpacket;                                       // router_031:src_startofpacket -> rsp_demux_029:sink_startofpacket
	wire          router_031_src_endofpacket;                                         // router_031:src_endofpacket -> rsp_demux_029:sink_endofpacket
	wire          cpu_p6_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p6_reset_pio_ack_s1_agent:rp_valid -> router_032:sink_valid
	wire  [131:0] cpu_p6_reset_pio_ack_s1_agent_rp_data;                              // cpu_p6_reset_pio_ack_s1_agent:rp_data -> router_032:sink_data
	wire          cpu_p6_reset_pio_ack_s1_agent_rp_ready;                             // router_032:sink_ready -> cpu_p6_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p6_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p6_reset_pio_ack_s1_agent:rp_startofpacket -> router_032:sink_startofpacket
	wire          cpu_p6_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p6_reset_pio_ack_s1_agent:rp_endofpacket -> router_032:sink_endofpacket
	wire          router_032_src_valid;                                               // router_032:src_valid -> rsp_demux_030:sink_valid
	wire  [131:0] router_032_src_data;                                                // router_032:src_data -> rsp_demux_030:sink_data
	wire          router_032_src_ready;                                               // rsp_demux_030:sink_ready -> router_032:src_ready
	wire   [70:0] router_032_src_channel;                                             // router_032:src_channel -> rsp_demux_030:sink_channel
	wire          router_032_src_startofpacket;                                       // router_032:src_startofpacket -> rsp_demux_030:sink_startofpacket
	wire          router_032_src_endofpacket;                                         // router_032:src_endofpacket -> rsp_demux_030:sink_endofpacket
	wire          cpu_p6_port_params_s1_agent_rp_valid;                               // cpu_p6_port_params_s1_agent:rp_valid -> router_033:sink_valid
	wire  [131:0] cpu_p6_port_params_s1_agent_rp_data;                                // cpu_p6_port_params_s1_agent:rp_data -> router_033:sink_data
	wire          cpu_p6_port_params_s1_agent_rp_ready;                               // router_033:sink_ready -> cpu_p6_port_params_s1_agent:rp_ready
	wire          cpu_p6_port_params_s1_agent_rp_startofpacket;                       // cpu_p6_port_params_s1_agent:rp_startofpacket -> router_033:sink_startofpacket
	wire          cpu_p6_port_params_s1_agent_rp_endofpacket;                         // cpu_p6_port_params_s1_agent:rp_endofpacket -> router_033:sink_endofpacket
	wire          router_033_src_valid;                                               // router_033:src_valid -> rsp_demux_031:sink_valid
	wire  [131:0] router_033_src_data;                                                // router_033:src_data -> rsp_demux_031:sink_data
	wire          router_033_src_ready;                                               // rsp_demux_031:sink_ready -> router_033:src_ready
	wire   [70:0] router_033_src_channel;                                             // router_033:src_channel -> rsp_demux_031:sink_channel
	wire          router_033_src_startofpacket;                                       // router_033:src_startofpacket -> rsp_demux_031:sink_startofpacket
	wire          router_033_src_endofpacket;                                         // router_033:src_endofpacket -> rsp_demux_031:sink_endofpacket
	wire          cpu_p7_reset_pio_s1_agent_rp_valid;                                 // cpu_p7_reset_pio_s1_agent:rp_valid -> router_034:sink_valid
	wire  [131:0] cpu_p7_reset_pio_s1_agent_rp_data;                                  // cpu_p7_reset_pio_s1_agent:rp_data -> router_034:sink_data
	wire          cpu_p7_reset_pio_s1_agent_rp_ready;                                 // router_034:sink_ready -> cpu_p7_reset_pio_s1_agent:rp_ready
	wire          cpu_p7_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p7_reset_pio_s1_agent:rp_startofpacket -> router_034:sink_startofpacket
	wire          cpu_p7_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p7_reset_pio_s1_agent:rp_endofpacket -> router_034:sink_endofpacket
	wire          router_034_src_valid;                                               // router_034:src_valid -> rsp_demux_032:sink_valid
	wire  [131:0] router_034_src_data;                                                // router_034:src_data -> rsp_demux_032:sink_data
	wire          router_034_src_ready;                                               // rsp_demux_032:sink_ready -> router_034:src_ready
	wire   [70:0] router_034_src_channel;                                             // router_034:src_channel -> rsp_demux_032:sink_channel
	wire          router_034_src_startofpacket;                                       // router_034:src_startofpacket -> rsp_demux_032:sink_startofpacket
	wire          router_034_src_endofpacket;                                         // router_034:src_endofpacket -> rsp_demux_032:sink_endofpacket
	wire          cpu_p7_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p7_reset_pio_ack_s1_agent:rp_valid -> router_035:sink_valid
	wire  [131:0] cpu_p7_reset_pio_ack_s1_agent_rp_data;                              // cpu_p7_reset_pio_ack_s1_agent:rp_data -> router_035:sink_data
	wire          cpu_p7_reset_pio_ack_s1_agent_rp_ready;                             // router_035:sink_ready -> cpu_p7_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p7_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p7_reset_pio_ack_s1_agent:rp_startofpacket -> router_035:sink_startofpacket
	wire          cpu_p7_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p7_reset_pio_ack_s1_agent:rp_endofpacket -> router_035:sink_endofpacket
	wire          router_035_src_valid;                                               // router_035:src_valid -> rsp_demux_033:sink_valid
	wire  [131:0] router_035_src_data;                                                // router_035:src_data -> rsp_demux_033:sink_data
	wire          router_035_src_ready;                                               // rsp_demux_033:sink_ready -> router_035:src_ready
	wire   [70:0] router_035_src_channel;                                             // router_035:src_channel -> rsp_demux_033:sink_channel
	wire          router_035_src_startofpacket;                                       // router_035:src_startofpacket -> rsp_demux_033:sink_startofpacket
	wire          router_035_src_endofpacket;                                         // router_035:src_endofpacket -> rsp_demux_033:sink_endofpacket
	wire          cpu_p7_port_params_s1_agent_rp_valid;                               // cpu_p7_port_params_s1_agent:rp_valid -> router_036:sink_valid
	wire  [131:0] cpu_p7_port_params_s1_agent_rp_data;                                // cpu_p7_port_params_s1_agent:rp_data -> router_036:sink_data
	wire          cpu_p7_port_params_s1_agent_rp_ready;                               // router_036:sink_ready -> cpu_p7_port_params_s1_agent:rp_ready
	wire          cpu_p7_port_params_s1_agent_rp_startofpacket;                       // cpu_p7_port_params_s1_agent:rp_startofpacket -> router_036:sink_startofpacket
	wire          cpu_p7_port_params_s1_agent_rp_endofpacket;                         // cpu_p7_port_params_s1_agent:rp_endofpacket -> router_036:sink_endofpacket
	wire          router_036_src_valid;                                               // router_036:src_valid -> rsp_demux_034:sink_valid
	wire  [131:0] router_036_src_data;                                                // router_036:src_data -> rsp_demux_034:sink_data
	wire          router_036_src_ready;                                               // rsp_demux_034:sink_ready -> router_036:src_ready
	wire   [70:0] router_036_src_channel;                                             // router_036:src_channel -> rsp_demux_034:sink_channel
	wire          router_036_src_startofpacket;                                       // router_036:src_startofpacket -> rsp_demux_034:sink_startofpacket
	wire          router_036_src_endofpacket;                                         // router_036:src_endofpacket -> rsp_demux_034:sink_endofpacket
	wire          cpu_p8_reset_pio_s1_agent_rp_valid;                                 // cpu_p8_reset_pio_s1_agent:rp_valid -> router_037:sink_valid
	wire  [131:0] cpu_p8_reset_pio_s1_agent_rp_data;                                  // cpu_p8_reset_pio_s1_agent:rp_data -> router_037:sink_data
	wire          cpu_p8_reset_pio_s1_agent_rp_ready;                                 // router_037:sink_ready -> cpu_p8_reset_pio_s1_agent:rp_ready
	wire          cpu_p8_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p8_reset_pio_s1_agent:rp_startofpacket -> router_037:sink_startofpacket
	wire          cpu_p8_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p8_reset_pio_s1_agent:rp_endofpacket -> router_037:sink_endofpacket
	wire          router_037_src_valid;                                               // router_037:src_valid -> rsp_demux_035:sink_valid
	wire  [131:0] router_037_src_data;                                                // router_037:src_data -> rsp_demux_035:sink_data
	wire          router_037_src_ready;                                               // rsp_demux_035:sink_ready -> router_037:src_ready
	wire   [70:0] router_037_src_channel;                                             // router_037:src_channel -> rsp_demux_035:sink_channel
	wire          router_037_src_startofpacket;                                       // router_037:src_startofpacket -> rsp_demux_035:sink_startofpacket
	wire          router_037_src_endofpacket;                                         // router_037:src_endofpacket -> rsp_demux_035:sink_endofpacket
	wire          cpu_p8_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p8_reset_pio_ack_s1_agent:rp_valid -> router_038:sink_valid
	wire  [131:0] cpu_p8_reset_pio_ack_s1_agent_rp_data;                              // cpu_p8_reset_pio_ack_s1_agent:rp_data -> router_038:sink_data
	wire          cpu_p8_reset_pio_ack_s1_agent_rp_ready;                             // router_038:sink_ready -> cpu_p8_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p8_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p8_reset_pio_ack_s1_agent:rp_startofpacket -> router_038:sink_startofpacket
	wire          cpu_p8_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p8_reset_pio_ack_s1_agent:rp_endofpacket -> router_038:sink_endofpacket
	wire          router_038_src_valid;                                               // router_038:src_valid -> rsp_demux_036:sink_valid
	wire  [131:0] router_038_src_data;                                                // router_038:src_data -> rsp_demux_036:sink_data
	wire          router_038_src_ready;                                               // rsp_demux_036:sink_ready -> router_038:src_ready
	wire   [70:0] router_038_src_channel;                                             // router_038:src_channel -> rsp_demux_036:sink_channel
	wire          router_038_src_startofpacket;                                       // router_038:src_startofpacket -> rsp_demux_036:sink_startofpacket
	wire          router_038_src_endofpacket;                                         // router_038:src_endofpacket -> rsp_demux_036:sink_endofpacket
	wire          cpu_p8_port_params_s1_agent_rp_valid;                               // cpu_p8_port_params_s1_agent:rp_valid -> router_039:sink_valid
	wire  [131:0] cpu_p8_port_params_s1_agent_rp_data;                                // cpu_p8_port_params_s1_agent:rp_data -> router_039:sink_data
	wire          cpu_p8_port_params_s1_agent_rp_ready;                               // router_039:sink_ready -> cpu_p8_port_params_s1_agent:rp_ready
	wire          cpu_p8_port_params_s1_agent_rp_startofpacket;                       // cpu_p8_port_params_s1_agent:rp_startofpacket -> router_039:sink_startofpacket
	wire          cpu_p8_port_params_s1_agent_rp_endofpacket;                         // cpu_p8_port_params_s1_agent:rp_endofpacket -> router_039:sink_endofpacket
	wire          router_039_src_valid;                                               // router_039:src_valid -> rsp_demux_037:sink_valid
	wire  [131:0] router_039_src_data;                                                // router_039:src_data -> rsp_demux_037:sink_data
	wire          router_039_src_ready;                                               // rsp_demux_037:sink_ready -> router_039:src_ready
	wire   [70:0] router_039_src_channel;                                             // router_039:src_channel -> rsp_demux_037:sink_channel
	wire          router_039_src_startofpacket;                                       // router_039:src_startofpacket -> rsp_demux_037:sink_startofpacket
	wire          router_039_src_endofpacket;                                         // router_039:src_endofpacket -> rsp_demux_037:sink_endofpacket
	wire          cpu_p9_reset_pio_s1_agent_rp_valid;                                 // cpu_p9_reset_pio_s1_agent:rp_valid -> router_040:sink_valid
	wire  [131:0] cpu_p9_reset_pio_s1_agent_rp_data;                                  // cpu_p9_reset_pio_s1_agent:rp_data -> router_040:sink_data
	wire          cpu_p9_reset_pio_s1_agent_rp_ready;                                 // router_040:sink_ready -> cpu_p9_reset_pio_s1_agent:rp_ready
	wire          cpu_p9_reset_pio_s1_agent_rp_startofpacket;                         // cpu_p9_reset_pio_s1_agent:rp_startofpacket -> router_040:sink_startofpacket
	wire          cpu_p9_reset_pio_s1_agent_rp_endofpacket;                           // cpu_p9_reset_pio_s1_agent:rp_endofpacket -> router_040:sink_endofpacket
	wire          router_040_src_valid;                                               // router_040:src_valid -> rsp_demux_038:sink_valid
	wire  [131:0] router_040_src_data;                                                // router_040:src_data -> rsp_demux_038:sink_data
	wire          router_040_src_ready;                                               // rsp_demux_038:sink_ready -> router_040:src_ready
	wire   [70:0] router_040_src_channel;                                             // router_040:src_channel -> rsp_demux_038:sink_channel
	wire          router_040_src_startofpacket;                                       // router_040:src_startofpacket -> rsp_demux_038:sink_startofpacket
	wire          router_040_src_endofpacket;                                         // router_040:src_endofpacket -> rsp_demux_038:sink_endofpacket
	wire          cpu_p9_reset_pio_ack_s1_agent_rp_valid;                             // cpu_p9_reset_pio_ack_s1_agent:rp_valid -> router_041:sink_valid
	wire  [131:0] cpu_p9_reset_pio_ack_s1_agent_rp_data;                              // cpu_p9_reset_pio_ack_s1_agent:rp_data -> router_041:sink_data
	wire          cpu_p9_reset_pio_ack_s1_agent_rp_ready;                             // router_041:sink_ready -> cpu_p9_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p9_reset_pio_ack_s1_agent_rp_startofpacket;                     // cpu_p9_reset_pio_ack_s1_agent:rp_startofpacket -> router_041:sink_startofpacket
	wire          cpu_p9_reset_pio_ack_s1_agent_rp_endofpacket;                       // cpu_p9_reset_pio_ack_s1_agent:rp_endofpacket -> router_041:sink_endofpacket
	wire          router_041_src_valid;                                               // router_041:src_valid -> rsp_demux_039:sink_valid
	wire  [131:0] router_041_src_data;                                                // router_041:src_data -> rsp_demux_039:sink_data
	wire          router_041_src_ready;                                               // rsp_demux_039:sink_ready -> router_041:src_ready
	wire   [70:0] router_041_src_channel;                                             // router_041:src_channel -> rsp_demux_039:sink_channel
	wire          router_041_src_startofpacket;                                       // router_041:src_startofpacket -> rsp_demux_039:sink_startofpacket
	wire          router_041_src_endofpacket;                                         // router_041:src_endofpacket -> rsp_demux_039:sink_endofpacket
	wire          cpu_p9_port_params_s1_agent_rp_valid;                               // cpu_p9_port_params_s1_agent:rp_valid -> router_042:sink_valid
	wire  [131:0] cpu_p9_port_params_s1_agent_rp_data;                                // cpu_p9_port_params_s1_agent:rp_data -> router_042:sink_data
	wire          cpu_p9_port_params_s1_agent_rp_ready;                               // router_042:sink_ready -> cpu_p9_port_params_s1_agent:rp_ready
	wire          cpu_p9_port_params_s1_agent_rp_startofpacket;                       // cpu_p9_port_params_s1_agent:rp_startofpacket -> router_042:sink_startofpacket
	wire          cpu_p9_port_params_s1_agent_rp_endofpacket;                         // cpu_p9_port_params_s1_agent:rp_endofpacket -> router_042:sink_endofpacket
	wire          router_042_src_valid;                                               // router_042:src_valid -> rsp_demux_040:sink_valid
	wire  [131:0] router_042_src_data;                                                // router_042:src_data -> rsp_demux_040:sink_data
	wire          router_042_src_ready;                                               // rsp_demux_040:sink_ready -> router_042:src_ready
	wire   [70:0] router_042_src_channel;                                             // router_042:src_channel -> rsp_demux_040:sink_channel
	wire          router_042_src_startofpacket;                                       // router_042:src_startofpacket -> rsp_demux_040:sink_startofpacket
	wire          router_042_src_endofpacket;                                         // router_042:src_endofpacket -> rsp_demux_040:sink_endofpacket
	wire          cpu_p10_reset_pio_s1_agent_rp_valid;                                // cpu_p10_reset_pio_s1_agent:rp_valid -> router_043:sink_valid
	wire  [131:0] cpu_p10_reset_pio_s1_agent_rp_data;                                 // cpu_p10_reset_pio_s1_agent:rp_data -> router_043:sink_data
	wire          cpu_p10_reset_pio_s1_agent_rp_ready;                                // router_043:sink_ready -> cpu_p10_reset_pio_s1_agent:rp_ready
	wire          cpu_p10_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p10_reset_pio_s1_agent:rp_startofpacket -> router_043:sink_startofpacket
	wire          cpu_p10_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p10_reset_pio_s1_agent:rp_endofpacket -> router_043:sink_endofpacket
	wire          router_043_src_valid;                                               // router_043:src_valid -> rsp_demux_041:sink_valid
	wire  [131:0] router_043_src_data;                                                // router_043:src_data -> rsp_demux_041:sink_data
	wire          router_043_src_ready;                                               // rsp_demux_041:sink_ready -> router_043:src_ready
	wire   [70:0] router_043_src_channel;                                             // router_043:src_channel -> rsp_demux_041:sink_channel
	wire          router_043_src_startofpacket;                                       // router_043:src_startofpacket -> rsp_demux_041:sink_startofpacket
	wire          router_043_src_endofpacket;                                         // router_043:src_endofpacket -> rsp_demux_041:sink_endofpacket
	wire          cpu_p10_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p10_reset_pio_ack_s1_agent:rp_valid -> router_044:sink_valid
	wire  [131:0] cpu_p10_reset_pio_ack_s1_agent_rp_data;                             // cpu_p10_reset_pio_ack_s1_agent:rp_data -> router_044:sink_data
	wire          cpu_p10_reset_pio_ack_s1_agent_rp_ready;                            // router_044:sink_ready -> cpu_p10_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p10_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p10_reset_pio_ack_s1_agent:rp_startofpacket -> router_044:sink_startofpacket
	wire          cpu_p10_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p10_reset_pio_ack_s1_agent:rp_endofpacket -> router_044:sink_endofpacket
	wire          router_044_src_valid;                                               // router_044:src_valid -> rsp_demux_042:sink_valid
	wire  [131:0] router_044_src_data;                                                // router_044:src_data -> rsp_demux_042:sink_data
	wire          router_044_src_ready;                                               // rsp_demux_042:sink_ready -> router_044:src_ready
	wire   [70:0] router_044_src_channel;                                             // router_044:src_channel -> rsp_demux_042:sink_channel
	wire          router_044_src_startofpacket;                                       // router_044:src_startofpacket -> rsp_demux_042:sink_startofpacket
	wire          router_044_src_endofpacket;                                         // router_044:src_endofpacket -> rsp_demux_042:sink_endofpacket
	wire          cpu_p10_port_params_s1_agent_rp_valid;                              // cpu_p10_port_params_s1_agent:rp_valid -> router_045:sink_valid
	wire  [131:0] cpu_p10_port_params_s1_agent_rp_data;                               // cpu_p10_port_params_s1_agent:rp_data -> router_045:sink_data
	wire          cpu_p10_port_params_s1_agent_rp_ready;                              // router_045:sink_ready -> cpu_p10_port_params_s1_agent:rp_ready
	wire          cpu_p10_port_params_s1_agent_rp_startofpacket;                      // cpu_p10_port_params_s1_agent:rp_startofpacket -> router_045:sink_startofpacket
	wire          cpu_p10_port_params_s1_agent_rp_endofpacket;                        // cpu_p10_port_params_s1_agent:rp_endofpacket -> router_045:sink_endofpacket
	wire          router_045_src_valid;                                               // router_045:src_valid -> rsp_demux_043:sink_valid
	wire  [131:0] router_045_src_data;                                                // router_045:src_data -> rsp_demux_043:sink_data
	wire          router_045_src_ready;                                               // rsp_demux_043:sink_ready -> router_045:src_ready
	wire   [70:0] router_045_src_channel;                                             // router_045:src_channel -> rsp_demux_043:sink_channel
	wire          router_045_src_startofpacket;                                       // router_045:src_startofpacket -> rsp_demux_043:sink_startofpacket
	wire          router_045_src_endofpacket;                                         // router_045:src_endofpacket -> rsp_demux_043:sink_endofpacket
	wire          cpu_p11_reset_pio_s1_agent_rp_valid;                                // cpu_p11_reset_pio_s1_agent:rp_valid -> router_046:sink_valid
	wire  [131:0] cpu_p11_reset_pio_s1_agent_rp_data;                                 // cpu_p11_reset_pio_s1_agent:rp_data -> router_046:sink_data
	wire          cpu_p11_reset_pio_s1_agent_rp_ready;                                // router_046:sink_ready -> cpu_p11_reset_pio_s1_agent:rp_ready
	wire          cpu_p11_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p11_reset_pio_s1_agent:rp_startofpacket -> router_046:sink_startofpacket
	wire          cpu_p11_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p11_reset_pio_s1_agent:rp_endofpacket -> router_046:sink_endofpacket
	wire          router_046_src_valid;                                               // router_046:src_valid -> rsp_demux_044:sink_valid
	wire  [131:0] router_046_src_data;                                                // router_046:src_data -> rsp_demux_044:sink_data
	wire          router_046_src_ready;                                               // rsp_demux_044:sink_ready -> router_046:src_ready
	wire   [70:0] router_046_src_channel;                                             // router_046:src_channel -> rsp_demux_044:sink_channel
	wire          router_046_src_startofpacket;                                       // router_046:src_startofpacket -> rsp_demux_044:sink_startofpacket
	wire          router_046_src_endofpacket;                                         // router_046:src_endofpacket -> rsp_demux_044:sink_endofpacket
	wire          cpu_p11_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p11_reset_pio_ack_s1_agent:rp_valid -> router_047:sink_valid
	wire  [131:0] cpu_p11_reset_pio_ack_s1_agent_rp_data;                             // cpu_p11_reset_pio_ack_s1_agent:rp_data -> router_047:sink_data
	wire          cpu_p11_reset_pio_ack_s1_agent_rp_ready;                            // router_047:sink_ready -> cpu_p11_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p11_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p11_reset_pio_ack_s1_agent:rp_startofpacket -> router_047:sink_startofpacket
	wire          cpu_p11_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p11_reset_pio_ack_s1_agent:rp_endofpacket -> router_047:sink_endofpacket
	wire          router_047_src_valid;                                               // router_047:src_valid -> rsp_demux_045:sink_valid
	wire  [131:0] router_047_src_data;                                                // router_047:src_data -> rsp_demux_045:sink_data
	wire          router_047_src_ready;                                               // rsp_demux_045:sink_ready -> router_047:src_ready
	wire   [70:0] router_047_src_channel;                                             // router_047:src_channel -> rsp_demux_045:sink_channel
	wire          router_047_src_startofpacket;                                       // router_047:src_startofpacket -> rsp_demux_045:sink_startofpacket
	wire          router_047_src_endofpacket;                                         // router_047:src_endofpacket -> rsp_demux_045:sink_endofpacket
	wire          cpu_p11_port_params_s1_agent_rp_valid;                              // cpu_p11_port_params_s1_agent:rp_valid -> router_048:sink_valid
	wire  [131:0] cpu_p11_port_params_s1_agent_rp_data;                               // cpu_p11_port_params_s1_agent:rp_data -> router_048:sink_data
	wire          cpu_p11_port_params_s1_agent_rp_ready;                              // router_048:sink_ready -> cpu_p11_port_params_s1_agent:rp_ready
	wire          cpu_p11_port_params_s1_agent_rp_startofpacket;                      // cpu_p11_port_params_s1_agent:rp_startofpacket -> router_048:sink_startofpacket
	wire          cpu_p11_port_params_s1_agent_rp_endofpacket;                        // cpu_p11_port_params_s1_agent:rp_endofpacket -> router_048:sink_endofpacket
	wire          router_048_src_valid;                                               // router_048:src_valid -> rsp_demux_046:sink_valid
	wire  [131:0] router_048_src_data;                                                // router_048:src_data -> rsp_demux_046:sink_data
	wire          router_048_src_ready;                                               // rsp_demux_046:sink_ready -> router_048:src_ready
	wire   [70:0] router_048_src_channel;                                             // router_048:src_channel -> rsp_demux_046:sink_channel
	wire          router_048_src_startofpacket;                                       // router_048:src_startofpacket -> rsp_demux_046:sink_startofpacket
	wire          router_048_src_endofpacket;                                         // router_048:src_endofpacket -> rsp_demux_046:sink_endofpacket
	wire          cpu_p12_reset_pio_s1_agent_rp_valid;                                // cpu_p12_reset_pio_s1_agent:rp_valid -> router_049:sink_valid
	wire  [131:0] cpu_p12_reset_pio_s1_agent_rp_data;                                 // cpu_p12_reset_pio_s1_agent:rp_data -> router_049:sink_data
	wire          cpu_p12_reset_pio_s1_agent_rp_ready;                                // router_049:sink_ready -> cpu_p12_reset_pio_s1_agent:rp_ready
	wire          cpu_p12_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p12_reset_pio_s1_agent:rp_startofpacket -> router_049:sink_startofpacket
	wire          cpu_p12_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p12_reset_pio_s1_agent:rp_endofpacket -> router_049:sink_endofpacket
	wire          router_049_src_valid;                                               // router_049:src_valid -> rsp_demux_047:sink_valid
	wire  [131:0] router_049_src_data;                                                // router_049:src_data -> rsp_demux_047:sink_data
	wire          router_049_src_ready;                                               // rsp_demux_047:sink_ready -> router_049:src_ready
	wire   [70:0] router_049_src_channel;                                             // router_049:src_channel -> rsp_demux_047:sink_channel
	wire          router_049_src_startofpacket;                                       // router_049:src_startofpacket -> rsp_demux_047:sink_startofpacket
	wire          router_049_src_endofpacket;                                         // router_049:src_endofpacket -> rsp_demux_047:sink_endofpacket
	wire          cpu_p12_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p12_reset_pio_ack_s1_agent:rp_valid -> router_050:sink_valid
	wire  [131:0] cpu_p12_reset_pio_ack_s1_agent_rp_data;                             // cpu_p12_reset_pio_ack_s1_agent:rp_data -> router_050:sink_data
	wire          cpu_p12_reset_pio_ack_s1_agent_rp_ready;                            // router_050:sink_ready -> cpu_p12_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p12_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p12_reset_pio_ack_s1_agent:rp_startofpacket -> router_050:sink_startofpacket
	wire          cpu_p12_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p12_reset_pio_ack_s1_agent:rp_endofpacket -> router_050:sink_endofpacket
	wire          router_050_src_valid;                                               // router_050:src_valid -> rsp_demux_048:sink_valid
	wire  [131:0] router_050_src_data;                                                // router_050:src_data -> rsp_demux_048:sink_data
	wire          router_050_src_ready;                                               // rsp_demux_048:sink_ready -> router_050:src_ready
	wire   [70:0] router_050_src_channel;                                             // router_050:src_channel -> rsp_demux_048:sink_channel
	wire          router_050_src_startofpacket;                                       // router_050:src_startofpacket -> rsp_demux_048:sink_startofpacket
	wire          router_050_src_endofpacket;                                         // router_050:src_endofpacket -> rsp_demux_048:sink_endofpacket
	wire          cpu_p12_port_params_s1_agent_rp_valid;                              // cpu_p12_port_params_s1_agent:rp_valid -> router_051:sink_valid
	wire  [131:0] cpu_p12_port_params_s1_agent_rp_data;                               // cpu_p12_port_params_s1_agent:rp_data -> router_051:sink_data
	wire          cpu_p12_port_params_s1_agent_rp_ready;                              // router_051:sink_ready -> cpu_p12_port_params_s1_agent:rp_ready
	wire          cpu_p12_port_params_s1_agent_rp_startofpacket;                      // cpu_p12_port_params_s1_agent:rp_startofpacket -> router_051:sink_startofpacket
	wire          cpu_p12_port_params_s1_agent_rp_endofpacket;                        // cpu_p12_port_params_s1_agent:rp_endofpacket -> router_051:sink_endofpacket
	wire          router_051_src_valid;                                               // router_051:src_valid -> rsp_demux_049:sink_valid
	wire  [131:0] router_051_src_data;                                                // router_051:src_data -> rsp_demux_049:sink_data
	wire          router_051_src_ready;                                               // rsp_demux_049:sink_ready -> router_051:src_ready
	wire   [70:0] router_051_src_channel;                                             // router_051:src_channel -> rsp_demux_049:sink_channel
	wire          router_051_src_startofpacket;                                       // router_051:src_startofpacket -> rsp_demux_049:sink_startofpacket
	wire          router_051_src_endofpacket;                                         // router_051:src_endofpacket -> rsp_demux_049:sink_endofpacket
	wire          cpu_p13_reset_pio_s1_agent_rp_valid;                                // cpu_p13_reset_pio_s1_agent:rp_valid -> router_052:sink_valid
	wire  [131:0] cpu_p13_reset_pio_s1_agent_rp_data;                                 // cpu_p13_reset_pio_s1_agent:rp_data -> router_052:sink_data
	wire          cpu_p13_reset_pio_s1_agent_rp_ready;                                // router_052:sink_ready -> cpu_p13_reset_pio_s1_agent:rp_ready
	wire          cpu_p13_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p13_reset_pio_s1_agent:rp_startofpacket -> router_052:sink_startofpacket
	wire          cpu_p13_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p13_reset_pio_s1_agent:rp_endofpacket -> router_052:sink_endofpacket
	wire          router_052_src_valid;                                               // router_052:src_valid -> rsp_demux_050:sink_valid
	wire  [131:0] router_052_src_data;                                                // router_052:src_data -> rsp_demux_050:sink_data
	wire          router_052_src_ready;                                               // rsp_demux_050:sink_ready -> router_052:src_ready
	wire   [70:0] router_052_src_channel;                                             // router_052:src_channel -> rsp_demux_050:sink_channel
	wire          router_052_src_startofpacket;                                       // router_052:src_startofpacket -> rsp_demux_050:sink_startofpacket
	wire          router_052_src_endofpacket;                                         // router_052:src_endofpacket -> rsp_demux_050:sink_endofpacket
	wire          cpu_p13_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p13_reset_pio_ack_s1_agent:rp_valid -> router_053:sink_valid
	wire  [131:0] cpu_p13_reset_pio_ack_s1_agent_rp_data;                             // cpu_p13_reset_pio_ack_s1_agent:rp_data -> router_053:sink_data
	wire          cpu_p13_reset_pio_ack_s1_agent_rp_ready;                            // router_053:sink_ready -> cpu_p13_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p13_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p13_reset_pio_ack_s1_agent:rp_startofpacket -> router_053:sink_startofpacket
	wire          cpu_p13_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p13_reset_pio_ack_s1_agent:rp_endofpacket -> router_053:sink_endofpacket
	wire          router_053_src_valid;                                               // router_053:src_valid -> rsp_demux_051:sink_valid
	wire  [131:0] router_053_src_data;                                                // router_053:src_data -> rsp_demux_051:sink_data
	wire          router_053_src_ready;                                               // rsp_demux_051:sink_ready -> router_053:src_ready
	wire   [70:0] router_053_src_channel;                                             // router_053:src_channel -> rsp_demux_051:sink_channel
	wire          router_053_src_startofpacket;                                       // router_053:src_startofpacket -> rsp_demux_051:sink_startofpacket
	wire          router_053_src_endofpacket;                                         // router_053:src_endofpacket -> rsp_demux_051:sink_endofpacket
	wire          cpu_p13_port_params_s1_agent_rp_valid;                              // cpu_p13_port_params_s1_agent:rp_valid -> router_054:sink_valid
	wire  [131:0] cpu_p13_port_params_s1_agent_rp_data;                               // cpu_p13_port_params_s1_agent:rp_data -> router_054:sink_data
	wire          cpu_p13_port_params_s1_agent_rp_ready;                              // router_054:sink_ready -> cpu_p13_port_params_s1_agent:rp_ready
	wire          cpu_p13_port_params_s1_agent_rp_startofpacket;                      // cpu_p13_port_params_s1_agent:rp_startofpacket -> router_054:sink_startofpacket
	wire          cpu_p13_port_params_s1_agent_rp_endofpacket;                        // cpu_p13_port_params_s1_agent:rp_endofpacket -> router_054:sink_endofpacket
	wire          router_054_src_valid;                                               // router_054:src_valid -> rsp_demux_052:sink_valid
	wire  [131:0] router_054_src_data;                                                // router_054:src_data -> rsp_demux_052:sink_data
	wire          router_054_src_ready;                                               // rsp_demux_052:sink_ready -> router_054:src_ready
	wire   [70:0] router_054_src_channel;                                             // router_054:src_channel -> rsp_demux_052:sink_channel
	wire          router_054_src_startofpacket;                                       // router_054:src_startofpacket -> rsp_demux_052:sink_startofpacket
	wire          router_054_src_endofpacket;                                         // router_054:src_endofpacket -> rsp_demux_052:sink_endofpacket
	wire          cpu_p14_reset_pio_s1_agent_rp_valid;                                // cpu_p14_reset_pio_s1_agent:rp_valid -> router_055:sink_valid
	wire  [131:0] cpu_p14_reset_pio_s1_agent_rp_data;                                 // cpu_p14_reset_pio_s1_agent:rp_data -> router_055:sink_data
	wire          cpu_p14_reset_pio_s1_agent_rp_ready;                                // router_055:sink_ready -> cpu_p14_reset_pio_s1_agent:rp_ready
	wire          cpu_p14_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p14_reset_pio_s1_agent:rp_startofpacket -> router_055:sink_startofpacket
	wire          cpu_p14_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p14_reset_pio_s1_agent:rp_endofpacket -> router_055:sink_endofpacket
	wire          router_055_src_valid;                                               // router_055:src_valid -> rsp_demux_053:sink_valid
	wire  [131:0] router_055_src_data;                                                // router_055:src_data -> rsp_demux_053:sink_data
	wire          router_055_src_ready;                                               // rsp_demux_053:sink_ready -> router_055:src_ready
	wire   [70:0] router_055_src_channel;                                             // router_055:src_channel -> rsp_demux_053:sink_channel
	wire          router_055_src_startofpacket;                                       // router_055:src_startofpacket -> rsp_demux_053:sink_startofpacket
	wire          router_055_src_endofpacket;                                         // router_055:src_endofpacket -> rsp_demux_053:sink_endofpacket
	wire          cpu_p14_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p14_reset_pio_ack_s1_agent:rp_valid -> router_056:sink_valid
	wire  [131:0] cpu_p14_reset_pio_ack_s1_agent_rp_data;                             // cpu_p14_reset_pio_ack_s1_agent:rp_data -> router_056:sink_data
	wire          cpu_p14_reset_pio_ack_s1_agent_rp_ready;                            // router_056:sink_ready -> cpu_p14_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p14_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p14_reset_pio_ack_s1_agent:rp_startofpacket -> router_056:sink_startofpacket
	wire          cpu_p14_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p14_reset_pio_ack_s1_agent:rp_endofpacket -> router_056:sink_endofpacket
	wire          router_056_src_valid;                                               // router_056:src_valid -> rsp_demux_054:sink_valid
	wire  [131:0] router_056_src_data;                                                // router_056:src_data -> rsp_demux_054:sink_data
	wire          router_056_src_ready;                                               // rsp_demux_054:sink_ready -> router_056:src_ready
	wire   [70:0] router_056_src_channel;                                             // router_056:src_channel -> rsp_demux_054:sink_channel
	wire          router_056_src_startofpacket;                                       // router_056:src_startofpacket -> rsp_demux_054:sink_startofpacket
	wire          router_056_src_endofpacket;                                         // router_056:src_endofpacket -> rsp_demux_054:sink_endofpacket
	wire          cpu_p14_port_params_s1_agent_rp_valid;                              // cpu_p14_port_params_s1_agent:rp_valid -> router_057:sink_valid
	wire  [131:0] cpu_p14_port_params_s1_agent_rp_data;                               // cpu_p14_port_params_s1_agent:rp_data -> router_057:sink_data
	wire          cpu_p14_port_params_s1_agent_rp_ready;                              // router_057:sink_ready -> cpu_p14_port_params_s1_agent:rp_ready
	wire          cpu_p14_port_params_s1_agent_rp_startofpacket;                      // cpu_p14_port_params_s1_agent:rp_startofpacket -> router_057:sink_startofpacket
	wire          cpu_p14_port_params_s1_agent_rp_endofpacket;                        // cpu_p14_port_params_s1_agent:rp_endofpacket -> router_057:sink_endofpacket
	wire          router_057_src_valid;                                               // router_057:src_valid -> rsp_demux_055:sink_valid
	wire  [131:0] router_057_src_data;                                                // router_057:src_data -> rsp_demux_055:sink_data
	wire          router_057_src_ready;                                               // rsp_demux_055:sink_ready -> router_057:src_ready
	wire   [70:0] router_057_src_channel;                                             // router_057:src_channel -> rsp_demux_055:sink_channel
	wire          router_057_src_startofpacket;                                       // router_057:src_startofpacket -> rsp_demux_055:sink_startofpacket
	wire          router_057_src_endofpacket;                                         // router_057:src_endofpacket -> rsp_demux_055:sink_endofpacket
	wire          cpu_p15_reset_pio_s1_agent_rp_valid;                                // cpu_p15_reset_pio_s1_agent:rp_valid -> router_058:sink_valid
	wire  [131:0] cpu_p15_reset_pio_s1_agent_rp_data;                                 // cpu_p15_reset_pio_s1_agent:rp_data -> router_058:sink_data
	wire          cpu_p15_reset_pio_s1_agent_rp_ready;                                // router_058:sink_ready -> cpu_p15_reset_pio_s1_agent:rp_ready
	wire          cpu_p15_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p15_reset_pio_s1_agent:rp_startofpacket -> router_058:sink_startofpacket
	wire          cpu_p15_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p15_reset_pio_s1_agent:rp_endofpacket -> router_058:sink_endofpacket
	wire          router_058_src_valid;                                               // router_058:src_valid -> rsp_demux_056:sink_valid
	wire  [131:0] router_058_src_data;                                                // router_058:src_data -> rsp_demux_056:sink_data
	wire          router_058_src_ready;                                               // rsp_demux_056:sink_ready -> router_058:src_ready
	wire   [70:0] router_058_src_channel;                                             // router_058:src_channel -> rsp_demux_056:sink_channel
	wire          router_058_src_startofpacket;                                       // router_058:src_startofpacket -> rsp_demux_056:sink_startofpacket
	wire          router_058_src_endofpacket;                                         // router_058:src_endofpacket -> rsp_demux_056:sink_endofpacket
	wire          cpu_p15_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p15_reset_pio_ack_s1_agent:rp_valid -> router_059:sink_valid
	wire  [131:0] cpu_p15_reset_pio_ack_s1_agent_rp_data;                             // cpu_p15_reset_pio_ack_s1_agent:rp_data -> router_059:sink_data
	wire          cpu_p15_reset_pio_ack_s1_agent_rp_ready;                            // router_059:sink_ready -> cpu_p15_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p15_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p15_reset_pio_ack_s1_agent:rp_startofpacket -> router_059:sink_startofpacket
	wire          cpu_p15_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p15_reset_pio_ack_s1_agent:rp_endofpacket -> router_059:sink_endofpacket
	wire          router_059_src_valid;                                               // router_059:src_valid -> rsp_demux_057:sink_valid
	wire  [131:0] router_059_src_data;                                                // router_059:src_data -> rsp_demux_057:sink_data
	wire          router_059_src_ready;                                               // rsp_demux_057:sink_ready -> router_059:src_ready
	wire   [70:0] router_059_src_channel;                                             // router_059:src_channel -> rsp_demux_057:sink_channel
	wire          router_059_src_startofpacket;                                       // router_059:src_startofpacket -> rsp_demux_057:sink_startofpacket
	wire          router_059_src_endofpacket;                                         // router_059:src_endofpacket -> rsp_demux_057:sink_endofpacket
	wire          cpu_p15_port_params_s1_agent_rp_valid;                              // cpu_p15_port_params_s1_agent:rp_valid -> router_060:sink_valid
	wire  [131:0] cpu_p15_port_params_s1_agent_rp_data;                               // cpu_p15_port_params_s1_agent:rp_data -> router_060:sink_data
	wire          cpu_p15_port_params_s1_agent_rp_ready;                              // router_060:sink_ready -> cpu_p15_port_params_s1_agent:rp_ready
	wire          cpu_p15_port_params_s1_agent_rp_startofpacket;                      // cpu_p15_port_params_s1_agent:rp_startofpacket -> router_060:sink_startofpacket
	wire          cpu_p15_port_params_s1_agent_rp_endofpacket;                        // cpu_p15_port_params_s1_agent:rp_endofpacket -> router_060:sink_endofpacket
	wire          router_060_src_valid;                                               // router_060:src_valid -> rsp_demux_058:sink_valid
	wire  [131:0] router_060_src_data;                                                // router_060:src_data -> rsp_demux_058:sink_data
	wire          router_060_src_ready;                                               // rsp_demux_058:sink_ready -> router_060:src_ready
	wire   [70:0] router_060_src_channel;                                             // router_060:src_channel -> rsp_demux_058:sink_channel
	wire          router_060_src_startofpacket;                                       // router_060:src_startofpacket -> rsp_demux_058:sink_startofpacket
	wire          router_060_src_endofpacket;                                         // router_060:src_endofpacket -> rsp_demux_058:sink_endofpacket
	wire          cpu_p16_reset_pio_s1_agent_rp_valid;                                // cpu_p16_reset_pio_s1_agent:rp_valid -> router_061:sink_valid
	wire  [131:0] cpu_p16_reset_pio_s1_agent_rp_data;                                 // cpu_p16_reset_pio_s1_agent:rp_data -> router_061:sink_data
	wire          cpu_p16_reset_pio_s1_agent_rp_ready;                                // router_061:sink_ready -> cpu_p16_reset_pio_s1_agent:rp_ready
	wire          cpu_p16_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p16_reset_pio_s1_agent:rp_startofpacket -> router_061:sink_startofpacket
	wire          cpu_p16_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p16_reset_pio_s1_agent:rp_endofpacket -> router_061:sink_endofpacket
	wire          router_061_src_valid;                                               // router_061:src_valid -> rsp_demux_059:sink_valid
	wire  [131:0] router_061_src_data;                                                // router_061:src_data -> rsp_demux_059:sink_data
	wire          router_061_src_ready;                                               // rsp_demux_059:sink_ready -> router_061:src_ready
	wire   [70:0] router_061_src_channel;                                             // router_061:src_channel -> rsp_demux_059:sink_channel
	wire          router_061_src_startofpacket;                                       // router_061:src_startofpacket -> rsp_demux_059:sink_startofpacket
	wire          router_061_src_endofpacket;                                         // router_061:src_endofpacket -> rsp_demux_059:sink_endofpacket
	wire          cpu_p16_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p16_reset_pio_ack_s1_agent:rp_valid -> router_062:sink_valid
	wire  [131:0] cpu_p16_reset_pio_ack_s1_agent_rp_data;                             // cpu_p16_reset_pio_ack_s1_agent:rp_data -> router_062:sink_data
	wire          cpu_p16_reset_pio_ack_s1_agent_rp_ready;                            // router_062:sink_ready -> cpu_p16_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p16_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p16_reset_pio_ack_s1_agent:rp_startofpacket -> router_062:sink_startofpacket
	wire          cpu_p16_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p16_reset_pio_ack_s1_agent:rp_endofpacket -> router_062:sink_endofpacket
	wire          router_062_src_valid;                                               // router_062:src_valid -> rsp_demux_060:sink_valid
	wire  [131:0] router_062_src_data;                                                // router_062:src_data -> rsp_demux_060:sink_data
	wire          router_062_src_ready;                                               // rsp_demux_060:sink_ready -> router_062:src_ready
	wire   [70:0] router_062_src_channel;                                             // router_062:src_channel -> rsp_demux_060:sink_channel
	wire          router_062_src_startofpacket;                                       // router_062:src_startofpacket -> rsp_demux_060:sink_startofpacket
	wire          router_062_src_endofpacket;                                         // router_062:src_endofpacket -> rsp_demux_060:sink_endofpacket
	wire          cpu_p16_port_params_s1_agent_rp_valid;                              // cpu_p16_port_params_s1_agent:rp_valid -> router_063:sink_valid
	wire  [131:0] cpu_p16_port_params_s1_agent_rp_data;                               // cpu_p16_port_params_s1_agent:rp_data -> router_063:sink_data
	wire          cpu_p16_port_params_s1_agent_rp_ready;                              // router_063:sink_ready -> cpu_p16_port_params_s1_agent:rp_ready
	wire          cpu_p16_port_params_s1_agent_rp_startofpacket;                      // cpu_p16_port_params_s1_agent:rp_startofpacket -> router_063:sink_startofpacket
	wire          cpu_p16_port_params_s1_agent_rp_endofpacket;                        // cpu_p16_port_params_s1_agent:rp_endofpacket -> router_063:sink_endofpacket
	wire          router_063_src_valid;                                               // router_063:src_valid -> rsp_demux_061:sink_valid
	wire  [131:0] router_063_src_data;                                                // router_063:src_data -> rsp_demux_061:sink_data
	wire          router_063_src_ready;                                               // rsp_demux_061:sink_ready -> router_063:src_ready
	wire   [70:0] router_063_src_channel;                                             // router_063:src_channel -> rsp_demux_061:sink_channel
	wire          router_063_src_startofpacket;                                       // router_063:src_startofpacket -> rsp_demux_061:sink_startofpacket
	wire          router_063_src_endofpacket;                                         // router_063:src_endofpacket -> rsp_demux_061:sink_endofpacket
	wire          cpu_p17_reset_pio_s1_agent_rp_valid;                                // cpu_p17_reset_pio_s1_agent:rp_valid -> router_064:sink_valid
	wire  [131:0] cpu_p17_reset_pio_s1_agent_rp_data;                                 // cpu_p17_reset_pio_s1_agent:rp_data -> router_064:sink_data
	wire          cpu_p17_reset_pio_s1_agent_rp_ready;                                // router_064:sink_ready -> cpu_p17_reset_pio_s1_agent:rp_ready
	wire          cpu_p17_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p17_reset_pio_s1_agent:rp_startofpacket -> router_064:sink_startofpacket
	wire          cpu_p17_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p17_reset_pio_s1_agent:rp_endofpacket -> router_064:sink_endofpacket
	wire          router_064_src_valid;                                               // router_064:src_valid -> rsp_demux_062:sink_valid
	wire  [131:0] router_064_src_data;                                                // router_064:src_data -> rsp_demux_062:sink_data
	wire          router_064_src_ready;                                               // rsp_demux_062:sink_ready -> router_064:src_ready
	wire   [70:0] router_064_src_channel;                                             // router_064:src_channel -> rsp_demux_062:sink_channel
	wire          router_064_src_startofpacket;                                       // router_064:src_startofpacket -> rsp_demux_062:sink_startofpacket
	wire          router_064_src_endofpacket;                                         // router_064:src_endofpacket -> rsp_demux_062:sink_endofpacket
	wire          cpu_p17_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p17_reset_pio_ack_s1_agent:rp_valid -> router_065:sink_valid
	wire  [131:0] cpu_p17_reset_pio_ack_s1_agent_rp_data;                             // cpu_p17_reset_pio_ack_s1_agent:rp_data -> router_065:sink_data
	wire          cpu_p17_reset_pio_ack_s1_agent_rp_ready;                            // router_065:sink_ready -> cpu_p17_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p17_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p17_reset_pio_ack_s1_agent:rp_startofpacket -> router_065:sink_startofpacket
	wire          cpu_p17_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p17_reset_pio_ack_s1_agent:rp_endofpacket -> router_065:sink_endofpacket
	wire          router_065_src_valid;                                               // router_065:src_valid -> rsp_demux_063:sink_valid
	wire  [131:0] router_065_src_data;                                                // router_065:src_data -> rsp_demux_063:sink_data
	wire          router_065_src_ready;                                               // rsp_demux_063:sink_ready -> router_065:src_ready
	wire   [70:0] router_065_src_channel;                                             // router_065:src_channel -> rsp_demux_063:sink_channel
	wire          router_065_src_startofpacket;                                       // router_065:src_startofpacket -> rsp_demux_063:sink_startofpacket
	wire          router_065_src_endofpacket;                                         // router_065:src_endofpacket -> rsp_demux_063:sink_endofpacket
	wire          cpu_p17_port_params_s1_agent_rp_valid;                              // cpu_p17_port_params_s1_agent:rp_valid -> router_066:sink_valid
	wire  [131:0] cpu_p17_port_params_s1_agent_rp_data;                               // cpu_p17_port_params_s1_agent:rp_data -> router_066:sink_data
	wire          cpu_p17_port_params_s1_agent_rp_ready;                              // router_066:sink_ready -> cpu_p17_port_params_s1_agent:rp_ready
	wire          cpu_p17_port_params_s1_agent_rp_startofpacket;                      // cpu_p17_port_params_s1_agent:rp_startofpacket -> router_066:sink_startofpacket
	wire          cpu_p17_port_params_s1_agent_rp_endofpacket;                        // cpu_p17_port_params_s1_agent:rp_endofpacket -> router_066:sink_endofpacket
	wire          router_066_src_valid;                                               // router_066:src_valid -> rsp_demux_064:sink_valid
	wire  [131:0] router_066_src_data;                                                // router_066:src_data -> rsp_demux_064:sink_data
	wire          router_066_src_ready;                                               // rsp_demux_064:sink_ready -> router_066:src_ready
	wire   [70:0] router_066_src_channel;                                             // router_066:src_channel -> rsp_demux_064:sink_channel
	wire          router_066_src_startofpacket;                                       // router_066:src_startofpacket -> rsp_demux_064:sink_startofpacket
	wire          router_066_src_endofpacket;                                         // router_066:src_endofpacket -> rsp_demux_064:sink_endofpacket
	wire          cpu_p18_reset_pio_s1_agent_rp_valid;                                // cpu_p18_reset_pio_s1_agent:rp_valid -> router_067:sink_valid
	wire  [131:0] cpu_p18_reset_pio_s1_agent_rp_data;                                 // cpu_p18_reset_pio_s1_agent:rp_data -> router_067:sink_data
	wire          cpu_p18_reset_pio_s1_agent_rp_ready;                                // router_067:sink_ready -> cpu_p18_reset_pio_s1_agent:rp_ready
	wire          cpu_p18_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p18_reset_pio_s1_agent:rp_startofpacket -> router_067:sink_startofpacket
	wire          cpu_p18_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p18_reset_pio_s1_agent:rp_endofpacket -> router_067:sink_endofpacket
	wire          router_067_src_valid;                                               // router_067:src_valid -> rsp_demux_065:sink_valid
	wire  [131:0] router_067_src_data;                                                // router_067:src_data -> rsp_demux_065:sink_data
	wire          router_067_src_ready;                                               // rsp_demux_065:sink_ready -> router_067:src_ready
	wire   [70:0] router_067_src_channel;                                             // router_067:src_channel -> rsp_demux_065:sink_channel
	wire          router_067_src_startofpacket;                                       // router_067:src_startofpacket -> rsp_demux_065:sink_startofpacket
	wire          router_067_src_endofpacket;                                         // router_067:src_endofpacket -> rsp_demux_065:sink_endofpacket
	wire          cpu_p18_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p18_reset_pio_ack_s1_agent:rp_valid -> router_068:sink_valid
	wire  [131:0] cpu_p18_reset_pio_ack_s1_agent_rp_data;                             // cpu_p18_reset_pio_ack_s1_agent:rp_data -> router_068:sink_data
	wire          cpu_p18_reset_pio_ack_s1_agent_rp_ready;                            // router_068:sink_ready -> cpu_p18_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p18_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p18_reset_pio_ack_s1_agent:rp_startofpacket -> router_068:sink_startofpacket
	wire          cpu_p18_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p18_reset_pio_ack_s1_agent:rp_endofpacket -> router_068:sink_endofpacket
	wire          router_068_src_valid;                                               // router_068:src_valid -> rsp_demux_066:sink_valid
	wire  [131:0] router_068_src_data;                                                // router_068:src_data -> rsp_demux_066:sink_data
	wire          router_068_src_ready;                                               // rsp_demux_066:sink_ready -> router_068:src_ready
	wire   [70:0] router_068_src_channel;                                             // router_068:src_channel -> rsp_demux_066:sink_channel
	wire          router_068_src_startofpacket;                                       // router_068:src_startofpacket -> rsp_demux_066:sink_startofpacket
	wire          router_068_src_endofpacket;                                         // router_068:src_endofpacket -> rsp_demux_066:sink_endofpacket
	wire          cpu_p18_port_params_s1_agent_rp_valid;                              // cpu_p18_port_params_s1_agent:rp_valid -> router_069:sink_valid
	wire  [131:0] cpu_p18_port_params_s1_agent_rp_data;                               // cpu_p18_port_params_s1_agent:rp_data -> router_069:sink_data
	wire          cpu_p18_port_params_s1_agent_rp_ready;                              // router_069:sink_ready -> cpu_p18_port_params_s1_agent:rp_ready
	wire          cpu_p18_port_params_s1_agent_rp_startofpacket;                      // cpu_p18_port_params_s1_agent:rp_startofpacket -> router_069:sink_startofpacket
	wire          cpu_p18_port_params_s1_agent_rp_endofpacket;                        // cpu_p18_port_params_s1_agent:rp_endofpacket -> router_069:sink_endofpacket
	wire          router_069_src_valid;                                               // router_069:src_valid -> rsp_demux_067:sink_valid
	wire  [131:0] router_069_src_data;                                                // router_069:src_data -> rsp_demux_067:sink_data
	wire          router_069_src_ready;                                               // rsp_demux_067:sink_ready -> router_069:src_ready
	wire   [70:0] router_069_src_channel;                                             // router_069:src_channel -> rsp_demux_067:sink_channel
	wire          router_069_src_startofpacket;                                       // router_069:src_startofpacket -> rsp_demux_067:sink_startofpacket
	wire          router_069_src_endofpacket;                                         // router_069:src_endofpacket -> rsp_demux_067:sink_endofpacket
	wire          cpu_p19_reset_pio_s1_agent_rp_valid;                                // cpu_p19_reset_pio_s1_agent:rp_valid -> router_070:sink_valid
	wire  [131:0] cpu_p19_reset_pio_s1_agent_rp_data;                                 // cpu_p19_reset_pio_s1_agent:rp_data -> router_070:sink_data
	wire          cpu_p19_reset_pio_s1_agent_rp_ready;                                // router_070:sink_ready -> cpu_p19_reset_pio_s1_agent:rp_ready
	wire          cpu_p19_reset_pio_s1_agent_rp_startofpacket;                        // cpu_p19_reset_pio_s1_agent:rp_startofpacket -> router_070:sink_startofpacket
	wire          cpu_p19_reset_pio_s1_agent_rp_endofpacket;                          // cpu_p19_reset_pio_s1_agent:rp_endofpacket -> router_070:sink_endofpacket
	wire          router_070_src_valid;                                               // router_070:src_valid -> rsp_demux_068:sink_valid
	wire  [131:0] router_070_src_data;                                                // router_070:src_data -> rsp_demux_068:sink_data
	wire          router_070_src_ready;                                               // rsp_demux_068:sink_ready -> router_070:src_ready
	wire   [70:0] router_070_src_channel;                                             // router_070:src_channel -> rsp_demux_068:sink_channel
	wire          router_070_src_startofpacket;                                       // router_070:src_startofpacket -> rsp_demux_068:sink_startofpacket
	wire          router_070_src_endofpacket;                                         // router_070:src_endofpacket -> rsp_demux_068:sink_endofpacket
	wire          cpu_p19_reset_pio_ack_s1_agent_rp_valid;                            // cpu_p19_reset_pio_ack_s1_agent:rp_valid -> router_071:sink_valid
	wire  [131:0] cpu_p19_reset_pio_ack_s1_agent_rp_data;                             // cpu_p19_reset_pio_ack_s1_agent:rp_data -> router_071:sink_data
	wire          cpu_p19_reset_pio_ack_s1_agent_rp_ready;                            // router_071:sink_ready -> cpu_p19_reset_pio_ack_s1_agent:rp_ready
	wire          cpu_p19_reset_pio_ack_s1_agent_rp_startofpacket;                    // cpu_p19_reset_pio_ack_s1_agent:rp_startofpacket -> router_071:sink_startofpacket
	wire          cpu_p19_reset_pio_ack_s1_agent_rp_endofpacket;                      // cpu_p19_reset_pio_ack_s1_agent:rp_endofpacket -> router_071:sink_endofpacket
	wire          router_071_src_valid;                                               // router_071:src_valid -> rsp_demux_069:sink_valid
	wire  [131:0] router_071_src_data;                                                // router_071:src_data -> rsp_demux_069:sink_data
	wire          router_071_src_ready;                                               // rsp_demux_069:sink_ready -> router_071:src_ready
	wire   [70:0] router_071_src_channel;                                             // router_071:src_channel -> rsp_demux_069:sink_channel
	wire          router_071_src_startofpacket;                                       // router_071:src_startofpacket -> rsp_demux_069:sink_startofpacket
	wire          router_071_src_endofpacket;                                         // router_071:src_endofpacket -> rsp_demux_069:sink_endofpacket
	wire          cpu_p19_port_params_s1_agent_rp_valid;                              // cpu_p19_port_params_s1_agent:rp_valid -> router_072:sink_valid
	wire  [131:0] cpu_p19_port_params_s1_agent_rp_data;                               // cpu_p19_port_params_s1_agent:rp_data -> router_072:sink_data
	wire          cpu_p19_port_params_s1_agent_rp_ready;                              // router_072:sink_ready -> cpu_p19_port_params_s1_agent:rp_ready
	wire          cpu_p19_port_params_s1_agent_rp_startofpacket;                      // cpu_p19_port_params_s1_agent:rp_startofpacket -> router_072:sink_startofpacket
	wire          cpu_p19_port_params_s1_agent_rp_endofpacket;                        // cpu_p19_port_params_s1_agent:rp_endofpacket -> router_072:sink_endofpacket
	wire          router_072_src_valid;                                               // router_072:src_valid -> rsp_demux_070:sink_valid
	wire  [131:0] router_072_src_data;                                                // router_072:src_data -> rsp_demux_070:sink_data
	wire          router_072_src_ready;                                               // rsp_demux_070:sink_ready -> router_072:src_ready
	wire   [70:0] router_072_src_channel;                                             // router_072:src_channel -> rsp_demux_070:sink_channel
	wire          router_072_src_startofpacket;                                       // router_072:src_startofpacket -> rsp_demux_070:sink_startofpacket
	wire          router_072_src_endofpacket;                                         // router_072:src_endofpacket -> rsp_demux_070:sink_endofpacket
	wire          cmd_demux_src0_valid;                                               // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [131:0] cmd_demux_src0_data;                                                // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                               // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [70:0] cmd_demux_src0_channel;                                             // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                       // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                         // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                               // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [131:0] cmd_demux_src1_data;                                                // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                               // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire   [70:0] cmd_demux_src1_channel;                                             // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                       // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                         // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                               // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [131:0] cmd_demux_src2_data;                                                // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                               // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire   [70:0] cmd_demux_src2_channel;                                             // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                       // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                         // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                               // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [131:0] cmd_demux_src3_data;                                                // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                               // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire   [70:0] cmd_demux_src3_channel;                                             // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                       // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                         // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_src4_valid;                                               // cmd_demux:src4_valid -> cmd_mux_004:sink0_valid
	wire  [131:0] cmd_demux_src4_data;                                                // cmd_demux:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_src4_ready;                                               // cmd_mux_004:sink0_ready -> cmd_demux:src4_ready
	wire   [70:0] cmd_demux_src4_channel;                                             // cmd_demux:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_src4_startofpacket;                                       // cmd_demux:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_src4_endofpacket;                                         // cmd_demux:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_src5_valid;                                               // cmd_demux:src5_valid -> cmd_mux_005:sink0_valid
	wire  [131:0] cmd_demux_src5_data;                                                // cmd_demux:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_src5_ready;                                               // cmd_mux_005:sink0_ready -> cmd_demux:src5_ready
	wire   [70:0] cmd_demux_src5_channel;                                             // cmd_demux:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_src5_startofpacket;                                       // cmd_demux:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_src5_endofpacket;                                         // cmd_demux:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_src6_valid;                                               // cmd_demux:src6_valid -> cmd_mux_006:sink0_valid
	wire  [131:0] cmd_demux_src6_data;                                                // cmd_demux:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_src6_ready;                                               // cmd_mux_006:sink0_ready -> cmd_demux:src6_ready
	wire   [70:0] cmd_demux_src6_channel;                                             // cmd_demux:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_src6_startofpacket;                                       // cmd_demux:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_src6_endofpacket;                                         // cmd_demux:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_src7_valid;                                               // cmd_demux:src7_valid -> cmd_mux_007:sink0_valid
	wire  [131:0] cmd_demux_src7_data;                                                // cmd_demux:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_src7_ready;                                               // cmd_mux_007:sink0_ready -> cmd_demux:src7_ready
	wire   [70:0] cmd_demux_src7_channel;                                             // cmd_demux:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_src7_startofpacket;                                       // cmd_demux:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_src7_endofpacket;                                         // cmd_demux:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_src8_valid;                                               // cmd_demux:src8_valid -> cmd_mux_008:sink0_valid
	wire  [131:0] cmd_demux_src8_data;                                                // cmd_demux:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_src8_ready;                                               // cmd_mux_008:sink0_ready -> cmd_demux:src8_ready
	wire   [70:0] cmd_demux_src8_channel;                                             // cmd_demux:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_src8_startofpacket;                                       // cmd_demux:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_src8_endofpacket;                                         // cmd_demux:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_src9_valid;                                               // cmd_demux:src9_valid -> cmd_mux_009:sink0_valid
	wire  [131:0] cmd_demux_src9_data;                                                // cmd_demux:src9_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_src9_ready;                                               // cmd_mux_009:sink0_ready -> cmd_demux:src9_ready
	wire   [70:0] cmd_demux_src9_channel;                                             // cmd_demux:src9_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_src9_startofpacket;                                       // cmd_demux:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_src9_endofpacket;                                         // cmd_demux:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_src10_valid;                                              // cmd_demux:src10_valid -> cmd_mux_010:sink0_valid
	wire  [131:0] cmd_demux_src10_data;                                               // cmd_demux:src10_data -> cmd_mux_010:sink0_data
	wire          cmd_demux_src10_ready;                                              // cmd_mux_010:sink0_ready -> cmd_demux:src10_ready
	wire   [70:0] cmd_demux_src10_channel;                                            // cmd_demux:src10_channel -> cmd_mux_010:sink0_channel
	wire          cmd_demux_src10_startofpacket;                                      // cmd_demux:src10_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          cmd_demux_src10_endofpacket;                                        // cmd_demux:src10_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          cmd_demux_src11_valid;                                              // cmd_demux:src11_valid -> cmd_mux_011:sink0_valid
	wire  [131:0] cmd_demux_src11_data;                                               // cmd_demux:src11_data -> cmd_mux_011:sink0_data
	wire          cmd_demux_src11_ready;                                              // cmd_mux_011:sink0_ready -> cmd_demux:src11_ready
	wire   [70:0] cmd_demux_src11_channel;                                            // cmd_demux:src11_channel -> cmd_mux_011:sink0_channel
	wire          cmd_demux_src11_startofpacket;                                      // cmd_demux:src11_startofpacket -> cmd_mux_011:sink0_startofpacket
	wire          cmd_demux_src11_endofpacket;                                        // cmd_demux:src11_endofpacket -> cmd_mux_011:sink0_endofpacket
	wire          cmd_demux_src12_valid;                                              // cmd_demux:src12_valid -> cmd_mux_012:sink0_valid
	wire  [131:0] cmd_demux_src12_data;                                               // cmd_demux:src12_data -> cmd_mux_012:sink0_data
	wire          cmd_demux_src12_ready;                                              // cmd_mux_012:sink0_ready -> cmd_demux:src12_ready
	wire   [70:0] cmd_demux_src12_channel;                                            // cmd_demux:src12_channel -> cmd_mux_012:sink0_channel
	wire          cmd_demux_src12_startofpacket;                                      // cmd_demux:src12_startofpacket -> cmd_mux_012:sink0_startofpacket
	wire          cmd_demux_src12_endofpacket;                                        // cmd_demux:src12_endofpacket -> cmd_mux_012:sink0_endofpacket
	wire          cmd_demux_src13_valid;                                              // cmd_demux:src13_valid -> cmd_mux_013:sink0_valid
	wire  [131:0] cmd_demux_src13_data;                                               // cmd_demux:src13_data -> cmd_mux_013:sink0_data
	wire          cmd_demux_src13_ready;                                              // cmd_mux_013:sink0_ready -> cmd_demux:src13_ready
	wire   [70:0] cmd_demux_src13_channel;                                            // cmd_demux:src13_channel -> cmd_mux_013:sink0_channel
	wire          cmd_demux_src13_startofpacket;                                      // cmd_demux:src13_startofpacket -> cmd_mux_013:sink0_startofpacket
	wire          cmd_demux_src13_endofpacket;                                        // cmd_demux:src13_endofpacket -> cmd_mux_013:sink0_endofpacket
	wire          cmd_demux_src14_valid;                                              // cmd_demux:src14_valid -> cmd_mux_014:sink0_valid
	wire  [131:0] cmd_demux_src14_data;                                               // cmd_demux:src14_data -> cmd_mux_014:sink0_data
	wire          cmd_demux_src14_ready;                                              // cmd_mux_014:sink0_ready -> cmd_demux:src14_ready
	wire   [70:0] cmd_demux_src14_channel;                                            // cmd_demux:src14_channel -> cmd_mux_014:sink0_channel
	wire          cmd_demux_src14_startofpacket;                                      // cmd_demux:src14_startofpacket -> cmd_mux_014:sink0_startofpacket
	wire          cmd_demux_src14_endofpacket;                                        // cmd_demux:src14_endofpacket -> cmd_mux_014:sink0_endofpacket
	wire          cmd_demux_src15_valid;                                              // cmd_demux:src15_valid -> cmd_mux_015:sink0_valid
	wire  [131:0] cmd_demux_src15_data;                                               // cmd_demux:src15_data -> cmd_mux_015:sink0_data
	wire          cmd_demux_src15_ready;                                              // cmd_mux_015:sink0_ready -> cmd_demux:src15_ready
	wire   [70:0] cmd_demux_src15_channel;                                            // cmd_demux:src15_channel -> cmd_mux_015:sink0_channel
	wire          cmd_demux_src15_startofpacket;                                      // cmd_demux:src15_startofpacket -> cmd_mux_015:sink0_startofpacket
	wire          cmd_demux_src15_endofpacket;                                        // cmd_demux:src15_endofpacket -> cmd_mux_015:sink0_endofpacket
	wire          cmd_demux_src16_valid;                                              // cmd_demux:src16_valid -> cmd_mux_016:sink0_valid
	wire  [131:0] cmd_demux_src16_data;                                               // cmd_demux:src16_data -> cmd_mux_016:sink0_data
	wire          cmd_demux_src16_ready;                                              // cmd_mux_016:sink0_ready -> cmd_demux:src16_ready
	wire   [70:0] cmd_demux_src16_channel;                                            // cmd_demux:src16_channel -> cmd_mux_016:sink0_channel
	wire          cmd_demux_src16_startofpacket;                                      // cmd_demux:src16_startofpacket -> cmd_mux_016:sink0_startofpacket
	wire          cmd_demux_src16_endofpacket;                                        // cmd_demux:src16_endofpacket -> cmd_mux_016:sink0_endofpacket
	wire          cmd_demux_src17_valid;                                              // cmd_demux:src17_valid -> cmd_mux_017:sink0_valid
	wire  [131:0] cmd_demux_src17_data;                                               // cmd_demux:src17_data -> cmd_mux_017:sink0_data
	wire          cmd_demux_src17_ready;                                              // cmd_mux_017:sink0_ready -> cmd_demux:src17_ready
	wire   [70:0] cmd_demux_src17_channel;                                            // cmd_demux:src17_channel -> cmd_mux_017:sink0_channel
	wire          cmd_demux_src17_startofpacket;                                      // cmd_demux:src17_startofpacket -> cmd_mux_017:sink0_startofpacket
	wire          cmd_demux_src17_endofpacket;                                        // cmd_demux:src17_endofpacket -> cmd_mux_017:sink0_endofpacket
	wire          cmd_demux_src18_valid;                                              // cmd_demux:src18_valid -> cmd_mux_018:sink0_valid
	wire  [131:0] cmd_demux_src18_data;                                               // cmd_demux:src18_data -> cmd_mux_018:sink0_data
	wire          cmd_demux_src18_ready;                                              // cmd_mux_018:sink0_ready -> cmd_demux:src18_ready
	wire   [70:0] cmd_demux_src18_channel;                                            // cmd_demux:src18_channel -> cmd_mux_018:sink0_channel
	wire          cmd_demux_src18_startofpacket;                                      // cmd_demux:src18_startofpacket -> cmd_mux_018:sink0_startofpacket
	wire          cmd_demux_src18_endofpacket;                                        // cmd_demux:src18_endofpacket -> cmd_mux_018:sink0_endofpacket
	wire          cmd_demux_src19_valid;                                              // cmd_demux:src19_valid -> cmd_mux_019:sink0_valid
	wire  [131:0] cmd_demux_src19_data;                                               // cmd_demux:src19_data -> cmd_mux_019:sink0_data
	wire          cmd_demux_src19_ready;                                              // cmd_mux_019:sink0_ready -> cmd_demux:src19_ready
	wire   [70:0] cmd_demux_src19_channel;                                            // cmd_demux:src19_channel -> cmd_mux_019:sink0_channel
	wire          cmd_demux_src19_startofpacket;                                      // cmd_demux:src19_startofpacket -> cmd_mux_019:sink0_startofpacket
	wire          cmd_demux_src19_endofpacket;                                        // cmd_demux:src19_endofpacket -> cmd_mux_019:sink0_endofpacket
	wire          cmd_demux_src20_valid;                                              // cmd_demux:src20_valid -> cmd_mux_020:sink0_valid
	wire  [131:0] cmd_demux_src20_data;                                               // cmd_demux:src20_data -> cmd_mux_020:sink0_data
	wire          cmd_demux_src20_ready;                                              // cmd_mux_020:sink0_ready -> cmd_demux:src20_ready
	wire   [70:0] cmd_demux_src20_channel;                                            // cmd_demux:src20_channel -> cmd_mux_020:sink0_channel
	wire          cmd_demux_src20_startofpacket;                                      // cmd_demux:src20_startofpacket -> cmd_mux_020:sink0_startofpacket
	wire          cmd_demux_src20_endofpacket;                                        // cmd_demux:src20_endofpacket -> cmd_mux_020:sink0_endofpacket
	wire          cmd_demux_src21_valid;                                              // cmd_demux:src21_valid -> cmd_mux_021:sink0_valid
	wire  [131:0] cmd_demux_src21_data;                                               // cmd_demux:src21_data -> cmd_mux_021:sink0_data
	wire          cmd_demux_src21_ready;                                              // cmd_mux_021:sink0_ready -> cmd_demux:src21_ready
	wire   [70:0] cmd_demux_src21_channel;                                            // cmd_demux:src21_channel -> cmd_mux_021:sink0_channel
	wire          cmd_demux_src21_startofpacket;                                      // cmd_demux:src21_startofpacket -> cmd_mux_021:sink0_startofpacket
	wire          cmd_demux_src21_endofpacket;                                        // cmd_demux:src21_endofpacket -> cmd_mux_021:sink0_endofpacket
	wire          cmd_demux_src22_valid;                                              // cmd_demux:src22_valid -> cmd_mux_022:sink0_valid
	wire  [131:0] cmd_demux_src22_data;                                               // cmd_demux:src22_data -> cmd_mux_022:sink0_data
	wire          cmd_demux_src22_ready;                                              // cmd_mux_022:sink0_ready -> cmd_demux:src22_ready
	wire   [70:0] cmd_demux_src22_channel;                                            // cmd_demux:src22_channel -> cmd_mux_022:sink0_channel
	wire          cmd_demux_src22_startofpacket;                                      // cmd_demux:src22_startofpacket -> cmd_mux_022:sink0_startofpacket
	wire          cmd_demux_src22_endofpacket;                                        // cmd_demux:src22_endofpacket -> cmd_mux_022:sink0_endofpacket
	wire          cmd_demux_src23_valid;                                              // cmd_demux:src23_valid -> cmd_mux_023:sink0_valid
	wire  [131:0] cmd_demux_src23_data;                                               // cmd_demux:src23_data -> cmd_mux_023:sink0_data
	wire          cmd_demux_src23_ready;                                              // cmd_mux_023:sink0_ready -> cmd_demux:src23_ready
	wire   [70:0] cmd_demux_src23_channel;                                            // cmd_demux:src23_channel -> cmd_mux_023:sink0_channel
	wire          cmd_demux_src23_startofpacket;                                      // cmd_demux:src23_startofpacket -> cmd_mux_023:sink0_startofpacket
	wire          cmd_demux_src23_endofpacket;                                        // cmd_demux:src23_endofpacket -> cmd_mux_023:sink0_endofpacket
	wire          cmd_demux_src24_valid;                                              // cmd_demux:src24_valid -> cmd_mux_024:sink0_valid
	wire  [131:0] cmd_demux_src24_data;                                               // cmd_demux:src24_data -> cmd_mux_024:sink0_data
	wire          cmd_demux_src24_ready;                                              // cmd_mux_024:sink0_ready -> cmd_demux:src24_ready
	wire   [70:0] cmd_demux_src24_channel;                                            // cmd_demux:src24_channel -> cmd_mux_024:sink0_channel
	wire          cmd_demux_src24_startofpacket;                                      // cmd_demux:src24_startofpacket -> cmd_mux_024:sink0_startofpacket
	wire          cmd_demux_src24_endofpacket;                                        // cmd_demux:src24_endofpacket -> cmd_mux_024:sink0_endofpacket
	wire          cmd_demux_src25_valid;                                              // cmd_demux:src25_valid -> cmd_mux_025:sink0_valid
	wire  [131:0] cmd_demux_src25_data;                                               // cmd_demux:src25_data -> cmd_mux_025:sink0_data
	wire          cmd_demux_src25_ready;                                              // cmd_mux_025:sink0_ready -> cmd_demux:src25_ready
	wire   [70:0] cmd_demux_src25_channel;                                            // cmd_demux:src25_channel -> cmd_mux_025:sink0_channel
	wire          cmd_demux_src25_startofpacket;                                      // cmd_demux:src25_startofpacket -> cmd_mux_025:sink0_startofpacket
	wire          cmd_demux_src25_endofpacket;                                        // cmd_demux:src25_endofpacket -> cmd_mux_025:sink0_endofpacket
	wire          cmd_demux_src26_valid;                                              // cmd_demux:src26_valid -> cmd_mux_026:sink0_valid
	wire  [131:0] cmd_demux_src26_data;                                               // cmd_demux:src26_data -> cmd_mux_026:sink0_data
	wire          cmd_demux_src26_ready;                                              // cmd_mux_026:sink0_ready -> cmd_demux:src26_ready
	wire   [70:0] cmd_demux_src26_channel;                                            // cmd_demux:src26_channel -> cmd_mux_026:sink0_channel
	wire          cmd_demux_src26_startofpacket;                                      // cmd_demux:src26_startofpacket -> cmd_mux_026:sink0_startofpacket
	wire          cmd_demux_src26_endofpacket;                                        // cmd_demux:src26_endofpacket -> cmd_mux_026:sink0_endofpacket
	wire          cmd_demux_src27_valid;                                              // cmd_demux:src27_valid -> cmd_mux_027:sink0_valid
	wire  [131:0] cmd_demux_src27_data;                                               // cmd_demux:src27_data -> cmd_mux_027:sink0_data
	wire          cmd_demux_src27_ready;                                              // cmd_mux_027:sink0_ready -> cmd_demux:src27_ready
	wire   [70:0] cmd_demux_src27_channel;                                            // cmd_demux:src27_channel -> cmd_mux_027:sink0_channel
	wire          cmd_demux_src27_startofpacket;                                      // cmd_demux:src27_startofpacket -> cmd_mux_027:sink0_startofpacket
	wire          cmd_demux_src27_endofpacket;                                        // cmd_demux:src27_endofpacket -> cmd_mux_027:sink0_endofpacket
	wire          cmd_demux_src28_valid;                                              // cmd_demux:src28_valid -> cmd_mux_028:sink0_valid
	wire  [131:0] cmd_demux_src28_data;                                               // cmd_demux:src28_data -> cmd_mux_028:sink0_data
	wire          cmd_demux_src28_ready;                                              // cmd_mux_028:sink0_ready -> cmd_demux:src28_ready
	wire   [70:0] cmd_demux_src28_channel;                                            // cmd_demux:src28_channel -> cmd_mux_028:sink0_channel
	wire          cmd_demux_src28_startofpacket;                                      // cmd_demux:src28_startofpacket -> cmd_mux_028:sink0_startofpacket
	wire          cmd_demux_src28_endofpacket;                                        // cmd_demux:src28_endofpacket -> cmd_mux_028:sink0_endofpacket
	wire          cmd_demux_src29_valid;                                              // cmd_demux:src29_valid -> cmd_mux_029:sink0_valid
	wire  [131:0] cmd_demux_src29_data;                                               // cmd_demux:src29_data -> cmd_mux_029:sink0_data
	wire          cmd_demux_src29_ready;                                              // cmd_mux_029:sink0_ready -> cmd_demux:src29_ready
	wire   [70:0] cmd_demux_src29_channel;                                            // cmd_demux:src29_channel -> cmd_mux_029:sink0_channel
	wire          cmd_demux_src29_startofpacket;                                      // cmd_demux:src29_startofpacket -> cmd_mux_029:sink0_startofpacket
	wire          cmd_demux_src29_endofpacket;                                        // cmd_demux:src29_endofpacket -> cmd_mux_029:sink0_endofpacket
	wire          cmd_demux_src30_valid;                                              // cmd_demux:src30_valid -> cmd_mux_030:sink0_valid
	wire  [131:0] cmd_demux_src30_data;                                               // cmd_demux:src30_data -> cmd_mux_030:sink0_data
	wire          cmd_demux_src30_ready;                                              // cmd_mux_030:sink0_ready -> cmd_demux:src30_ready
	wire   [70:0] cmd_demux_src30_channel;                                            // cmd_demux:src30_channel -> cmd_mux_030:sink0_channel
	wire          cmd_demux_src30_startofpacket;                                      // cmd_demux:src30_startofpacket -> cmd_mux_030:sink0_startofpacket
	wire          cmd_demux_src30_endofpacket;                                        // cmd_demux:src30_endofpacket -> cmd_mux_030:sink0_endofpacket
	wire          cmd_demux_src31_valid;                                              // cmd_demux:src31_valid -> cmd_mux_031:sink0_valid
	wire  [131:0] cmd_demux_src31_data;                                               // cmd_demux:src31_data -> cmd_mux_031:sink0_data
	wire          cmd_demux_src31_ready;                                              // cmd_mux_031:sink0_ready -> cmd_demux:src31_ready
	wire   [70:0] cmd_demux_src31_channel;                                            // cmd_demux:src31_channel -> cmd_mux_031:sink0_channel
	wire          cmd_demux_src31_startofpacket;                                      // cmd_demux:src31_startofpacket -> cmd_mux_031:sink0_startofpacket
	wire          cmd_demux_src31_endofpacket;                                        // cmd_demux:src31_endofpacket -> cmd_mux_031:sink0_endofpacket
	wire          cmd_demux_src32_valid;                                              // cmd_demux:src32_valid -> cmd_mux_032:sink0_valid
	wire  [131:0] cmd_demux_src32_data;                                               // cmd_demux:src32_data -> cmd_mux_032:sink0_data
	wire          cmd_demux_src32_ready;                                              // cmd_mux_032:sink0_ready -> cmd_demux:src32_ready
	wire   [70:0] cmd_demux_src32_channel;                                            // cmd_demux:src32_channel -> cmd_mux_032:sink0_channel
	wire          cmd_demux_src32_startofpacket;                                      // cmd_demux:src32_startofpacket -> cmd_mux_032:sink0_startofpacket
	wire          cmd_demux_src32_endofpacket;                                        // cmd_demux:src32_endofpacket -> cmd_mux_032:sink0_endofpacket
	wire          cmd_demux_src33_valid;                                              // cmd_demux:src33_valid -> cmd_mux_033:sink0_valid
	wire  [131:0] cmd_demux_src33_data;                                               // cmd_demux:src33_data -> cmd_mux_033:sink0_data
	wire          cmd_demux_src33_ready;                                              // cmd_mux_033:sink0_ready -> cmd_demux:src33_ready
	wire   [70:0] cmd_demux_src33_channel;                                            // cmd_demux:src33_channel -> cmd_mux_033:sink0_channel
	wire          cmd_demux_src33_startofpacket;                                      // cmd_demux:src33_startofpacket -> cmd_mux_033:sink0_startofpacket
	wire          cmd_demux_src33_endofpacket;                                        // cmd_demux:src33_endofpacket -> cmd_mux_033:sink0_endofpacket
	wire          cmd_demux_src34_valid;                                              // cmd_demux:src34_valid -> cmd_mux_034:sink0_valid
	wire  [131:0] cmd_demux_src34_data;                                               // cmd_demux:src34_data -> cmd_mux_034:sink0_data
	wire          cmd_demux_src34_ready;                                              // cmd_mux_034:sink0_ready -> cmd_demux:src34_ready
	wire   [70:0] cmd_demux_src34_channel;                                            // cmd_demux:src34_channel -> cmd_mux_034:sink0_channel
	wire          cmd_demux_src34_startofpacket;                                      // cmd_demux:src34_startofpacket -> cmd_mux_034:sink0_startofpacket
	wire          cmd_demux_src34_endofpacket;                                        // cmd_demux:src34_endofpacket -> cmd_mux_034:sink0_endofpacket
	wire          cmd_demux_src35_valid;                                              // cmd_demux:src35_valid -> cmd_mux_035:sink0_valid
	wire  [131:0] cmd_demux_src35_data;                                               // cmd_demux:src35_data -> cmd_mux_035:sink0_data
	wire          cmd_demux_src35_ready;                                              // cmd_mux_035:sink0_ready -> cmd_demux:src35_ready
	wire   [70:0] cmd_demux_src35_channel;                                            // cmd_demux:src35_channel -> cmd_mux_035:sink0_channel
	wire          cmd_demux_src35_startofpacket;                                      // cmd_demux:src35_startofpacket -> cmd_mux_035:sink0_startofpacket
	wire          cmd_demux_src35_endofpacket;                                        // cmd_demux:src35_endofpacket -> cmd_mux_035:sink0_endofpacket
	wire          cmd_demux_src36_valid;                                              // cmd_demux:src36_valid -> cmd_mux_036:sink0_valid
	wire  [131:0] cmd_demux_src36_data;                                               // cmd_demux:src36_data -> cmd_mux_036:sink0_data
	wire          cmd_demux_src36_ready;                                              // cmd_mux_036:sink0_ready -> cmd_demux:src36_ready
	wire   [70:0] cmd_demux_src36_channel;                                            // cmd_demux:src36_channel -> cmd_mux_036:sink0_channel
	wire          cmd_demux_src36_startofpacket;                                      // cmd_demux:src36_startofpacket -> cmd_mux_036:sink0_startofpacket
	wire          cmd_demux_src36_endofpacket;                                        // cmd_demux:src36_endofpacket -> cmd_mux_036:sink0_endofpacket
	wire          cmd_demux_src37_valid;                                              // cmd_demux:src37_valid -> cmd_mux_037:sink0_valid
	wire  [131:0] cmd_demux_src37_data;                                               // cmd_demux:src37_data -> cmd_mux_037:sink0_data
	wire          cmd_demux_src37_ready;                                              // cmd_mux_037:sink0_ready -> cmd_demux:src37_ready
	wire   [70:0] cmd_demux_src37_channel;                                            // cmd_demux:src37_channel -> cmd_mux_037:sink0_channel
	wire          cmd_demux_src37_startofpacket;                                      // cmd_demux:src37_startofpacket -> cmd_mux_037:sink0_startofpacket
	wire          cmd_demux_src37_endofpacket;                                        // cmd_demux:src37_endofpacket -> cmd_mux_037:sink0_endofpacket
	wire          cmd_demux_src38_valid;                                              // cmd_demux:src38_valid -> cmd_mux_038:sink0_valid
	wire  [131:0] cmd_demux_src38_data;                                               // cmd_demux:src38_data -> cmd_mux_038:sink0_data
	wire          cmd_demux_src38_ready;                                              // cmd_mux_038:sink0_ready -> cmd_demux:src38_ready
	wire   [70:0] cmd_demux_src38_channel;                                            // cmd_demux:src38_channel -> cmd_mux_038:sink0_channel
	wire          cmd_demux_src38_startofpacket;                                      // cmd_demux:src38_startofpacket -> cmd_mux_038:sink0_startofpacket
	wire          cmd_demux_src38_endofpacket;                                        // cmd_demux:src38_endofpacket -> cmd_mux_038:sink0_endofpacket
	wire          cmd_demux_src39_valid;                                              // cmd_demux:src39_valid -> cmd_mux_039:sink0_valid
	wire  [131:0] cmd_demux_src39_data;                                               // cmd_demux:src39_data -> cmd_mux_039:sink0_data
	wire          cmd_demux_src39_ready;                                              // cmd_mux_039:sink0_ready -> cmd_demux:src39_ready
	wire   [70:0] cmd_demux_src39_channel;                                            // cmd_demux:src39_channel -> cmd_mux_039:sink0_channel
	wire          cmd_demux_src39_startofpacket;                                      // cmd_demux:src39_startofpacket -> cmd_mux_039:sink0_startofpacket
	wire          cmd_demux_src39_endofpacket;                                        // cmd_demux:src39_endofpacket -> cmd_mux_039:sink0_endofpacket
	wire          cmd_demux_src40_valid;                                              // cmd_demux:src40_valid -> cmd_mux_040:sink0_valid
	wire  [131:0] cmd_demux_src40_data;                                               // cmd_demux:src40_data -> cmd_mux_040:sink0_data
	wire          cmd_demux_src40_ready;                                              // cmd_mux_040:sink0_ready -> cmd_demux:src40_ready
	wire   [70:0] cmd_demux_src40_channel;                                            // cmd_demux:src40_channel -> cmd_mux_040:sink0_channel
	wire          cmd_demux_src40_startofpacket;                                      // cmd_demux:src40_startofpacket -> cmd_mux_040:sink0_startofpacket
	wire          cmd_demux_src40_endofpacket;                                        // cmd_demux:src40_endofpacket -> cmd_mux_040:sink0_endofpacket
	wire          cmd_demux_src41_valid;                                              // cmd_demux:src41_valid -> cmd_mux_041:sink0_valid
	wire  [131:0] cmd_demux_src41_data;                                               // cmd_demux:src41_data -> cmd_mux_041:sink0_data
	wire          cmd_demux_src41_ready;                                              // cmd_mux_041:sink0_ready -> cmd_demux:src41_ready
	wire   [70:0] cmd_demux_src41_channel;                                            // cmd_demux:src41_channel -> cmd_mux_041:sink0_channel
	wire          cmd_demux_src41_startofpacket;                                      // cmd_demux:src41_startofpacket -> cmd_mux_041:sink0_startofpacket
	wire          cmd_demux_src41_endofpacket;                                        // cmd_demux:src41_endofpacket -> cmd_mux_041:sink0_endofpacket
	wire          cmd_demux_src42_valid;                                              // cmd_demux:src42_valid -> cmd_mux_042:sink0_valid
	wire  [131:0] cmd_demux_src42_data;                                               // cmd_demux:src42_data -> cmd_mux_042:sink0_data
	wire          cmd_demux_src42_ready;                                              // cmd_mux_042:sink0_ready -> cmd_demux:src42_ready
	wire   [70:0] cmd_demux_src42_channel;                                            // cmd_demux:src42_channel -> cmd_mux_042:sink0_channel
	wire          cmd_demux_src42_startofpacket;                                      // cmd_demux:src42_startofpacket -> cmd_mux_042:sink0_startofpacket
	wire          cmd_demux_src42_endofpacket;                                        // cmd_demux:src42_endofpacket -> cmd_mux_042:sink0_endofpacket
	wire          cmd_demux_src43_valid;                                              // cmd_demux:src43_valid -> cmd_mux_043:sink0_valid
	wire  [131:0] cmd_demux_src43_data;                                               // cmd_demux:src43_data -> cmd_mux_043:sink0_data
	wire          cmd_demux_src43_ready;                                              // cmd_mux_043:sink0_ready -> cmd_demux:src43_ready
	wire   [70:0] cmd_demux_src43_channel;                                            // cmd_demux:src43_channel -> cmd_mux_043:sink0_channel
	wire          cmd_demux_src43_startofpacket;                                      // cmd_demux:src43_startofpacket -> cmd_mux_043:sink0_startofpacket
	wire          cmd_demux_src43_endofpacket;                                        // cmd_demux:src43_endofpacket -> cmd_mux_043:sink0_endofpacket
	wire          cmd_demux_src44_valid;                                              // cmd_demux:src44_valid -> cmd_mux_044:sink0_valid
	wire  [131:0] cmd_demux_src44_data;                                               // cmd_demux:src44_data -> cmd_mux_044:sink0_data
	wire          cmd_demux_src44_ready;                                              // cmd_mux_044:sink0_ready -> cmd_demux:src44_ready
	wire   [70:0] cmd_demux_src44_channel;                                            // cmd_demux:src44_channel -> cmd_mux_044:sink0_channel
	wire          cmd_demux_src44_startofpacket;                                      // cmd_demux:src44_startofpacket -> cmd_mux_044:sink0_startofpacket
	wire          cmd_demux_src44_endofpacket;                                        // cmd_demux:src44_endofpacket -> cmd_mux_044:sink0_endofpacket
	wire          cmd_demux_src45_valid;                                              // cmd_demux:src45_valid -> cmd_mux_045:sink0_valid
	wire  [131:0] cmd_demux_src45_data;                                               // cmd_demux:src45_data -> cmd_mux_045:sink0_data
	wire          cmd_demux_src45_ready;                                              // cmd_mux_045:sink0_ready -> cmd_demux:src45_ready
	wire   [70:0] cmd_demux_src45_channel;                                            // cmd_demux:src45_channel -> cmd_mux_045:sink0_channel
	wire          cmd_demux_src45_startofpacket;                                      // cmd_demux:src45_startofpacket -> cmd_mux_045:sink0_startofpacket
	wire          cmd_demux_src45_endofpacket;                                        // cmd_demux:src45_endofpacket -> cmd_mux_045:sink0_endofpacket
	wire          cmd_demux_src46_valid;                                              // cmd_demux:src46_valid -> cmd_mux_046:sink0_valid
	wire  [131:0] cmd_demux_src46_data;                                               // cmd_demux:src46_data -> cmd_mux_046:sink0_data
	wire          cmd_demux_src46_ready;                                              // cmd_mux_046:sink0_ready -> cmd_demux:src46_ready
	wire   [70:0] cmd_demux_src46_channel;                                            // cmd_demux:src46_channel -> cmd_mux_046:sink0_channel
	wire          cmd_demux_src46_startofpacket;                                      // cmd_demux:src46_startofpacket -> cmd_mux_046:sink0_startofpacket
	wire          cmd_demux_src46_endofpacket;                                        // cmd_demux:src46_endofpacket -> cmd_mux_046:sink0_endofpacket
	wire          cmd_demux_src47_valid;                                              // cmd_demux:src47_valid -> cmd_mux_047:sink0_valid
	wire  [131:0] cmd_demux_src47_data;                                               // cmd_demux:src47_data -> cmd_mux_047:sink0_data
	wire          cmd_demux_src47_ready;                                              // cmd_mux_047:sink0_ready -> cmd_demux:src47_ready
	wire   [70:0] cmd_demux_src47_channel;                                            // cmd_demux:src47_channel -> cmd_mux_047:sink0_channel
	wire          cmd_demux_src47_startofpacket;                                      // cmd_demux:src47_startofpacket -> cmd_mux_047:sink0_startofpacket
	wire          cmd_demux_src47_endofpacket;                                        // cmd_demux:src47_endofpacket -> cmd_mux_047:sink0_endofpacket
	wire          cmd_demux_src48_valid;                                              // cmd_demux:src48_valid -> cmd_mux_048:sink0_valid
	wire  [131:0] cmd_demux_src48_data;                                               // cmd_demux:src48_data -> cmd_mux_048:sink0_data
	wire          cmd_demux_src48_ready;                                              // cmd_mux_048:sink0_ready -> cmd_demux:src48_ready
	wire   [70:0] cmd_demux_src48_channel;                                            // cmd_demux:src48_channel -> cmd_mux_048:sink0_channel
	wire          cmd_demux_src48_startofpacket;                                      // cmd_demux:src48_startofpacket -> cmd_mux_048:sink0_startofpacket
	wire          cmd_demux_src48_endofpacket;                                        // cmd_demux:src48_endofpacket -> cmd_mux_048:sink0_endofpacket
	wire          cmd_demux_src49_valid;                                              // cmd_demux:src49_valid -> cmd_mux_049:sink0_valid
	wire  [131:0] cmd_demux_src49_data;                                               // cmd_demux:src49_data -> cmd_mux_049:sink0_data
	wire          cmd_demux_src49_ready;                                              // cmd_mux_049:sink0_ready -> cmd_demux:src49_ready
	wire   [70:0] cmd_demux_src49_channel;                                            // cmd_demux:src49_channel -> cmd_mux_049:sink0_channel
	wire          cmd_demux_src49_startofpacket;                                      // cmd_demux:src49_startofpacket -> cmd_mux_049:sink0_startofpacket
	wire          cmd_demux_src49_endofpacket;                                        // cmd_demux:src49_endofpacket -> cmd_mux_049:sink0_endofpacket
	wire          cmd_demux_src50_valid;                                              // cmd_demux:src50_valid -> cmd_mux_050:sink0_valid
	wire  [131:0] cmd_demux_src50_data;                                               // cmd_demux:src50_data -> cmd_mux_050:sink0_data
	wire          cmd_demux_src50_ready;                                              // cmd_mux_050:sink0_ready -> cmd_demux:src50_ready
	wire   [70:0] cmd_demux_src50_channel;                                            // cmd_demux:src50_channel -> cmd_mux_050:sink0_channel
	wire          cmd_demux_src50_startofpacket;                                      // cmd_demux:src50_startofpacket -> cmd_mux_050:sink0_startofpacket
	wire          cmd_demux_src50_endofpacket;                                        // cmd_demux:src50_endofpacket -> cmd_mux_050:sink0_endofpacket
	wire          cmd_demux_src51_valid;                                              // cmd_demux:src51_valid -> cmd_mux_051:sink0_valid
	wire  [131:0] cmd_demux_src51_data;                                               // cmd_demux:src51_data -> cmd_mux_051:sink0_data
	wire          cmd_demux_src51_ready;                                              // cmd_mux_051:sink0_ready -> cmd_demux:src51_ready
	wire   [70:0] cmd_demux_src51_channel;                                            // cmd_demux:src51_channel -> cmd_mux_051:sink0_channel
	wire          cmd_demux_src51_startofpacket;                                      // cmd_demux:src51_startofpacket -> cmd_mux_051:sink0_startofpacket
	wire          cmd_demux_src51_endofpacket;                                        // cmd_demux:src51_endofpacket -> cmd_mux_051:sink0_endofpacket
	wire          cmd_demux_src52_valid;                                              // cmd_demux:src52_valid -> cmd_mux_052:sink0_valid
	wire  [131:0] cmd_demux_src52_data;                                               // cmd_demux:src52_data -> cmd_mux_052:sink0_data
	wire          cmd_demux_src52_ready;                                              // cmd_mux_052:sink0_ready -> cmd_demux:src52_ready
	wire   [70:0] cmd_demux_src52_channel;                                            // cmd_demux:src52_channel -> cmd_mux_052:sink0_channel
	wire          cmd_demux_src52_startofpacket;                                      // cmd_demux:src52_startofpacket -> cmd_mux_052:sink0_startofpacket
	wire          cmd_demux_src52_endofpacket;                                        // cmd_demux:src52_endofpacket -> cmd_mux_052:sink0_endofpacket
	wire          cmd_demux_src53_valid;                                              // cmd_demux:src53_valid -> cmd_mux_053:sink0_valid
	wire  [131:0] cmd_demux_src53_data;                                               // cmd_demux:src53_data -> cmd_mux_053:sink0_data
	wire          cmd_demux_src53_ready;                                              // cmd_mux_053:sink0_ready -> cmd_demux:src53_ready
	wire   [70:0] cmd_demux_src53_channel;                                            // cmd_demux:src53_channel -> cmd_mux_053:sink0_channel
	wire          cmd_demux_src53_startofpacket;                                      // cmd_demux:src53_startofpacket -> cmd_mux_053:sink0_startofpacket
	wire          cmd_demux_src53_endofpacket;                                        // cmd_demux:src53_endofpacket -> cmd_mux_053:sink0_endofpacket
	wire          cmd_demux_src54_valid;                                              // cmd_demux:src54_valid -> cmd_mux_054:sink0_valid
	wire  [131:0] cmd_demux_src54_data;                                               // cmd_demux:src54_data -> cmd_mux_054:sink0_data
	wire          cmd_demux_src54_ready;                                              // cmd_mux_054:sink0_ready -> cmd_demux:src54_ready
	wire   [70:0] cmd_demux_src54_channel;                                            // cmd_demux:src54_channel -> cmd_mux_054:sink0_channel
	wire          cmd_demux_src54_startofpacket;                                      // cmd_demux:src54_startofpacket -> cmd_mux_054:sink0_startofpacket
	wire          cmd_demux_src54_endofpacket;                                        // cmd_demux:src54_endofpacket -> cmd_mux_054:sink0_endofpacket
	wire          cmd_demux_src55_valid;                                              // cmd_demux:src55_valid -> cmd_mux_055:sink0_valid
	wire  [131:0] cmd_demux_src55_data;                                               // cmd_demux:src55_data -> cmd_mux_055:sink0_data
	wire          cmd_demux_src55_ready;                                              // cmd_mux_055:sink0_ready -> cmd_demux:src55_ready
	wire   [70:0] cmd_demux_src55_channel;                                            // cmd_demux:src55_channel -> cmd_mux_055:sink0_channel
	wire          cmd_demux_src55_startofpacket;                                      // cmd_demux:src55_startofpacket -> cmd_mux_055:sink0_startofpacket
	wire          cmd_demux_src55_endofpacket;                                        // cmd_demux:src55_endofpacket -> cmd_mux_055:sink0_endofpacket
	wire          cmd_demux_src56_valid;                                              // cmd_demux:src56_valid -> cmd_mux_056:sink0_valid
	wire  [131:0] cmd_demux_src56_data;                                               // cmd_demux:src56_data -> cmd_mux_056:sink0_data
	wire          cmd_demux_src56_ready;                                              // cmd_mux_056:sink0_ready -> cmd_demux:src56_ready
	wire   [70:0] cmd_demux_src56_channel;                                            // cmd_demux:src56_channel -> cmd_mux_056:sink0_channel
	wire          cmd_demux_src56_startofpacket;                                      // cmd_demux:src56_startofpacket -> cmd_mux_056:sink0_startofpacket
	wire          cmd_demux_src56_endofpacket;                                        // cmd_demux:src56_endofpacket -> cmd_mux_056:sink0_endofpacket
	wire          cmd_demux_src57_valid;                                              // cmd_demux:src57_valid -> cmd_mux_057:sink0_valid
	wire  [131:0] cmd_demux_src57_data;                                               // cmd_demux:src57_data -> cmd_mux_057:sink0_data
	wire          cmd_demux_src57_ready;                                              // cmd_mux_057:sink0_ready -> cmd_demux:src57_ready
	wire   [70:0] cmd_demux_src57_channel;                                            // cmd_demux:src57_channel -> cmd_mux_057:sink0_channel
	wire          cmd_demux_src57_startofpacket;                                      // cmd_demux:src57_startofpacket -> cmd_mux_057:sink0_startofpacket
	wire          cmd_demux_src57_endofpacket;                                        // cmd_demux:src57_endofpacket -> cmd_mux_057:sink0_endofpacket
	wire          cmd_demux_src58_valid;                                              // cmd_demux:src58_valid -> cmd_mux_058:sink0_valid
	wire  [131:0] cmd_demux_src58_data;                                               // cmd_demux:src58_data -> cmd_mux_058:sink0_data
	wire          cmd_demux_src58_ready;                                              // cmd_mux_058:sink0_ready -> cmd_demux:src58_ready
	wire   [70:0] cmd_demux_src58_channel;                                            // cmd_demux:src58_channel -> cmd_mux_058:sink0_channel
	wire          cmd_demux_src58_startofpacket;                                      // cmd_demux:src58_startofpacket -> cmd_mux_058:sink0_startofpacket
	wire          cmd_demux_src58_endofpacket;                                        // cmd_demux:src58_endofpacket -> cmd_mux_058:sink0_endofpacket
	wire          cmd_demux_src59_valid;                                              // cmd_demux:src59_valid -> cmd_mux_059:sink0_valid
	wire  [131:0] cmd_demux_src59_data;                                               // cmd_demux:src59_data -> cmd_mux_059:sink0_data
	wire          cmd_demux_src59_ready;                                              // cmd_mux_059:sink0_ready -> cmd_demux:src59_ready
	wire   [70:0] cmd_demux_src59_channel;                                            // cmd_demux:src59_channel -> cmd_mux_059:sink0_channel
	wire          cmd_demux_src59_startofpacket;                                      // cmd_demux:src59_startofpacket -> cmd_mux_059:sink0_startofpacket
	wire          cmd_demux_src59_endofpacket;                                        // cmd_demux:src59_endofpacket -> cmd_mux_059:sink0_endofpacket
	wire          cmd_demux_src60_valid;                                              // cmd_demux:src60_valid -> cmd_mux_060:sink0_valid
	wire  [131:0] cmd_demux_src60_data;                                               // cmd_demux:src60_data -> cmd_mux_060:sink0_data
	wire          cmd_demux_src60_ready;                                              // cmd_mux_060:sink0_ready -> cmd_demux:src60_ready
	wire   [70:0] cmd_demux_src60_channel;                                            // cmd_demux:src60_channel -> cmd_mux_060:sink0_channel
	wire          cmd_demux_src60_startofpacket;                                      // cmd_demux:src60_startofpacket -> cmd_mux_060:sink0_startofpacket
	wire          cmd_demux_src60_endofpacket;                                        // cmd_demux:src60_endofpacket -> cmd_mux_060:sink0_endofpacket
	wire          cmd_demux_src61_valid;                                              // cmd_demux:src61_valid -> cmd_mux_061:sink0_valid
	wire  [131:0] cmd_demux_src61_data;                                               // cmd_demux:src61_data -> cmd_mux_061:sink0_data
	wire          cmd_demux_src61_ready;                                              // cmd_mux_061:sink0_ready -> cmd_demux:src61_ready
	wire   [70:0] cmd_demux_src61_channel;                                            // cmd_demux:src61_channel -> cmd_mux_061:sink0_channel
	wire          cmd_demux_src61_startofpacket;                                      // cmd_demux:src61_startofpacket -> cmd_mux_061:sink0_startofpacket
	wire          cmd_demux_src61_endofpacket;                                        // cmd_demux:src61_endofpacket -> cmd_mux_061:sink0_endofpacket
	wire          cmd_demux_src62_valid;                                              // cmd_demux:src62_valid -> cmd_mux_062:sink0_valid
	wire  [131:0] cmd_demux_src62_data;                                               // cmd_demux:src62_data -> cmd_mux_062:sink0_data
	wire          cmd_demux_src62_ready;                                              // cmd_mux_062:sink0_ready -> cmd_demux:src62_ready
	wire   [70:0] cmd_demux_src62_channel;                                            // cmd_demux:src62_channel -> cmd_mux_062:sink0_channel
	wire          cmd_demux_src62_startofpacket;                                      // cmd_demux:src62_startofpacket -> cmd_mux_062:sink0_startofpacket
	wire          cmd_demux_src62_endofpacket;                                        // cmd_demux:src62_endofpacket -> cmd_mux_062:sink0_endofpacket
	wire          cmd_demux_src63_valid;                                              // cmd_demux:src63_valid -> cmd_mux_063:sink0_valid
	wire  [131:0] cmd_demux_src63_data;                                               // cmd_demux:src63_data -> cmd_mux_063:sink0_data
	wire          cmd_demux_src63_ready;                                              // cmd_mux_063:sink0_ready -> cmd_demux:src63_ready
	wire   [70:0] cmd_demux_src63_channel;                                            // cmd_demux:src63_channel -> cmd_mux_063:sink0_channel
	wire          cmd_demux_src63_startofpacket;                                      // cmd_demux:src63_startofpacket -> cmd_mux_063:sink0_startofpacket
	wire          cmd_demux_src63_endofpacket;                                        // cmd_demux:src63_endofpacket -> cmd_mux_063:sink0_endofpacket
	wire          cmd_demux_src64_valid;                                              // cmd_demux:src64_valid -> cmd_mux_064:sink0_valid
	wire  [131:0] cmd_demux_src64_data;                                               // cmd_demux:src64_data -> cmd_mux_064:sink0_data
	wire          cmd_demux_src64_ready;                                              // cmd_mux_064:sink0_ready -> cmd_demux:src64_ready
	wire   [70:0] cmd_demux_src64_channel;                                            // cmd_demux:src64_channel -> cmd_mux_064:sink0_channel
	wire          cmd_demux_src64_startofpacket;                                      // cmd_demux:src64_startofpacket -> cmd_mux_064:sink0_startofpacket
	wire          cmd_demux_src64_endofpacket;                                        // cmd_demux:src64_endofpacket -> cmd_mux_064:sink0_endofpacket
	wire          cmd_demux_src65_valid;                                              // cmd_demux:src65_valid -> cmd_mux_065:sink0_valid
	wire  [131:0] cmd_demux_src65_data;                                               // cmd_demux:src65_data -> cmd_mux_065:sink0_data
	wire          cmd_demux_src65_ready;                                              // cmd_mux_065:sink0_ready -> cmd_demux:src65_ready
	wire   [70:0] cmd_demux_src65_channel;                                            // cmd_demux:src65_channel -> cmd_mux_065:sink0_channel
	wire          cmd_demux_src65_startofpacket;                                      // cmd_demux:src65_startofpacket -> cmd_mux_065:sink0_startofpacket
	wire          cmd_demux_src65_endofpacket;                                        // cmd_demux:src65_endofpacket -> cmd_mux_065:sink0_endofpacket
	wire          cmd_demux_src66_valid;                                              // cmd_demux:src66_valid -> cmd_mux_066:sink0_valid
	wire  [131:0] cmd_demux_src66_data;                                               // cmd_demux:src66_data -> cmd_mux_066:sink0_data
	wire          cmd_demux_src66_ready;                                              // cmd_mux_066:sink0_ready -> cmd_demux:src66_ready
	wire   [70:0] cmd_demux_src66_channel;                                            // cmd_demux:src66_channel -> cmd_mux_066:sink0_channel
	wire          cmd_demux_src66_startofpacket;                                      // cmd_demux:src66_startofpacket -> cmd_mux_066:sink0_startofpacket
	wire          cmd_demux_src66_endofpacket;                                        // cmd_demux:src66_endofpacket -> cmd_mux_066:sink0_endofpacket
	wire          cmd_demux_src67_valid;                                              // cmd_demux:src67_valid -> cmd_mux_067:sink0_valid
	wire  [131:0] cmd_demux_src67_data;                                               // cmd_demux:src67_data -> cmd_mux_067:sink0_data
	wire          cmd_demux_src67_ready;                                              // cmd_mux_067:sink0_ready -> cmd_demux:src67_ready
	wire   [70:0] cmd_demux_src67_channel;                                            // cmd_demux:src67_channel -> cmd_mux_067:sink0_channel
	wire          cmd_demux_src67_startofpacket;                                      // cmd_demux:src67_startofpacket -> cmd_mux_067:sink0_startofpacket
	wire          cmd_demux_src67_endofpacket;                                        // cmd_demux:src67_endofpacket -> cmd_mux_067:sink0_endofpacket
	wire          cmd_demux_src68_valid;                                              // cmd_demux:src68_valid -> cmd_mux_068:sink0_valid
	wire  [131:0] cmd_demux_src68_data;                                               // cmd_demux:src68_data -> cmd_mux_068:sink0_data
	wire          cmd_demux_src68_ready;                                              // cmd_mux_068:sink0_ready -> cmd_demux:src68_ready
	wire   [70:0] cmd_demux_src68_channel;                                            // cmd_demux:src68_channel -> cmd_mux_068:sink0_channel
	wire          cmd_demux_src68_startofpacket;                                      // cmd_demux:src68_startofpacket -> cmd_mux_068:sink0_startofpacket
	wire          cmd_demux_src68_endofpacket;                                        // cmd_demux:src68_endofpacket -> cmd_mux_068:sink0_endofpacket
	wire          cmd_demux_src69_valid;                                              // cmd_demux:src69_valid -> cmd_mux_069:sink0_valid
	wire  [131:0] cmd_demux_src69_data;                                               // cmd_demux:src69_data -> cmd_mux_069:sink0_data
	wire          cmd_demux_src69_ready;                                              // cmd_mux_069:sink0_ready -> cmd_demux:src69_ready
	wire   [70:0] cmd_demux_src69_channel;                                            // cmd_demux:src69_channel -> cmd_mux_069:sink0_channel
	wire          cmd_demux_src69_startofpacket;                                      // cmd_demux:src69_startofpacket -> cmd_mux_069:sink0_startofpacket
	wire          cmd_demux_src69_endofpacket;                                        // cmd_demux:src69_endofpacket -> cmd_mux_069:sink0_endofpacket
	wire          cmd_demux_src70_valid;                                              // cmd_demux:src70_valid -> cmd_mux_070:sink0_valid
	wire  [131:0] cmd_demux_src70_data;                                               // cmd_demux:src70_data -> cmd_mux_070:sink0_data
	wire          cmd_demux_src70_ready;                                              // cmd_mux_070:sink0_ready -> cmd_demux:src70_ready
	wire   [70:0] cmd_demux_src70_channel;                                            // cmd_demux:src70_channel -> cmd_mux_070:sink0_channel
	wire          cmd_demux_src70_startofpacket;                                      // cmd_demux:src70_startofpacket -> cmd_mux_070:sink0_startofpacket
	wire          cmd_demux_src70_endofpacket;                                        // cmd_demux:src70_endofpacket -> cmd_mux_070:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                           // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [131:0] cmd_demux_001_src0_data;                                            // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                           // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [70:0] cmd_demux_001_src0_channel;                                         // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                   // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                     // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                           // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire  [131:0] cmd_demux_001_src1_data;                                            // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src1_ready;                                           // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire   [70:0] cmd_demux_001_src1_channel;                                         // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                                   // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                     // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                           // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire  [131:0] cmd_demux_001_src2_data;                                            // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                           // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire   [70:0] cmd_demux_001_src2_channel;                                         // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                                   // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                     // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                           // cmd_demux_001:src3_valid -> cmd_mux_003:sink1_valid
	wire  [131:0] cmd_demux_001_src3_data;                                            // cmd_demux_001:src3_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src3_ready;                                           // cmd_mux_003:sink1_ready -> cmd_demux_001:src3_ready
	wire   [70:0] cmd_demux_001_src3_channel;                                         // cmd_demux_001:src3_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                                   // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                     // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_001_src4_valid;                                           // cmd_demux_001:src4_valid -> cmd_mux_004:sink1_valid
	wire  [131:0] cmd_demux_001_src4_data;                                            // cmd_demux_001:src4_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_001_src4_ready;                                           // cmd_mux_004:sink1_ready -> cmd_demux_001:src4_ready
	wire   [70:0] cmd_demux_001_src4_channel;                                         // cmd_demux_001:src4_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_001_src4_startofpacket;                                   // cmd_demux_001:src4_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                     // cmd_demux_001:src4_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_001_src5_valid;                                           // cmd_demux_001:src5_valid -> cmd_mux_005:sink1_valid
	wire  [131:0] cmd_demux_001_src5_data;                                            // cmd_demux_001:src5_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_001_src5_ready;                                           // cmd_mux_005:sink1_ready -> cmd_demux_001:src5_ready
	wire   [70:0] cmd_demux_001_src5_channel;                                         // cmd_demux_001:src5_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_001_src5_startofpacket;                                   // cmd_demux_001:src5_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                     // cmd_demux_001:src5_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_001_src6_valid;                                           // cmd_demux_001:src6_valid -> cmd_mux_006:sink1_valid
	wire  [131:0] cmd_demux_001_src6_data;                                            // cmd_demux_001:src6_data -> cmd_mux_006:sink1_data
	wire          cmd_demux_001_src6_ready;                                           // cmd_mux_006:sink1_ready -> cmd_demux_001:src6_ready
	wire   [70:0] cmd_demux_001_src6_channel;                                         // cmd_demux_001:src6_channel -> cmd_mux_006:sink1_channel
	wire          cmd_demux_001_src6_startofpacket;                                   // cmd_demux_001:src6_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                                     // cmd_demux_001:src6_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          cmd_demux_001_src7_valid;                                           // cmd_demux_001:src7_valid -> cmd_mux_007:sink1_valid
	wire  [131:0] cmd_demux_001_src7_data;                                            // cmd_demux_001:src7_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_001_src7_ready;                                           // cmd_mux_007:sink1_ready -> cmd_demux_001:src7_ready
	wire   [70:0] cmd_demux_001_src7_channel;                                         // cmd_demux_001:src7_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_001_src7_startofpacket;                                   // cmd_demux_001:src7_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                                     // cmd_demux_001:src7_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_001_src8_valid;                                           // cmd_demux_001:src8_valid -> cmd_mux_008:sink1_valid
	wire  [131:0] cmd_demux_001_src8_data;                                            // cmd_demux_001:src8_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_001_src8_ready;                                           // cmd_mux_008:sink1_ready -> cmd_demux_001:src8_ready
	wire   [70:0] cmd_demux_001_src8_channel;                                         // cmd_demux_001:src8_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_001_src8_startofpacket;                                   // cmd_demux_001:src8_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_001_src8_endofpacket;                                     // cmd_demux_001:src8_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          cmd_demux_001_src9_valid;                                           // cmd_demux_001:src9_valid -> cmd_mux_009:sink1_valid
	wire  [131:0] cmd_demux_001_src9_data;                                            // cmd_demux_001:src9_data -> cmd_mux_009:sink1_data
	wire          cmd_demux_001_src9_ready;                                           // cmd_mux_009:sink1_ready -> cmd_demux_001:src9_ready
	wire   [70:0] cmd_demux_001_src9_channel;                                         // cmd_demux_001:src9_channel -> cmd_mux_009:sink1_channel
	wire          cmd_demux_001_src9_startofpacket;                                   // cmd_demux_001:src9_startofpacket -> cmd_mux_009:sink1_startofpacket
	wire          cmd_demux_001_src9_endofpacket;                                     // cmd_demux_001:src9_endofpacket -> cmd_mux_009:sink1_endofpacket
	wire          cmd_demux_001_src10_valid;                                          // cmd_demux_001:src10_valid -> cmd_mux_010:sink1_valid
	wire  [131:0] cmd_demux_001_src10_data;                                           // cmd_demux_001:src10_data -> cmd_mux_010:sink1_data
	wire          cmd_demux_001_src10_ready;                                          // cmd_mux_010:sink1_ready -> cmd_demux_001:src10_ready
	wire   [70:0] cmd_demux_001_src10_channel;                                        // cmd_demux_001:src10_channel -> cmd_mux_010:sink1_channel
	wire          cmd_demux_001_src10_startofpacket;                                  // cmd_demux_001:src10_startofpacket -> cmd_mux_010:sink1_startofpacket
	wire          cmd_demux_001_src10_endofpacket;                                    // cmd_demux_001:src10_endofpacket -> cmd_mux_010:sink1_endofpacket
	wire          cmd_demux_001_src11_valid;                                          // cmd_demux_001:src11_valid -> cmd_mux_011:sink1_valid
	wire  [131:0] cmd_demux_001_src11_data;                                           // cmd_demux_001:src11_data -> cmd_mux_011:sink1_data
	wire          cmd_demux_001_src11_ready;                                          // cmd_mux_011:sink1_ready -> cmd_demux_001:src11_ready
	wire   [70:0] cmd_demux_001_src11_channel;                                        // cmd_demux_001:src11_channel -> cmd_mux_011:sink1_channel
	wire          cmd_demux_001_src11_startofpacket;                                  // cmd_demux_001:src11_startofpacket -> cmd_mux_011:sink1_startofpacket
	wire          cmd_demux_001_src11_endofpacket;                                    // cmd_demux_001:src11_endofpacket -> cmd_mux_011:sink1_endofpacket
	wire          cmd_demux_001_src12_valid;                                          // cmd_demux_001:src12_valid -> cmd_mux_012:sink1_valid
	wire  [131:0] cmd_demux_001_src12_data;                                           // cmd_demux_001:src12_data -> cmd_mux_012:sink1_data
	wire          cmd_demux_001_src12_ready;                                          // cmd_mux_012:sink1_ready -> cmd_demux_001:src12_ready
	wire   [70:0] cmd_demux_001_src12_channel;                                        // cmd_demux_001:src12_channel -> cmd_mux_012:sink1_channel
	wire          cmd_demux_001_src12_startofpacket;                                  // cmd_demux_001:src12_startofpacket -> cmd_mux_012:sink1_startofpacket
	wire          cmd_demux_001_src12_endofpacket;                                    // cmd_demux_001:src12_endofpacket -> cmd_mux_012:sink1_endofpacket
	wire          cmd_demux_001_src13_valid;                                          // cmd_demux_001:src13_valid -> cmd_mux_013:sink1_valid
	wire  [131:0] cmd_demux_001_src13_data;                                           // cmd_demux_001:src13_data -> cmd_mux_013:sink1_data
	wire          cmd_demux_001_src13_ready;                                          // cmd_mux_013:sink1_ready -> cmd_demux_001:src13_ready
	wire   [70:0] cmd_demux_001_src13_channel;                                        // cmd_demux_001:src13_channel -> cmd_mux_013:sink1_channel
	wire          cmd_demux_001_src13_startofpacket;                                  // cmd_demux_001:src13_startofpacket -> cmd_mux_013:sink1_startofpacket
	wire          cmd_demux_001_src13_endofpacket;                                    // cmd_demux_001:src13_endofpacket -> cmd_mux_013:sink1_endofpacket
	wire          cmd_demux_001_src14_valid;                                          // cmd_demux_001:src14_valid -> cmd_mux_014:sink1_valid
	wire  [131:0] cmd_demux_001_src14_data;                                           // cmd_demux_001:src14_data -> cmd_mux_014:sink1_data
	wire          cmd_demux_001_src14_ready;                                          // cmd_mux_014:sink1_ready -> cmd_demux_001:src14_ready
	wire   [70:0] cmd_demux_001_src14_channel;                                        // cmd_demux_001:src14_channel -> cmd_mux_014:sink1_channel
	wire          cmd_demux_001_src14_startofpacket;                                  // cmd_demux_001:src14_startofpacket -> cmd_mux_014:sink1_startofpacket
	wire          cmd_demux_001_src14_endofpacket;                                    // cmd_demux_001:src14_endofpacket -> cmd_mux_014:sink1_endofpacket
	wire          cmd_demux_001_src15_valid;                                          // cmd_demux_001:src15_valid -> cmd_mux_015:sink1_valid
	wire  [131:0] cmd_demux_001_src15_data;                                           // cmd_demux_001:src15_data -> cmd_mux_015:sink1_data
	wire          cmd_demux_001_src15_ready;                                          // cmd_mux_015:sink1_ready -> cmd_demux_001:src15_ready
	wire   [70:0] cmd_demux_001_src15_channel;                                        // cmd_demux_001:src15_channel -> cmd_mux_015:sink1_channel
	wire          cmd_demux_001_src15_startofpacket;                                  // cmd_demux_001:src15_startofpacket -> cmd_mux_015:sink1_startofpacket
	wire          cmd_demux_001_src15_endofpacket;                                    // cmd_demux_001:src15_endofpacket -> cmd_mux_015:sink1_endofpacket
	wire          cmd_demux_001_src16_valid;                                          // cmd_demux_001:src16_valid -> cmd_mux_016:sink1_valid
	wire  [131:0] cmd_demux_001_src16_data;                                           // cmd_demux_001:src16_data -> cmd_mux_016:sink1_data
	wire          cmd_demux_001_src16_ready;                                          // cmd_mux_016:sink1_ready -> cmd_demux_001:src16_ready
	wire   [70:0] cmd_demux_001_src16_channel;                                        // cmd_demux_001:src16_channel -> cmd_mux_016:sink1_channel
	wire          cmd_demux_001_src16_startofpacket;                                  // cmd_demux_001:src16_startofpacket -> cmd_mux_016:sink1_startofpacket
	wire          cmd_demux_001_src16_endofpacket;                                    // cmd_demux_001:src16_endofpacket -> cmd_mux_016:sink1_endofpacket
	wire          cmd_demux_001_src17_valid;                                          // cmd_demux_001:src17_valid -> cmd_mux_017:sink1_valid
	wire  [131:0] cmd_demux_001_src17_data;                                           // cmd_demux_001:src17_data -> cmd_mux_017:sink1_data
	wire          cmd_demux_001_src17_ready;                                          // cmd_mux_017:sink1_ready -> cmd_demux_001:src17_ready
	wire   [70:0] cmd_demux_001_src17_channel;                                        // cmd_demux_001:src17_channel -> cmd_mux_017:sink1_channel
	wire          cmd_demux_001_src17_startofpacket;                                  // cmd_demux_001:src17_startofpacket -> cmd_mux_017:sink1_startofpacket
	wire          cmd_demux_001_src17_endofpacket;                                    // cmd_demux_001:src17_endofpacket -> cmd_mux_017:sink1_endofpacket
	wire          cmd_demux_001_src18_valid;                                          // cmd_demux_001:src18_valid -> cmd_mux_018:sink1_valid
	wire  [131:0] cmd_demux_001_src18_data;                                           // cmd_demux_001:src18_data -> cmd_mux_018:sink1_data
	wire          cmd_demux_001_src18_ready;                                          // cmd_mux_018:sink1_ready -> cmd_demux_001:src18_ready
	wire   [70:0] cmd_demux_001_src18_channel;                                        // cmd_demux_001:src18_channel -> cmd_mux_018:sink1_channel
	wire          cmd_demux_001_src18_startofpacket;                                  // cmd_demux_001:src18_startofpacket -> cmd_mux_018:sink1_startofpacket
	wire          cmd_demux_001_src18_endofpacket;                                    // cmd_demux_001:src18_endofpacket -> cmd_mux_018:sink1_endofpacket
	wire          cmd_demux_001_src19_valid;                                          // cmd_demux_001:src19_valid -> cmd_mux_019:sink1_valid
	wire  [131:0] cmd_demux_001_src19_data;                                           // cmd_demux_001:src19_data -> cmd_mux_019:sink1_data
	wire          cmd_demux_001_src19_ready;                                          // cmd_mux_019:sink1_ready -> cmd_demux_001:src19_ready
	wire   [70:0] cmd_demux_001_src19_channel;                                        // cmd_demux_001:src19_channel -> cmd_mux_019:sink1_channel
	wire          cmd_demux_001_src19_startofpacket;                                  // cmd_demux_001:src19_startofpacket -> cmd_mux_019:sink1_startofpacket
	wire          cmd_demux_001_src19_endofpacket;                                    // cmd_demux_001:src19_endofpacket -> cmd_mux_019:sink1_endofpacket
	wire          cmd_demux_001_src20_valid;                                          // cmd_demux_001:src20_valid -> cmd_mux_020:sink1_valid
	wire  [131:0] cmd_demux_001_src20_data;                                           // cmd_demux_001:src20_data -> cmd_mux_020:sink1_data
	wire          cmd_demux_001_src20_ready;                                          // cmd_mux_020:sink1_ready -> cmd_demux_001:src20_ready
	wire   [70:0] cmd_demux_001_src20_channel;                                        // cmd_demux_001:src20_channel -> cmd_mux_020:sink1_channel
	wire          cmd_demux_001_src20_startofpacket;                                  // cmd_demux_001:src20_startofpacket -> cmd_mux_020:sink1_startofpacket
	wire          cmd_demux_001_src20_endofpacket;                                    // cmd_demux_001:src20_endofpacket -> cmd_mux_020:sink1_endofpacket
	wire          cmd_demux_001_src21_valid;                                          // cmd_demux_001:src21_valid -> cmd_mux_021:sink1_valid
	wire  [131:0] cmd_demux_001_src21_data;                                           // cmd_demux_001:src21_data -> cmd_mux_021:sink1_data
	wire          cmd_demux_001_src21_ready;                                          // cmd_mux_021:sink1_ready -> cmd_demux_001:src21_ready
	wire   [70:0] cmd_demux_001_src21_channel;                                        // cmd_demux_001:src21_channel -> cmd_mux_021:sink1_channel
	wire          cmd_demux_001_src21_startofpacket;                                  // cmd_demux_001:src21_startofpacket -> cmd_mux_021:sink1_startofpacket
	wire          cmd_demux_001_src21_endofpacket;                                    // cmd_demux_001:src21_endofpacket -> cmd_mux_021:sink1_endofpacket
	wire          cmd_demux_001_src22_valid;                                          // cmd_demux_001:src22_valid -> cmd_mux_022:sink1_valid
	wire  [131:0] cmd_demux_001_src22_data;                                           // cmd_demux_001:src22_data -> cmd_mux_022:sink1_data
	wire          cmd_demux_001_src22_ready;                                          // cmd_mux_022:sink1_ready -> cmd_demux_001:src22_ready
	wire   [70:0] cmd_demux_001_src22_channel;                                        // cmd_demux_001:src22_channel -> cmd_mux_022:sink1_channel
	wire          cmd_demux_001_src22_startofpacket;                                  // cmd_demux_001:src22_startofpacket -> cmd_mux_022:sink1_startofpacket
	wire          cmd_demux_001_src22_endofpacket;                                    // cmd_demux_001:src22_endofpacket -> cmd_mux_022:sink1_endofpacket
	wire          cmd_demux_001_src23_valid;                                          // cmd_demux_001:src23_valid -> cmd_mux_023:sink1_valid
	wire  [131:0] cmd_demux_001_src23_data;                                           // cmd_demux_001:src23_data -> cmd_mux_023:sink1_data
	wire          cmd_demux_001_src23_ready;                                          // cmd_mux_023:sink1_ready -> cmd_demux_001:src23_ready
	wire   [70:0] cmd_demux_001_src23_channel;                                        // cmd_demux_001:src23_channel -> cmd_mux_023:sink1_channel
	wire          cmd_demux_001_src23_startofpacket;                                  // cmd_demux_001:src23_startofpacket -> cmd_mux_023:sink1_startofpacket
	wire          cmd_demux_001_src23_endofpacket;                                    // cmd_demux_001:src23_endofpacket -> cmd_mux_023:sink1_endofpacket
	wire          cmd_demux_001_src24_valid;                                          // cmd_demux_001:src24_valid -> cmd_mux_024:sink1_valid
	wire  [131:0] cmd_demux_001_src24_data;                                           // cmd_demux_001:src24_data -> cmd_mux_024:sink1_data
	wire          cmd_demux_001_src24_ready;                                          // cmd_mux_024:sink1_ready -> cmd_demux_001:src24_ready
	wire   [70:0] cmd_demux_001_src24_channel;                                        // cmd_demux_001:src24_channel -> cmd_mux_024:sink1_channel
	wire          cmd_demux_001_src24_startofpacket;                                  // cmd_demux_001:src24_startofpacket -> cmd_mux_024:sink1_startofpacket
	wire          cmd_demux_001_src24_endofpacket;                                    // cmd_demux_001:src24_endofpacket -> cmd_mux_024:sink1_endofpacket
	wire          cmd_demux_001_src25_valid;                                          // cmd_demux_001:src25_valid -> cmd_mux_025:sink1_valid
	wire  [131:0] cmd_demux_001_src25_data;                                           // cmd_demux_001:src25_data -> cmd_mux_025:sink1_data
	wire          cmd_demux_001_src25_ready;                                          // cmd_mux_025:sink1_ready -> cmd_demux_001:src25_ready
	wire   [70:0] cmd_demux_001_src25_channel;                                        // cmd_demux_001:src25_channel -> cmd_mux_025:sink1_channel
	wire          cmd_demux_001_src25_startofpacket;                                  // cmd_demux_001:src25_startofpacket -> cmd_mux_025:sink1_startofpacket
	wire          cmd_demux_001_src25_endofpacket;                                    // cmd_demux_001:src25_endofpacket -> cmd_mux_025:sink1_endofpacket
	wire          cmd_demux_001_src26_valid;                                          // cmd_demux_001:src26_valid -> cmd_mux_026:sink1_valid
	wire  [131:0] cmd_demux_001_src26_data;                                           // cmd_demux_001:src26_data -> cmd_mux_026:sink1_data
	wire          cmd_demux_001_src26_ready;                                          // cmd_mux_026:sink1_ready -> cmd_demux_001:src26_ready
	wire   [70:0] cmd_demux_001_src26_channel;                                        // cmd_demux_001:src26_channel -> cmd_mux_026:sink1_channel
	wire          cmd_demux_001_src26_startofpacket;                                  // cmd_demux_001:src26_startofpacket -> cmd_mux_026:sink1_startofpacket
	wire          cmd_demux_001_src26_endofpacket;                                    // cmd_demux_001:src26_endofpacket -> cmd_mux_026:sink1_endofpacket
	wire          cmd_demux_001_src27_valid;                                          // cmd_demux_001:src27_valid -> cmd_mux_027:sink1_valid
	wire  [131:0] cmd_demux_001_src27_data;                                           // cmd_demux_001:src27_data -> cmd_mux_027:sink1_data
	wire          cmd_demux_001_src27_ready;                                          // cmd_mux_027:sink1_ready -> cmd_demux_001:src27_ready
	wire   [70:0] cmd_demux_001_src27_channel;                                        // cmd_demux_001:src27_channel -> cmd_mux_027:sink1_channel
	wire          cmd_demux_001_src27_startofpacket;                                  // cmd_demux_001:src27_startofpacket -> cmd_mux_027:sink1_startofpacket
	wire          cmd_demux_001_src27_endofpacket;                                    // cmd_demux_001:src27_endofpacket -> cmd_mux_027:sink1_endofpacket
	wire          cmd_demux_001_src28_valid;                                          // cmd_demux_001:src28_valid -> cmd_mux_028:sink1_valid
	wire  [131:0] cmd_demux_001_src28_data;                                           // cmd_demux_001:src28_data -> cmd_mux_028:sink1_data
	wire          cmd_demux_001_src28_ready;                                          // cmd_mux_028:sink1_ready -> cmd_demux_001:src28_ready
	wire   [70:0] cmd_demux_001_src28_channel;                                        // cmd_demux_001:src28_channel -> cmd_mux_028:sink1_channel
	wire          cmd_demux_001_src28_startofpacket;                                  // cmd_demux_001:src28_startofpacket -> cmd_mux_028:sink1_startofpacket
	wire          cmd_demux_001_src28_endofpacket;                                    // cmd_demux_001:src28_endofpacket -> cmd_mux_028:sink1_endofpacket
	wire          cmd_demux_001_src29_valid;                                          // cmd_demux_001:src29_valid -> cmd_mux_029:sink1_valid
	wire  [131:0] cmd_demux_001_src29_data;                                           // cmd_demux_001:src29_data -> cmd_mux_029:sink1_data
	wire          cmd_demux_001_src29_ready;                                          // cmd_mux_029:sink1_ready -> cmd_demux_001:src29_ready
	wire   [70:0] cmd_demux_001_src29_channel;                                        // cmd_demux_001:src29_channel -> cmd_mux_029:sink1_channel
	wire          cmd_demux_001_src29_startofpacket;                                  // cmd_demux_001:src29_startofpacket -> cmd_mux_029:sink1_startofpacket
	wire          cmd_demux_001_src29_endofpacket;                                    // cmd_demux_001:src29_endofpacket -> cmd_mux_029:sink1_endofpacket
	wire          cmd_demux_001_src30_valid;                                          // cmd_demux_001:src30_valid -> cmd_mux_030:sink1_valid
	wire  [131:0] cmd_demux_001_src30_data;                                           // cmd_demux_001:src30_data -> cmd_mux_030:sink1_data
	wire          cmd_demux_001_src30_ready;                                          // cmd_mux_030:sink1_ready -> cmd_demux_001:src30_ready
	wire   [70:0] cmd_demux_001_src30_channel;                                        // cmd_demux_001:src30_channel -> cmd_mux_030:sink1_channel
	wire          cmd_demux_001_src30_startofpacket;                                  // cmd_demux_001:src30_startofpacket -> cmd_mux_030:sink1_startofpacket
	wire          cmd_demux_001_src30_endofpacket;                                    // cmd_demux_001:src30_endofpacket -> cmd_mux_030:sink1_endofpacket
	wire          cmd_demux_001_src31_valid;                                          // cmd_demux_001:src31_valid -> cmd_mux_031:sink1_valid
	wire  [131:0] cmd_demux_001_src31_data;                                           // cmd_demux_001:src31_data -> cmd_mux_031:sink1_data
	wire          cmd_demux_001_src31_ready;                                          // cmd_mux_031:sink1_ready -> cmd_demux_001:src31_ready
	wire   [70:0] cmd_demux_001_src31_channel;                                        // cmd_demux_001:src31_channel -> cmd_mux_031:sink1_channel
	wire          cmd_demux_001_src31_startofpacket;                                  // cmd_demux_001:src31_startofpacket -> cmd_mux_031:sink1_startofpacket
	wire          cmd_demux_001_src31_endofpacket;                                    // cmd_demux_001:src31_endofpacket -> cmd_mux_031:sink1_endofpacket
	wire          cmd_demux_001_src32_valid;                                          // cmd_demux_001:src32_valid -> cmd_mux_032:sink1_valid
	wire  [131:0] cmd_demux_001_src32_data;                                           // cmd_demux_001:src32_data -> cmd_mux_032:sink1_data
	wire          cmd_demux_001_src32_ready;                                          // cmd_mux_032:sink1_ready -> cmd_demux_001:src32_ready
	wire   [70:0] cmd_demux_001_src32_channel;                                        // cmd_demux_001:src32_channel -> cmd_mux_032:sink1_channel
	wire          cmd_demux_001_src32_startofpacket;                                  // cmd_demux_001:src32_startofpacket -> cmd_mux_032:sink1_startofpacket
	wire          cmd_demux_001_src32_endofpacket;                                    // cmd_demux_001:src32_endofpacket -> cmd_mux_032:sink1_endofpacket
	wire          cmd_demux_001_src33_valid;                                          // cmd_demux_001:src33_valid -> cmd_mux_033:sink1_valid
	wire  [131:0] cmd_demux_001_src33_data;                                           // cmd_demux_001:src33_data -> cmd_mux_033:sink1_data
	wire          cmd_demux_001_src33_ready;                                          // cmd_mux_033:sink1_ready -> cmd_demux_001:src33_ready
	wire   [70:0] cmd_demux_001_src33_channel;                                        // cmd_demux_001:src33_channel -> cmd_mux_033:sink1_channel
	wire          cmd_demux_001_src33_startofpacket;                                  // cmd_demux_001:src33_startofpacket -> cmd_mux_033:sink1_startofpacket
	wire          cmd_demux_001_src33_endofpacket;                                    // cmd_demux_001:src33_endofpacket -> cmd_mux_033:sink1_endofpacket
	wire          cmd_demux_001_src34_valid;                                          // cmd_demux_001:src34_valid -> cmd_mux_034:sink1_valid
	wire  [131:0] cmd_demux_001_src34_data;                                           // cmd_demux_001:src34_data -> cmd_mux_034:sink1_data
	wire          cmd_demux_001_src34_ready;                                          // cmd_mux_034:sink1_ready -> cmd_demux_001:src34_ready
	wire   [70:0] cmd_demux_001_src34_channel;                                        // cmd_demux_001:src34_channel -> cmd_mux_034:sink1_channel
	wire          cmd_demux_001_src34_startofpacket;                                  // cmd_demux_001:src34_startofpacket -> cmd_mux_034:sink1_startofpacket
	wire          cmd_demux_001_src34_endofpacket;                                    // cmd_demux_001:src34_endofpacket -> cmd_mux_034:sink1_endofpacket
	wire          cmd_demux_001_src35_valid;                                          // cmd_demux_001:src35_valid -> cmd_mux_035:sink1_valid
	wire  [131:0] cmd_demux_001_src35_data;                                           // cmd_demux_001:src35_data -> cmd_mux_035:sink1_data
	wire          cmd_demux_001_src35_ready;                                          // cmd_mux_035:sink1_ready -> cmd_demux_001:src35_ready
	wire   [70:0] cmd_demux_001_src35_channel;                                        // cmd_demux_001:src35_channel -> cmd_mux_035:sink1_channel
	wire          cmd_demux_001_src35_startofpacket;                                  // cmd_demux_001:src35_startofpacket -> cmd_mux_035:sink1_startofpacket
	wire          cmd_demux_001_src35_endofpacket;                                    // cmd_demux_001:src35_endofpacket -> cmd_mux_035:sink1_endofpacket
	wire          cmd_demux_001_src36_valid;                                          // cmd_demux_001:src36_valid -> cmd_mux_036:sink1_valid
	wire  [131:0] cmd_demux_001_src36_data;                                           // cmd_demux_001:src36_data -> cmd_mux_036:sink1_data
	wire          cmd_demux_001_src36_ready;                                          // cmd_mux_036:sink1_ready -> cmd_demux_001:src36_ready
	wire   [70:0] cmd_demux_001_src36_channel;                                        // cmd_demux_001:src36_channel -> cmd_mux_036:sink1_channel
	wire          cmd_demux_001_src36_startofpacket;                                  // cmd_demux_001:src36_startofpacket -> cmd_mux_036:sink1_startofpacket
	wire          cmd_demux_001_src36_endofpacket;                                    // cmd_demux_001:src36_endofpacket -> cmd_mux_036:sink1_endofpacket
	wire          cmd_demux_001_src37_valid;                                          // cmd_demux_001:src37_valid -> cmd_mux_037:sink1_valid
	wire  [131:0] cmd_demux_001_src37_data;                                           // cmd_demux_001:src37_data -> cmd_mux_037:sink1_data
	wire          cmd_demux_001_src37_ready;                                          // cmd_mux_037:sink1_ready -> cmd_demux_001:src37_ready
	wire   [70:0] cmd_demux_001_src37_channel;                                        // cmd_demux_001:src37_channel -> cmd_mux_037:sink1_channel
	wire          cmd_demux_001_src37_startofpacket;                                  // cmd_demux_001:src37_startofpacket -> cmd_mux_037:sink1_startofpacket
	wire          cmd_demux_001_src37_endofpacket;                                    // cmd_demux_001:src37_endofpacket -> cmd_mux_037:sink1_endofpacket
	wire          cmd_demux_001_src38_valid;                                          // cmd_demux_001:src38_valid -> cmd_mux_038:sink1_valid
	wire  [131:0] cmd_demux_001_src38_data;                                           // cmd_demux_001:src38_data -> cmd_mux_038:sink1_data
	wire          cmd_demux_001_src38_ready;                                          // cmd_mux_038:sink1_ready -> cmd_demux_001:src38_ready
	wire   [70:0] cmd_demux_001_src38_channel;                                        // cmd_demux_001:src38_channel -> cmd_mux_038:sink1_channel
	wire          cmd_demux_001_src38_startofpacket;                                  // cmd_demux_001:src38_startofpacket -> cmd_mux_038:sink1_startofpacket
	wire          cmd_demux_001_src38_endofpacket;                                    // cmd_demux_001:src38_endofpacket -> cmd_mux_038:sink1_endofpacket
	wire          cmd_demux_001_src39_valid;                                          // cmd_demux_001:src39_valid -> cmd_mux_039:sink1_valid
	wire  [131:0] cmd_demux_001_src39_data;                                           // cmd_demux_001:src39_data -> cmd_mux_039:sink1_data
	wire          cmd_demux_001_src39_ready;                                          // cmd_mux_039:sink1_ready -> cmd_demux_001:src39_ready
	wire   [70:0] cmd_demux_001_src39_channel;                                        // cmd_demux_001:src39_channel -> cmd_mux_039:sink1_channel
	wire          cmd_demux_001_src39_startofpacket;                                  // cmd_demux_001:src39_startofpacket -> cmd_mux_039:sink1_startofpacket
	wire          cmd_demux_001_src39_endofpacket;                                    // cmd_demux_001:src39_endofpacket -> cmd_mux_039:sink1_endofpacket
	wire          cmd_demux_001_src40_valid;                                          // cmd_demux_001:src40_valid -> cmd_mux_040:sink1_valid
	wire  [131:0] cmd_demux_001_src40_data;                                           // cmd_demux_001:src40_data -> cmd_mux_040:sink1_data
	wire          cmd_demux_001_src40_ready;                                          // cmd_mux_040:sink1_ready -> cmd_demux_001:src40_ready
	wire   [70:0] cmd_demux_001_src40_channel;                                        // cmd_demux_001:src40_channel -> cmd_mux_040:sink1_channel
	wire          cmd_demux_001_src40_startofpacket;                                  // cmd_demux_001:src40_startofpacket -> cmd_mux_040:sink1_startofpacket
	wire          cmd_demux_001_src40_endofpacket;                                    // cmd_demux_001:src40_endofpacket -> cmd_mux_040:sink1_endofpacket
	wire          cmd_demux_001_src41_valid;                                          // cmd_demux_001:src41_valid -> cmd_mux_041:sink1_valid
	wire  [131:0] cmd_demux_001_src41_data;                                           // cmd_demux_001:src41_data -> cmd_mux_041:sink1_data
	wire          cmd_demux_001_src41_ready;                                          // cmd_mux_041:sink1_ready -> cmd_demux_001:src41_ready
	wire   [70:0] cmd_demux_001_src41_channel;                                        // cmd_demux_001:src41_channel -> cmd_mux_041:sink1_channel
	wire          cmd_demux_001_src41_startofpacket;                                  // cmd_demux_001:src41_startofpacket -> cmd_mux_041:sink1_startofpacket
	wire          cmd_demux_001_src41_endofpacket;                                    // cmd_demux_001:src41_endofpacket -> cmd_mux_041:sink1_endofpacket
	wire          cmd_demux_001_src42_valid;                                          // cmd_demux_001:src42_valid -> cmd_mux_042:sink1_valid
	wire  [131:0] cmd_demux_001_src42_data;                                           // cmd_demux_001:src42_data -> cmd_mux_042:sink1_data
	wire          cmd_demux_001_src42_ready;                                          // cmd_mux_042:sink1_ready -> cmd_demux_001:src42_ready
	wire   [70:0] cmd_demux_001_src42_channel;                                        // cmd_demux_001:src42_channel -> cmd_mux_042:sink1_channel
	wire          cmd_demux_001_src42_startofpacket;                                  // cmd_demux_001:src42_startofpacket -> cmd_mux_042:sink1_startofpacket
	wire          cmd_demux_001_src42_endofpacket;                                    // cmd_demux_001:src42_endofpacket -> cmd_mux_042:sink1_endofpacket
	wire          cmd_demux_001_src43_valid;                                          // cmd_demux_001:src43_valid -> cmd_mux_043:sink1_valid
	wire  [131:0] cmd_demux_001_src43_data;                                           // cmd_demux_001:src43_data -> cmd_mux_043:sink1_data
	wire          cmd_demux_001_src43_ready;                                          // cmd_mux_043:sink1_ready -> cmd_demux_001:src43_ready
	wire   [70:0] cmd_demux_001_src43_channel;                                        // cmd_demux_001:src43_channel -> cmd_mux_043:sink1_channel
	wire          cmd_demux_001_src43_startofpacket;                                  // cmd_demux_001:src43_startofpacket -> cmd_mux_043:sink1_startofpacket
	wire          cmd_demux_001_src43_endofpacket;                                    // cmd_demux_001:src43_endofpacket -> cmd_mux_043:sink1_endofpacket
	wire          cmd_demux_001_src44_valid;                                          // cmd_demux_001:src44_valid -> cmd_mux_044:sink1_valid
	wire  [131:0] cmd_demux_001_src44_data;                                           // cmd_demux_001:src44_data -> cmd_mux_044:sink1_data
	wire          cmd_demux_001_src44_ready;                                          // cmd_mux_044:sink1_ready -> cmd_demux_001:src44_ready
	wire   [70:0] cmd_demux_001_src44_channel;                                        // cmd_demux_001:src44_channel -> cmd_mux_044:sink1_channel
	wire          cmd_demux_001_src44_startofpacket;                                  // cmd_demux_001:src44_startofpacket -> cmd_mux_044:sink1_startofpacket
	wire          cmd_demux_001_src44_endofpacket;                                    // cmd_demux_001:src44_endofpacket -> cmd_mux_044:sink1_endofpacket
	wire          cmd_demux_001_src45_valid;                                          // cmd_demux_001:src45_valid -> cmd_mux_045:sink1_valid
	wire  [131:0] cmd_demux_001_src45_data;                                           // cmd_demux_001:src45_data -> cmd_mux_045:sink1_data
	wire          cmd_demux_001_src45_ready;                                          // cmd_mux_045:sink1_ready -> cmd_demux_001:src45_ready
	wire   [70:0] cmd_demux_001_src45_channel;                                        // cmd_demux_001:src45_channel -> cmd_mux_045:sink1_channel
	wire          cmd_demux_001_src45_startofpacket;                                  // cmd_demux_001:src45_startofpacket -> cmd_mux_045:sink1_startofpacket
	wire          cmd_demux_001_src45_endofpacket;                                    // cmd_demux_001:src45_endofpacket -> cmd_mux_045:sink1_endofpacket
	wire          cmd_demux_001_src46_valid;                                          // cmd_demux_001:src46_valid -> cmd_mux_046:sink1_valid
	wire  [131:0] cmd_demux_001_src46_data;                                           // cmd_demux_001:src46_data -> cmd_mux_046:sink1_data
	wire          cmd_demux_001_src46_ready;                                          // cmd_mux_046:sink1_ready -> cmd_demux_001:src46_ready
	wire   [70:0] cmd_demux_001_src46_channel;                                        // cmd_demux_001:src46_channel -> cmd_mux_046:sink1_channel
	wire          cmd_demux_001_src46_startofpacket;                                  // cmd_demux_001:src46_startofpacket -> cmd_mux_046:sink1_startofpacket
	wire          cmd_demux_001_src46_endofpacket;                                    // cmd_demux_001:src46_endofpacket -> cmd_mux_046:sink1_endofpacket
	wire          cmd_demux_001_src47_valid;                                          // cmd_demux_001:src47_valid -> cmd_mux_047:sink1_valid
	wire  [131:0] cmd_demux_001_src47_data;                                           // cmd_demux_001:src47_data -> cmd_mux_047:sink1_data
	wire          cmd_demux_001_src47_ready;                                          // cmd_mux_047:sink1_ready -> cmd_demux_001:src47_ready
	wire   [70:0] cmd_demux_001_src47_channel;                                        // cmd_demux_001:src47_channel -> cmd_mux_047:sink1_channel
	wire          cmd_demux_001_src47_startofpacket;                                  // cmd_demux_001:src47_startofpacket -> cmd_mux_047:sink1_startofpacket
	wire          cmd_demux_001_src47_endofpacket;                                    // cmd_demux_001:src47_endofpacket -> cmd_mux_047:sink1_endofpacket
	wire          cmd_demux_001_src48_valid;                                          // cmd_demux_001:src48_valid -> cmd_mux_048:sink1_valid
	wire  [131:0] cmd_demux_001_src48_data;                                           // cmd_demux_001:src48_data -> cmd_mux_048:sink1_data
	wire          cmd_demux_001_src48_ready;                                          // cmd_mux_048:sink1_ready -> cmd_demux_001:src48_ready
	wire   [70:0] cmd_demux_001_src48_channel;                                        // cmd_demux_001:src48_channel -> cmd_mux_048:sink1_channel
	wire          cmd_demux_001_src48_startofpacket;                                  // cmd_demux_001:src48_startofpacket -> cmd_mux_048:sink1_startofpacket
	wire          cmd_demux_001_src48_endofpacket;                                    // cmd_demux_001:src48_endofpacket -> cmd_mux_048:sink1_endofpacket
	wire          cmd_demux_001_src49_valid;                                          // cmd_demux_001:src49_valid -> cmd_mux_049:sink1_valid
	wire  [131:0] cmd_demux_001_src49_data;                                           // cmd_demux_001:src49_data -> cmd_mux_049:sink1_data
	wire          cmd_demux_001_src49_ready;                                          // cmd_mux_049:sink1_ready -> cmd_demux_001:src49_ready
	wire   [70:0] cmd_demux_001_src49_channel;                                        // cmd_demux_001:src49_channel -> cmd_mux_049:sink1_channel
	wire          cmd_demux_001_src49_startofpacket;                                  // cmd_demux_001:src49_startofpacket -> cmd_mux_049:sink1_startofpacket
	wire          cmd_demux_001_src49_endofpacket;                                    // cmd_demux_001:src49_endofpacket -> cmd_mux_049:sink1_endofpacket
	wire          cmd_demux_001_src50_valid;                                          // cmd_demux_001:src50_valid -> cmd_mux_050:sink1_valid
	wire  [131:0] cmd_demux_001_src50_data;                                           // cmd_demux_001:src50_data -> cmd_mux_050:sink1_data
	wire          cmd_demux_001_src50_ready;                                          // cmd_mux_050:sink1_ready -> cmd_demux_001:src50_ready
	wire   [70:0] cmd_demux_001_src50_channel;                                        // cmd_demux_001:src50_channel -> cmd_mux_050:sink1_channel
	wire          cmd_demux_001_src50_startofpacket;                                  // cmd_demux_001:src50_startofpacket -> cmd_mux_050:sink1_startofpacket
	wire          cmd_demux_001_src50_endofpacket;                                    // cmd_demux_001:src50_endofpacket -> cmd_mux_050:sink1_endofpacket
	wire          cmd_demux_001_src51_valid;                                          // cmd_demux_001:src51_valid -> cmd_mux_051:sink1_valid
	wire  [131:0] cmd_demux_001_src51_data;                                           // cmd_demux_001:src51_data -> cmd_mux_051:sink1_data
	wire          cmd_demux_001_src51_ready;                                          // cmd_mux_051:sink1_ready -> cmd_demux_001:src51_ready
	wire   [70:0] cmd_demux_001_src51_channel;                                        // cmd_demux_001:src51_channel -> cmd_mux_051:sink1_channel
	wire          cmd_demux_001_src51_startofpacket;                                  // cmd_demux_001:src51_startofpacket -> cmd_mux_051:sink1_startofpacket
	wire          cmd_demux_001_src51_endofpacket;                                    // cmd_demux_001:src51_endofpacket -> cmd_mux_051:sink1_endofpacket
	wire          cmd_demux_001_src52_valid;                                          // cmd_demux_001:src52_valid -> cmd_mux_052:sink1_valid
	wire  [131:0] cmd_demux_001_src52_data;                                           // cmd_demux_001:src52_data -> cmd_mux_052:sink1_data
	wire          cmd_demux_001_src52_ready;                                          // cmd_mux_052:sink1_ready -> cmd_demux_001:src52_ready
	wire   [70:0] cmd_demux_001_src52_channel;                                        // cmd_demux_001:src52_channel -> cmd_mux_052:sink1_channel
	wire          cmd_demux_001_src52_startofpacket;                                  // cmd_demux_001:src52_startofpacket -> cmd_mux_052:sink1_startofpacket
	wire          cmd_demux_001_src52_endofpacket;                                    // cmd_demux_001:src52_endofpacket -> cmd_mux_052:sink1_endofpacket
	wire          cmd_demux_001_src53_valid;                                          // cmd_demux_001:src53_valid -> cmd_mux_053:sink1_valid
	wire  [131:0] cmd_demux_001_src53_data;                                           // cmd_demux_001:src53_data -> cmd_mux_053:sink1_data
	wire          cmd_demux_001_src53_ready;                                          // cmd_mux_053:sink1_ready -> cmd_demux_001:src53_ready
	wire   [70:0] cmd_demux_001_src53_channel;                                        // cmd_demux_001:src53_channel -> cmd_mux_053:sink1_channel
	wire          cmd_demux_001_src53_startofpacket;                                  // cmd_demux_001:src53_startofpacket -> cmd_mux_053:sink1_startofpacket
	wire          cmd_demux_001_src53_endofpacket;                                    // cmd_demux_001:src53_endofpacket -> cmd_mux_053:sink1_endofpacket
	wire          cmd_demux_001_src54_valid;                                          // cmd_demux_001:src54_valid -> cmd_mux_054:sink1_valid
	wire  [131:0] cmd_demux_001_src54_data;                                           // cmd_demux_001:src54_data -> cmd_mux_054:sink1_data
	wire          cmd_demux_001_src54_ready;                                          // cmd_mux_054:sink1_ready -> cmd_demux_001:src54_ready
	wire   [70:0] cmd_demux_001_src54_channel;                                        // cmd_demux_001:src54_channel -> cmd_mux_054:sink1_channel
	wire          cmd_demux_001_src54_startofpacket;                                  // cmd_demux_001:src54_startofpacket -> cmd_mux_054:sink1_startofpacket
	wire          cmd_demux_001_src54_endofpacket;                                    // cmd_demux_001:src54_endofpacket -> cmd_mux_054:sink1_endofpacket
	wire          cmd_demux_001_src55_valid;                                          // cmd_demux_001:src55_valid -> cmd_mux_055:sink1_valid
	wire  [131:0] cmd_demux_001_src55_data;                                           // cmd_demux_001:src55_data -> cmd_mux_055:sink1_data
	wire          cmd_demux_001_src55_ready;                                          // cmd_mux_055:sink1_ready -> cmd_demux_001:src55_ready
	wire   [70:0] cmd_demux_001_src55_channel;                                        // cmd_demux_001:src55_channel -> cmd_mux_055:sink1_channel
	wire          cmd_demux_001_src55_startofpacket;                                  // cmd_demux_001:src55_startofpacket -> cmd_mux_055:sink1_startofpacket
	wire          cmd_demux_001_src55_endofpacket;                                    // cmd_demux_001:src55_endofpacket -> cmd_mux_055:sink1_endofpacket
	wire          cmd_demux_001_src56_valid;                                          // cmd_demux_001:src56_valid -> cmd_mux_056:sink1_valid
	wire  [131:0] cmd_demux_001_src56_data;                                           // cmd_demux_001:src56_data -> cmd_mux_056:sink1_data
	wire          cmd_demux_001_src56_ready;                                          // cmd_mux_056:sink1_ready -> cmd_demux_001:src56_ready
	wire   [70:0] cmd_demux_001_src56_channel;                                        // cmd_demux_001:src56_channel -> cmd_mux_056:sink1_channel
	wire          cmd_demux_001_src56_startofpacket;                                  // cmd_demux_001:src56_startofpacket -> cmd_mux_056:sink1_startofpacket
	wire          cmd_demux_001_src56_endofpacket;                                    // cmd_demux_001:src56_endofpacket -> cmd_mux_056:sink1_endofpacket
	wire          cmd_demux_001_src57_valid;                                          // cmd_demux_001:src57_valid -> cmd_mux_057:sink1_valid
	wire  [131:0] cmd_demux_001_src57_data;                                           // cmd_demux_001:src57_data -> cmd_mux_057:sink1_data
	wire          cmd_demux_001_src57_ready;                                          // cmd_mux_057:sink1_ready -> cmd_demux_001:src57_ready
	wire   [70:0] cmd_demux_001_src57_channel;                                        // cmd_demux_001:src57_channel -> cmd_mux_057:sink1_channel
	wire          cmd_demux_001_src57_startofpacket;                                  // cmd_demux_001:src57_startofpacket -> cmd_mux_057:sink1_startofpacket
	wire          cmd_demux_001_src57_endofpacket;                                    // cmd_demux_001:src57_endofpacket -> cmd_mux_057:sink1_endofpacket
	wire          cmd_demux_001_src58_valid;                                          // cmd_demux_001:src58_valid -> cmd_mux_058:sink1_valid
	wire  [131:0] cmd_demux_001_src58_data;                                           // cmd_demux_001:src58_data -> cmd_mux_058:sink1_data
	wire          cmd_demux_001_src58_ready;                                          // cmd_mux_058:sink1_ready -> cmd_demux_001:src58_ready
	wire   [70:0] cmd_demux_001_src58_channel;                                        // cmd_demux_001:src58_channel -> cmd_mux_058:sink1_channel
	wire          cmd_demux_001_src58_startofpacket;                                  // cmd_demux_001:src58_startofpacket -> cmd_mux_058:sink1_startofpacket
	wire          cmd_demux_001_src58_endofpacket;                                    // cmd_demux_001:src58_endofpacket -> cmd_mux_058:sink1_endofpacket
	wire          cmd_demux_001_src59_valid;                                          // cmd_demux_001:src59_valid -> cmd_mux_059:sink1_valid
	wire  [131:0] cmd_demux_001_src59_data;                                           // cmd_demux_001:src59_data -> cmd_mux_059:sink1_data
	wire          cmd_demux_001_src59_ready;                                          // cmd_mux_059:sink1_ready -> cmd_demux_001:src59_ready
	wire   [70:0] cmd_demux_001_src59_channel;                                        // cmd_demux_001:src59_channel -> cmd_mux_059:sink1_channel
	wire          cmd_demux_001_src59_startofpacket;                                  // cmd_demux_001:src59_startofpacket -> cmd_mux_059:sink1_startofpacket
	wire          cmd_demux_001_src59_endofpacket;                                    // cmd_demux_001:src59_endofpacket -> cmd_mux_059:sink1_endofpacket
	wire          cmd_demux_001_src60_valid;                                          // cmd_demux_001:src60_valid -> cmd_mux_060:sink1_valid
	wire  [131:0] cmd_demux_001_src60_data;                                           // cmd_demux_001:src60_data -> cmd_mux_060:sink1_data
	wire          cmd_demux_001_src60_ready;                                          // cmd_mux_060:sink1_ready -> cmd_demux_001:src60_ready
	wire   [70:0] cmd_demux_001_src60_channel;                                        // cmd_demux_001:src60_channel -> cmd_mux_060:sink1_channel
	wire          cmd_demux_001_src60_startofpacket;                                  // cmd_demux_001:src60_startofpacket -> cmd_mux_060:sink1_startofpacket
	wire          cmd_demux_001_src60_endofpacket;                                    // cmd_demux_001:src60_endofpacket -> cmd_mux_060:sink1_endofpacket
	wire          cmd_demux_001_src61_valid;                                          // cmd_demux_001:src61_valid -> cmd_mux_061:sink1_valid
	wire  [131:0] cmd_demux_001_src61_data;                                           // cmd_demux_001:src61_data -> cmd_mux_061:sink1_data
	wire          cmd_demux_001_src61_ready;                                          // cmd_mux_061:sink1_ready -> cmd_demux_001:src61_ready
	wire   [70:0] cmd_demux_001_src61_channel;                                        // cmd_demux_001:src61_channel -> cmd_mux_061:sink1_channel
	wire          cmd_demux_001_src61_startofpacket;                                  // cmd_demux_001:src61_startofpacket -> cmd_mux_061:sink1_startofpacket
	wire          cmd_demux_001_src61_endofpacket;                                    // cmd_demux_001:src61_endofpacket -> cmd_mux_061:sink1_endofpacket
	wire          cmd_demux_001_src62_valid;                                          // cmd_demux_001:src62_valid -> cmd_mux_062:sink1_valid
	wire  [131:0] cmd_demux_001_src62_data;                                           // cmd_demux_001:src62_data -> cmd_mux_062:sink1_data
	wire          cmd_demux_001_src62_ready;                                          // cmd_mux_062:sink1_ready -> cmd_demux_001:src62_ready
	wire   [70:0] cmd_demux_001_src62_channel;                                        // cmd_demux_001:src62_channel -> cmd_mux_062:sink1_channel
	wire          cmd_demux_001_src62_startofpacket;                                  // cmd_demux_001:src62_startofpacket -> cmd_mux_062:sink1_startofpacket
	wire          cmd_demux_001_src62_endofpacket;                                    // cmd_demux_001:src62_endofpacket -> cmd_mux_062:sink1_endofpacket
	wire          cmd_demux_001_src63_valid;                                          // cmd_demux_001:src63_valid -> cmd_mux_063:sink1_valid
	wire  [131:0] cmd_demux_001_src63_data;                                           // cmd_demux_001:src63_data -> cmd_mux_063:sink1_data
	wire          cmd_demux_001_src63_ready;                                          // cmd_mux_063:sink1_ready -> cmd_demux_001:src63_ready
	wire   [70:0] cmd_demux_001_src63_channel;                                        // cmd_demux_001:src63_channel -> cmd_mux_063:sink1_channel
	wire          cmd_demux_001_src63_startofpacket;                                  // cmd_demux_001:src63_startofpacket -> cmd_mux_063:sink1_startofpacket
	wire          cmd_demux_001_src63_endofpacket;                                    // cmd_demux_001:src63_endofpacket -> cmd_mux_063:sink1_endofpacket
	wire          cmd_demux_001_src64_valid;                                          // cmd_demux_001:src64_valid -> cmd_mux_064:sink1_valid
	wire  [131:0] cmd_demux_001_src64_data;                                           // cmd_demux_001:src64_data -> cmd_mux_064:sink1_data
	wire          cmd_demux_001_src64_ready;                                          // cmd_mux_064:sink1_ready -> cmd_demux_001:src64_ready
	wire   [70:0] cmd_demux_001_src64_channel;                                        // cmd_demux_001:src64_channel -> cmd_mux_064:sink1_channel
	wire          cmd_demux_001_src64_startofpacket;                                  // cmd_demux_001:src64_startofpacket -> cmd_mux_064:sink1_startofpacket
	wire          cmd_demux_001_src64_endofpacket;                                    // cmd_demux_001:src64_endofpacket -> cmd_mux_064:sink1_endofpacket
	wire          cmd_demux_001_src65_valid;                                          // cmd_demux_001:src65_valid -> cmd_mux_065:sink1_valid
	wire  [131:0] cmd_demux_001_src65_data;                                           // cmd_demux_001:src65_data -> cmd_mux_065:sink1_data
	wire          cmd_demux_001_src65_ready;                                          // cmd_mux_065:sink1_ready -> cmd_demux_001:src65_ready
	wire   [70:0] cmd_demux_001_src65_channel;                                        // cmd_demux_001:src65_channel -> cmd_mux_065:sink1_channel
	wire          cmd_demux_001_src65_startofpacket;                                  // cmd_demux_001:src65_startofpacket -> cmd_mux_065:sink1_startofpacket
	wire          cmd_demux_001_src65_endofpacket;                                    // cmd_demux_001:src65_endofpacket -> cmd_mux_065:sink1_endofpacket
	wire          cmd_demux_001_src66_valid;                                          // cmd_demux_001:src66_valid -> cmd_mux_066:sink1_valid
	wire  [131:0] cmd_demux_001_src66_data;                                           // cmd_demux_001:src66_data -> cmd_mux_066:sink1_data
	wire          cmd_demux_001_src66_ready;                                          // cmd_mux_066:sink1_ready -> cmd_demux_001:src66_ready
	wire   [70:0] cmd_demux_001_src66_channel;                                        // cmd_demux_001:src66_channel -> cmd_mux_066:sink1_channel
	wire          cmd_demux_001_src66_startofpacket;                                  // cmd_demux_001:src66_startofpacket -> cmd_mux_066:sink1_startofpacket
	wire          cmd_demux_001_src66_endofpacket;                                    // cmd_demux_001:src66_endofpacket -> cmd_mux_066:sink1_endofpacket
	wire          cmd_demux_001_src67_valid;                                          // cmd_demux_001:src67_valid -> cmd_mux_067:sink1_valid
	wire  [131:0] cmd_demux_001_src67_data;                                           // cmd_demux_001:src67_data -> cmd_mux_067:sink1_data
	wire          cmd_demux_001_src67_ready;                                          // cmd_mux_067:sink1_ready -> cmd_demux_001:src67_ready
	wire   [70:0] cmd_demux_001_src67_channel;                                        // cmd_demux_001:src67_channel -> cmd_mux_067:sink1_channel
	wire          cmd_demux_001_src67_startofpacket;                                  // cmd_demux_001:src67_startofpacket -> cmd_mux_067:sink1_startofpacket
	wire          cmd_demux_001_src67_endofpacket;                                    // cmd_demux_001:src67_endofpacket -> cmd_mux_067:sink1_endofpacket
	wire          cmd_demux_001_src68_valid;                                          // cmd_demux_001:src68_valid -> cmd_mux_068:sink1_valid
	wire  [131:0] cmd_demux_001_src68_data;                                           // cmd_demux_001:src68_data -> cmd_mux_068:sink1_data
	wire          cmd_demux_001_src68_ready;                                          // cmd_mux_068:sink1_ready -> cmd_demux_001:src68_ready
	wire   [70:0] cmd_demux_001_src68_channel;                                        // cmd_demux_001:src68_channel -> cmd_mux_068:sink1_channel
	wire          cmd_demux_001_src68_startofpacket;                                  // cmd_demux_001:src68_startofpacket -> cmd_mux_068:sink1_startofpacket
	wire          cmd_demux_001_src68_endofpacket;                                    // cmd_demux_001:src68_endofpacket -> cmd_mux_068:sink1_endofpacket
	wire          cmd_demux_001_src69_valid;                                          // cmd_demux_001:src69_valid -> cmd_mux_069:sink1_valid
	wire  [131:0] cmd_demux_001_src69_data;                                           // cmd_demux_001:src69_data -> cmd_mux_069:sink1_data
	wire          cmd_demux_001_src69_ready;                                          // cmd_mux_069:sink1_ready -> cmd_demux_001:src69_ready
	wire   [70:0] cmd_demux_001_src69_channel;                                        // cmd_demux_001:src69_channel -> cmd_mux_069:sink1_channel
	wire          cmd_demux_001_src69_startofpacket;                                  // cmd_demux_001:src69_startofpacket -> cmd_mux_069:sink1_startofpacket
	wire          cmd_demux_001_src69_endofpacket;                                    // cmd_demux_001:src69_endofpacket -> cmd_mux_069:sink1_endofpacket
	wire          cmd_demux_001_src70_valid;                                          // cmd_demux_001:src70_valid -> cmd_mux_070:sink1_valid
	wire  [131:0] cmd_demux_001_src70_data;                                           // cmd_demux_001:src70_data -> cmd_mux_070:sink1_data
	wire          cmd_demux_001_src70_ready;                                          // cmd_mux_070:sink1_ready -> cmd_demux_001:src70_ready
	wire   [70:0] cmd_demux_001_src70_channel;                                        // cmd_demux_001:src70_channel -> cmd_mux_070:sink1_channel
	wire          cmd_demux_001_src70_startofpacket;                                  // cmd_demux_001:src70_startofpacket -> cmd_mux_070:sink1_startofpacket
	wire          cmd_demux_001_src70_endofpacket;                                    // cmd_demux_001:src70_endofpacket -> cmd_mux_070:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                               // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [131:0] rsp_demux_src0_data;                                                // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                               // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [70:0] rsp_demux_src0_channel;                                             // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                       // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                         // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                               // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [131:0] rsp_demux_src1_data;                                                // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                               // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [70:0] rsp_demux_src1_channel;                                             // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                       // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                         // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                           // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [131:0] rsp_demux_001_src0_data;                                            // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                           // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire   [70:0] rsp_demux_001_src0_channel;                                         // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                   // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                     // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                           // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire  [131:0] rsp_demux_001_src1_data;                                            // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src1_ready;                                           // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire   [70:0] rsp_demux_001_src1_channel;                                         // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                   // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                     // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                           // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [131:0] rsp_demux_002_src0_data;                                            // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                           // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire   [70:0] rsp_demux_002_src0_channel;                                         // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                   // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                     // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                           // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire  [131:0] rsp_demux_002_src1_data;                                            // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                           // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire   [70:0] rsp_demux_002_src1_channel;                                         // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                   // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                     // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                           // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [131:0] rsp_demux_003_src0_data;                                            // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                           // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire   [70:0] rsp_demux_003_src0_channel;                                         // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                   // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                     // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                           // rsp_demux_003:src1_valid -> rsp_mux_001:sink3_valid
	wire  [131:0] rsp_demux_003_src1_data;                                            // rsp_demux_003:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src1_ready;                                           // rsp_mux_001:sink3_ready -> rsp_demux_003:src1_ready
	wire   [70:0] rsp_demux_003_src1_channel;                                         // rsp_demux_003:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src1_startofpacket;                                   // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                     // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                           // rsp_demux_004:src0_valid -> rsp_mux:sink4_valid
	wire  [131:0] rsp_demux_004_src0_data;                                            // rsp_demux_004:src0_data -> rsp_mux:sink4_data
	wire          rsp_demux_004_src0_ready;                                           // rsp_mux:sink4_ready -> rsp_demux_004:src0_ready
	wire   [70:0] rsp_demux_004_src0_channel;                                         // rsp_demux_004:src0_channel -> rsp_mux:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                   // rsp_demux_004:src0_startofpacket -> rsp_mux:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                     // rsp_demux_004:src0_endofpacket -> rsp_mux:sink4_endofpacket
	wire          rsp_demux_004_src1_valid;                                           // rsp_demux_004:src1_valid -> rsp_mux_001:sink4_valid
	wire  [131:0] rsp_demux_004_src1_data;                                            // rsp_demux_004:src1_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_004_src1_ready;                                           // rsp_mux_001:sink4_ready -> rsp_demux_004:src1_ready
	wire   [70:0] rsp_demux_004_src1_channel;                                         // rsp_demux_004:src1_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_004_src1_startofpacket;                                   // rsp_demux_004:src1_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                     // rsp_demux_004:src1_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                           // rsp_demux_005:src0_valid -> rsp_mux:sink5_valid
	wire  [131:0] rsp_demux_005_src0_data;                                            // rsp_demux_005:src0_data -> rsp_mux:sink5_data
	wire          rsp_demux_005_src0_ready;                                           // rsp_mux:sink5_ready -> rsp_demux_005:src0_ready
	wire   [70:0] rsp_demux_005_src0_channel;                                         // rsp_demux_005:src0_channel -> rsp_mux:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                   // rsp_demux_005:src0_startofpacket -> rsp_mux:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                     // rsp_demux_005:src0_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_005_src1_valid;                                           // rsp_demux_005:src1_valid -> rsp_mux_001:sink5_valid
	wire  [131:0] rsp_demux_005_src1_data;                                            // rsp_demux_005:src1_data -> rsp_mux_001:sink5_data
	wire          rsp_demux_005_src1_ready;                                           // rsp_mux_001:sink5_ready -> rsp_demux_005:src1_ready
	wire   [70:0] rsp_demux_005_src1_channel;                                         // rsp_demux_005:src1_channel -> rsp_mux_001:sink5_channel
	wire          rsp_demux_005_src1_startofpacket;                                   // rsp_demux_005:src1_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                     // rsp_demux_005:src1_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                           // rsp_demux_006:src0_valid -> rsp_mux:sink6_valid
	wire  [131:0] rsp_demux_006_src0_data;                                            // rsp_demux_006:src0_data -> rsp_mux:sink6_data
	wire          rsp_demux_006_src0_ready;                                           // rsp_mux:sink6_ready -> rsp_demux_006:src0_ready
	wire   [70:0] rsp_demux_006_src0_channel;                                         // rsp_demux_006:src0_channel -> rsp_mux:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                   // rsp_demux_006:src0_startofpacket -> rsp_mux:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                     // rsp_demux_006:src0_endofpacket -> rsp_mux:sink6_endofpacket
	wire          rsp_demux_006_src1_valid;                                           // rsp_demux_006:src1_valid -> rsp_mux_001:sink6_valid
	wire  [131:0] rsp_demux_006_src1_data;                                            // rsp_demux_006:src1_data -> rsp_mux_001:sink6_data
	wire          rsp_demux_006_src1_ready;                                           // rsp_mux_001:sink6_ready -> rsp_demux_006:src1_ready
	wire   [70:0] rsp_demux_006_src1_channel;                                         // rsp_demux_006:src1_channel -> rsp_mux_001:sink6_channel
	wire          rsp_demux_006_src1_startofpacket;                                   // rsp_demux_006:src1_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                     // rsp_demux_006:src1_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                           // rsp_demux_007:src0_valid -> rsp_mux:sink7_valid
	wire  [131:0] rsp_demux_007_src0_data;                                            // rsp_demux_007:src0_data -> rsp_mux:sink7_data
	wire          rsp_demux_007_src0_ready;                                           // rsp_mux:sink7_ready -> rsp_demux_007:src0_ready
	wire   [70:0] rsp_demux_007_src0_channel;                                         // rsp_demux_007:src0_channel -> rsp_mux:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                   // rsp_demux_007:src0_startofpacket -> rsp_mux:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                     // rsp_demux_007:src0_endofpacket -> rsp_mux:sink7_endofpacket
	wire          rsp_demux_007_src1_valid;                                           // rsp_demux_007:src1_valid -> rsp_mux_001:sink7_valid
	wire  [131:0] rsp_demux_007_src1_data;                                            // rsp_demux_007:src1_data -> rsp_mux_001:sink7_data
	wire          rsp_demux_007_src1_ready;                                           // rsp_mux_001:sink7_ready -> rsp_demux_007:src1_ready
	wire   [70:0] rsp_demux_007_src1_channel;                                         // rsp_demux_007:src1_channel -> rsp_mux_001:sink7_channel
	wire          rsp_demux_007_src1_startofpacket;                                   // rsp_demux_007:src1_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                     // rsp_demux_007:src1_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                           // rsp_demux_008:src0_valid -> rsp_mux:sink8_valid
	wire  [131:0] rsp_demux_008_src0_data;                                            // rsp_demux_008:src0_data -> rsp_mux:sink8_data
	wire          rsp_demux_008_src0_ready;                                           // rsp_mux:sink8_ready -> rsp_demux_008:src0_ready
	wire   [70:0] rsp_demux_008_src0_channel;                                         // rsp_demux_008:src0_channel -> rsp_mux:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                   // rsp_demux_008:src0_startofpacket -> rsp_mux:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                     // rsp_demux_008:src0_endofpacket -> rsp_mux:sink8_endofpacket
	wire          rsp_demux_008_src1_valid;                                           // rsp_demux_008:src1_valid -> rsp_mux_001:sink8_valid
	wire  [131:0] rsp_demux_008_src1_data;                                            // rsp_demux_008:src1_data -> rsp_mux_001:sink8_data
	wire          rsp_demux_008_src1_ready;                                           // rsp_mux_001:sink8_ready -> rsp_demux_008:src1_ready
	wire   [70:0] rsp_demux_008_src1_channel;                                         // rsp_demux_008:src1_channel -> rsp_mux_001:sink8_channel
	wire          rsp_demux_008_src1_startofpacket;                                   // rsp_demux_008:src1_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                     // rsp_demux_008:src1_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire          rsp_demux_009_src0_valid;                                           // rsp_demux_009:src0_valid -> rsp_mux:sink9_valid
	wire  [131:0] rsp_demux_009_src0_data;                                            // rsp_demux_009:src0_data -> rsp_mux:sink9_data
	wire          rsp_demux_009_src0_ready;                                           // rsp_mux:sink9_ready -> rsp_demux_009:src0_ready
	wire   [70:0] rsp_demux_009_src0_channel;                                         // rsp_demux_009:src0_channel -> rsp_mux:sink9_channel
	wire          rsp_demux_009_src0_startofpacket;                                   // rsp_demux_009:src0_startofpacket -> rsp_mux:sink9_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                     // rsp_demux_009:src0_endofpacket -> rsp_mux:sink9_endofpacket
	wire          rsp_demux_009_src1_valid;                                           // rsp_demux_009:src1_valid -> rsp_mux_001:sink9_valid
	wire  [131:0] rsp_demux_009_src1_data;                                            // rsp_demux_009:src1_data -> rsp_mux_001:sink9_data
	wire          rsp_demux_009_src1_ready;                                           // rsp_mux_001:sink9_ready -> rsp_demux_009:src1_ready
	wire   [70:0] rsp_demux_009_src1_channel;                                         // rsp_demux_009:src1_channel -> rsp_mux_001:sink9_channel
	wire          rsp_demux_009_src1_startofpacket;                                   // rsp_demux_009:src1_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire          rsp_demux_009_src1_endofpacket;                                     // rsp_demux_009:src1_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire          rsp_demux_010_src0_valid;                                           // rsp_demux_010:src0_valid -> rsp_mux:sink10_valid
	wire  [131:0] rsp_demux_010_src0_data;                                            // rsp_demux_010:src0_data -> rsp_mux:sink10_data
	wire          rsp_demux_010_src0_ready;                                           // rsp_mux:sink10_ready -> rsp_demux_010:src0_ready
	wire   [70:0] rsp_demux_010_src0_channel;                                         // rsp_demux_010:src0_channel -> rsp_mux:sink10_channel
	wire          rsp_demux_010_src0_startofpacket;                                   // rsp_demux_010:src0_startofpacket -> rsp_mux:sink10_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                                     // rsp_demux_010:src0_endofpacket -> rsp_mux:sink10_endofpacket
	wire          rsp_demux_010_src1_valid;                                           // rsp_demux_010:src1_valid -> rsp_mux_001:sink10_valid
	wire  [131:0] rsp_demux_010_src1_data;                                            // rsp_demux_010:src1_data -> rsp_mux_001:sink10_data
	wire          rsp_demux_010_src1_ready;                                           // rsp_mux_001:sink10_ready -> rsp_demux_010:src1_ready
	wire   [70:0] rsp_demux_010_src1_channel;                                         // rsp_demux_010:src1_channel -> rsp_mux_001:sink10_channel
	wire          rsp_demux_010_src1_startofpacket;                                   // rsp_demux_010:src1_startofpacket -> rsp_mux_001:sink10_startofpacket
	wire          rsp_demux_010_src1_endofpacket;                                     // rsp_demux_010:src1_endofpacket -> rsp_mux_001:sink10_endofpacket
	wire          rsp_demux_011_src0_valid;                                           // rsp_demux_011:src0_valid -> rsp_mux:sink11_valid
	wire  [131:0] rsp_demux_011_src0_data;                                            // rsp_demux_011:src0_data -> rsp_mux:sink11_data
	wire          rsp_demux_011_src0_ready;                                           // rsp_mux:sink11_ready -> rsp_demux_011:src0_ready
	wire   [70:0] rsp_demux_011_src0_channel;                                         // rsp_demux_011:src0_channel -> rsp_mux:sink11_channel
	wire          rsp_demux_011_src0_startofpacket;                                   // rsp_demux_011:src0_startofpacket -> rsp_mux:sink11_startofpacket
	wire          rsp_demux_011_src0_endofpacket;                                     // rsp_demux_011:src0_endofpacket -> rsp_mux:sink11_endofpacket
	wire          rsp_demux_011_src1_valid;                                           // rsp_demux_011:src1_valid -> rsp_mux_001:sink11_valid
	wire  [131:0] rsp_demux_011_src1_data;                                            // rsp_demux_011:src1_data -> rsp_mux_001:sink11_data
	wire          rsp_demux_011_src1_ready;                                           // rsp_mux_001:sink11_ready -> rsp_demux_011:src1_ready
	wire   [70:0] rsp_demux_011_src1_channel;                                         // rsp_demux_011:src1_channel -> rsp_mux_001:sink11_channel
	wire          rsp_demux_011_src1_startofpacket;                                   // rsp_demux_011:src1_startofpacket -> rsp_mux_001:sink11_startofpacket
	wire          rsp_demux_011_src1_endofpacket;                                     // rsp_demux_011:src1_endofpacket -> rsp_mux_001:sink11_endofpacket
	wire          rsp_demux_012_src0_valid;                                           // rsp_demux_012:src0_valid -> rsp_mux:sink12_valid
	wire  [131:0] rsp_demux_012_src0_data;                                            // rsp_demux_012:src0_data -> rsp_mux:sink12_data
	wire          rsp_demux_012_src0_ready;                                           // rsp_mux:sink12_ready -> rsp_demux_012:src0_ready
	wire   [70:0] rsp_demux_012_src0_channel;                                         // rsp_demux_012:src0_channel -> rsp_mux:sink12_channel
	wire          rsp_demux_012_src0_startofpacket;                                   // rsp_demux_012:src0_startofpacket -> rsp_mux:sink12_startofpacket
	wire          rsp_demux_012_src0_endofpacket;                                     // rsp_demux_012:src0_endofpacket -> rsp_mux:sink12_endofpacket
	wire          rsp_demux_012_src1_valid;                                           // rsp_demux_012:src1_valid -> rsp_mux_001:sink12_valid
	wire  [131:0] rsp_demux_012_src1_data;                                            // rsp_demux_012:src1_data -> rsp_mux_001:sink12_data
	wire          rsp_demux_012_src1_ready;                                           // rsp_mux_001:sink12_ready -> rsp_demux_012:src1_ready
	wire   [70:0] rsp_demux_012_src1_channel;                                         // rsp_demux_012:src1_channel -> rsp_mux_001:sink12_channel
	wire          rsp_demux_012_src1_startofpacket;                                   // rsp_demux_012:src1_startofpacket -> rsp_mux_001:sink12_startofpacket
	wire          rsp_demux_012_src1_endofpacket;                                     // rsp_demux_012:src1_endofpacket -> rsp_mux_001:sink12_endofpacket
	wire          rsp_demux_013_src0_valid;                                           // rsp_demux_013:src0_valid -> rsp_mux:sink13_valid
	wire  [131:0] rsp_demux_013_src0_data;                                            // rsp_demux_013:src0_data -> rsp_mux:sink13_data
	wire          rsp_demux_013_src0_ready;                                           // rsp_mux:sink13_ready -> rsp_demux_013:src0_ready
	wire   [70:0] rsp_demux_013_src0_channel;                                         // rsp_demux_013:src0_channel -> rsp_mux:sink13_channel
	wire          rsp_demux_013_src0_startofpacket;                                   // rsp_demux_013:src0_startofpacket -> rsp_mux:sink13_startofpacket
	wire          rsp_demux_013_src0_endofpacket;                                     // rsp_demux_013:src0_endofpacket -> rsp_mux:sink13_endofpacket
	wire          rsp_demux_013_src1_valid;                                           // rsp_demux_013:src1_valid -> rsp_mux_001:sink13_valid
	wire  [131:0] rsp_demux_013_src1_data;                                            // rsp_demux_013:src1_data -> rsp_mux_001:sink13_data
	wire          rsp_demux_013_src1_ready;                                           // rsp_mux_001:sink13_ready -> rsp_demux_013:src1_ready
	wire   [70:0] rsp_demux_013_src1_channel;                                         // rsp_demux_013:src1_channel -> rsp_mux_001:sink13_channel
	wire          rsp_demux_013_src1_startofpacket;                                   // rsp_demux_013:src1_startofpacket -> rsp_mux_001:sink13_startofpacket
	wire          rsp_demux_013_src1_endofpacket;                                     // rsp_demux_013:src1_endofpacket -> rsp_mux_001:sink13_endofpacket
	wire          rsp_demux_014_src0_valid;                                           // rsp_demux_014:src0_valid -> rsp_mux:sink14_valid
	wire  [131:0] rsp_demux_014_src0_data;                                            // rsp_demux_014:src0_data -> rsp_mux:sink14_data
	wire          rsp_demux_014_src0_ready;                                           // rsp_mux:sink14_ready -> rsp_demux_014:src0_ready
	wire   [70:0] rsp_demux_014_src0_channel;                                         // rsp_demux_014:src0_channel -> rsp_mux:sink14_channel
	wire          rsp_demux_014_src0_startofpacket;                                   // rsp_demux_014:src0_startofpacket -> rsp_mux:sink14_startofpacket
	wire          rsp_demux_014_src0_endofpacket;                                     // rsp_demux_014:src0_endofpacket -> rsp_mux:sink14_endofpacket
	wire          rsp_demux_014_src1_valid;                                           // rsp_demux_014:src1_valid -> rsp_mux_001:sink14_valid
	wire  [131:0] rsp_demux_014_src1_data;                                            // rsp_demux_014:src1_data -> rsp_mux_001:sink14_data
	wire          rsp_demux_014_src1_ready;                                           // rsp_mux_001:sink14_ready -> rsp_demux_014:src1_ready
	wire   [70:0] rsp_demux_014_src1_channel;                                         // rsp_demux_014:src1_channel -> rsp_mux_001:sink14_channel
	wire          rsp_demux_014_src1_startofpacket;                                   // rsp_demux_014:src1_startofpacket -> rsp_mux_001:sink14_startofpacket
	wire          rsp_demux_014_src1_endofpacket;                                     // rsp_demux_014:src1_endofpacket -> rsp_mux_001:sink14_endofpacket
	wire          rsp_demux_015_src0_valid;                                           // rsp_demux_015:src0_valid -> rsp_mux:sink15_valid
	wire  [131:0] rsp_demux_015_src0_data;                                            // rsp_demux_015:src0_data -> rsp_mux:sink15_data
	wire          rsp_demux_015_src0_ready;                                           // rsp_mux:sink15_ready -> rsp_demux_015:src0_ready
	wire   [70:0] rsp_demux_015_src0_channel;                                         // rsp_demux_015:src0_channel -> rsp_mux:sink15_channel
	wire          rsp_demux_015_src0_startofpacket;                                   // rsp_demux_015:src0_startofpacket -> rsp_mux:sink15_startofpacket
	wire          rsp_demux_015_src0_endofpacket;                                     // rsp_demux_015:src0_endofpacket -> rsp_mux:sink15_endofpacket
	wire          rsp_demux_015_src1_valid;                                           // rsp_demux_015:src1_valid -> rsp_mux_001:sink15_valid
	wire  [131:0] rsp_demux_015_src1_data;                                            // rsp_demux_015:src1_data -> rsp_mux_001:sink15_data
	wire          rsp_demux_015_src1_ready;                                           // rsp_mux_001:sink15_ready -> rsp_demux_015:src1_ready
	wire   [70:0] rsp_demux_015_src1_channel;                                         // rsp_demux_015:src1_channel -> rsp_mux_001:sink15_channel
	wire          rsp_demux_015_src1_startofpacket;                                   // rsp_demux_015:src1_startofpacket -> rsp_mux_001:sink15_startofpacket
	wire          rsp_demux_015_src1_endofpacket;                                     // rsp_demux_015:src1_endofpacket -> rsp_mux_001:sink15_endofpacket
	wire          rsp_demux_016_src0_valid;                                           // rsp_demux_016:src0_valid -> rsp_mux:sink16_valid
	wire  [131:0] rsp_demux_016_src0_data;                                            // rsp_demux_016:src0_data -> rsp_mux:sink16_data
	wire          rsp_demux_016_src0_ready;                                           // rsp_mux:sink16_ready -> rsp_demux_016:src0_ready
	wire   [70:0] rsp_demux_016_src0_channel;                                         // rsp_demux_016:src0_channel -> rsp_mux:sink16_channel
	wire          rsp_demux_016_src0_startofpacket;                                   // rsp_demux_016:src0_startofpacket -> rsp_mux:sink16_startofpacket
	wire          rsp_demux_016_src0_endofpacket;                                     // rsp_demux_016:src0_endofpacket -> rsp_mux:sink16_endofpacket
	wire          rsp_demux_016_src1_valid;                                           // rsp_demux_016:src1_valid -> rsp_mux_001:sink16_valid
	wire  [131:0] rsp_demux_016_src1_data;                                            // rsp_demux_016:src1_data -> rsp_mux_001:sink16_data
	wire          rsp_demux_016_src1_ready;                                           // rsp_mux_001:sink16_ready -> rsp_demux_016:src1_ready
	wire   [70:0] rsp_demux_016_src1_channel;                                         // rsp_demux_016:src1_channel -> rsp_mux_001:sink16_channel
	wire          rsp_demux_016_src1_startofpacket;                                   // rsp_demux_016:src1_startofpacket -> rsp_mux_001:sink16_startofpacket
	wire          rsp_demux_016_src1_endofpacket;                                     // rsp_demux_016:src1_endofpacket -> rsp_mux_001:sink16_endofpacket
	wire          rsp_demux_017_src0_valid;                                           // rsp_demux_017:src0_valid -> rsp_mux:sink17_valid
	wire  [131:0] rsp_demux_017_src0_data;                                            // rsp_demux_017:src0_data -> rsp_mux:sink17_data
	wire          rsp_demux_017_src0_ready;                                           // rsp_mux:sink17_ready -> rsp_demux_017:src0_ready
	wire   [70:0] rsp_demux_017_src0_channel;                                         // rsp_demux_017:src0_channel -> rsp_mux:sink17_channel
	wire          rsp_demux_017_src0_startofpacket;                                   // rsp_demux_017:src0_startofpacket -> rsp_mux:sink17_startofpacket
	wire          rsp_demux_017_src0_endofpacket;                                     // rsp_demux_017:src0_endofpacket -> rsp_mux:sink17_endofpacket
	wire          rsp_demux_017_src1_valid;                                           // rsp_demux_017:src1_valid -> rsp_mux_001:sink17_valid
	wire  [131:0] rsp_demux_017_src1_data;                                            // rsp_demux_017:src1_data -> rsp_mux_001:sink17_data
	wire          rsp_demux_017_src1_ready;                                           // rsp_mux_001:sink17_ready -> rsp_demux_017:src1_ready
	wire   [70:0] rsp_demux_017_src1_channel;                                         // rsp_demux_017:src1_channel -> rsp_mux_001:sink17_channel
	wire          rsp_demux_017_src1_startofpacket;                                   // rsp_demux_017:src1_startofpacket -> rsp_mux_001:sink17_startofpacket
	wire          rsp_demux_017_src1_endofpacket;                                     // rsp_demux_017:src1_endofpacket -> rsp_mux_001:sink17_endofpacket
	wire          rsp_demux_018_src0_valid;                                           // rsp_demux_018:src0_valid -> rsp_mux:sink18_valid
	wire  [131:0] rsp_demux_018_src0_data;                                            // rsp_demux_018:src0_data -> rsp_mux:sink18_data
	wire          rsp_demux_018_src0_ready;                                           // rsp_mux:sink18_ready -> rsp_demux_018:src0_ready
	wire   [70:0] rsp_demux_018_src0_channel;                                         // rsp_demux_018:src0_channel -> rsp_mux:sink18_channel
	wire          rsp_demux_018_src0_startofpacket;                                   // rsp_demux_018:src0_startofpacket -> rsp_mux:sink18_startofpacket
	wire          rsp_demux_018_src0_endofpacket;                                     // rsp_demux_018:src0_endofpacket -> rsp_mux:sink18_endofpacket
	wire          rsp_demux_018_src1_valid;                                           // rsp_demux_018:src1_valid -> rsp_mux_001:sink18_valid
	wire  [131:0] rsp_demux_018_src1_data;                                            // rsp_demux_018:src1_data -> rsp_mux_001:sink18_data
	wire          rsp_demux_018_src1_ready;                                           // rsp_mux_001:sink18_ready -> rsp_demux_018:src1_ready
	wire   [70:0] rsp_demux_018_src1_channel;                                         // rsp_demux_018:src1_channel -> rsp_mux_001:sink18_channel
	wire          rsp_demux_018_src1_startofpacket;                                   // rsp_demux_018:src1_startofpacket -> rsp_mux_001:sink18_startofpacket
	wire          rsp_demux_018_src1_endofpacket;                                     // rsp_demux_018:src1_endofpacket -> rsp_mux_001:sink18_endofpacket
	wire          rsp_demux_019_src0_valid;                                           // rsp_demux_019:src0_valid -> rsp_mux:sink19_valid
	wire  [131:0] rsp_demux_019_src0_data;                                            // rsp_demux_019:src0_data -> rsp_mux:sink19_data
	wire          rsp_demux_019_src0_ready;                                           // rsp_mux:sink19_ready -> rsp_demux_019:src0_ready
	wire   [70:0] rsp_demux_019_src0_channel;                                         // rsp_demux_019:src0_channel -> rsp_mux:sink19_channel
	wire          rsp_demux_019_src0_startofpacket;                                   // rsp_demux_019:src0_startofpacket -> rsp_mux:sink19_startofpacket
	wire          rsp_demux_019_src0_endofpacket;                                     // rsp_demux_019:src0_endofpacket -> rsp_mux:sink19_endofpacket
	wire          rsp_demux_019_src1_valid;                                           // rsp_demux_019:src1_valid -> rsp_mux_001:sink19_valid
	wire  [131:0] rsp_demux_019_src1_data;                                            // rsp_demux_019:src1_data -> rsp_mux_001:sink19_data
	wire          rsp_demux_019_src1_ready;                                           // rsp_mux_001:sink19_ready -> rsp_demux_019:src1_ready
	wire   [70:0] rsp_demux_019_src1_channel;                                         // rsp_demux_019:src1_channel -> rsp_mux_001:sink19_channel
	wire          rsp_demux_019_src1_startofpacket;                                   // rsp_demux_019:src1_startofpacket -> rsp_mux_001:sink19_startofpacket
	wire          rsp_demux_019_src1_endofpacket;                                     // rsp_demux_019:src1_endofpacket -> rsp_mux_001:sink19_endofpacket
	wire          rsp_demux_020_src0_valid;                                           // rsp_demux_020:src0_valid -> rsp_mux:sink20_valid
	wire  [131:0] rsp_demux_020_src0_data;                                            // rsp_demux_020:src0_data -> rsp_mux:sink20_data
	wire          rsp_demux_020_src0_ready;                                           // rsp_mux:sink20_ready -> rsp_demux_020:src0_ready
	wire   [70:0] rsp_demux_020_src0_channel;                                         // rsp_demux_020:src0_channel -> rsp_mux:sink20_channel
	wire          rsp_demux_020_src0_startofpacket;                                   // rsp_demux_020:src0_startofpacket -> rsp_mux:sink20_startofpacket
	wire          rsp_demux_020_src0_endofpacket;                                     // rsp_demux_020:src0_endofpacket -> rsp_mux:sink20_endofpacket
	wire          rsp_demux_020_src1_valid;                                           // rsp_demux_020:src1_valid -> rsp_mux_001:sink20_valid
	wire  [131:0] rsp_demux_020_src1_data;                                            // rsp_demux_020:src1_data -> rsp_mux_001:sink20_data
	wire          rsp_demux_020_src1_ready;                                           // rsp_mux_001:sink20_ready -> rsp_demux_020:src1_ready
	wire   [70:0] rsp_demux_020_src1_channel;                                         // rsp_demux_020:src1_channel -> rsp_mux_001:sink20_channel
	wire          rsp_demux_020_src1_startofpacket;                                   // rsp_demux_020:src1_startofpacket -> rsp_mux_001:sink20_startofpacket
	wire          rsp_demux_020_src1_endofpacket;                                     // rsp_demux_020:src1_endofpacket -> rsp_mux_001:sink20_endofpacket
	wire          rsp_demux_021_src0_valid;                                           // rsp_demux_021:src0_valid -> rsp_mux:sink21_valid
	wire  [131:0] rsp_demux_021_src0_data;                                            // rsp_demux_021:src0_data -> rsp_mux:sink21_data
	wire          rsp_demux_021_src0_ready;                                           // rsp_mux:sink21_ready -> rsp_demux_021:src0_ready
	wire   [70:0] rsp_demux_021_src0_channel;                                         // rsp_demux_021:src0_channel -> rsp_mux:sink21_channel
	wire          rsp_demux_021_src0_startofpacket;                                   // rsp_demux_021:src0_startofpacket -> rsp_mux:sink21_startofpacket
	wire          rsp_demux_021_src0_endofpacket;                                     // rsp_demux_021:src0_endofpacket -> rsp_mux:sink21_endofpacket
	wire          rsp_demux_021_src1_valid;                                           // rsp_demux_021:src1_valid -> rsp_mux_001:sink21_valid
	wire  [131:0] rsp_demux_021_src1_data;                                            // rsp_demux_021:src1_data -> rsp_mux_001:sink21_data
	wire          rsp_demux_021_src1_ready;                                           // rsp_mux_001:sink21_ready -> rsp_demux_021:src1_ready
	wire   [70:0] rsp_demux_021_src1_channel;                                         // rsp_demux_021:src1_channel -> rsp_mux_001:sink21_channel
	wire          rsp_demux_021_src1_startofpacket;                                   // rsp_demux_021:src1_startofpacket -> rsp_mux_001:sink21_startofpacket
	wire          rsp_demux_021_src1_endofpacket;                                     // rsp_demux_021:src1_endofpacket -> rsp_mux_001:sink21_endofpacket
	wire          rsp_demux_022_src0_valid;                                           // rsp_demux_022:src0_valid -> rsp_mux:sink22_valid
	wire  [131:0] rsp_demux_022_src0_data;                                            // rsp_demux_022:src0_data -> rsp_mux:sink22_data
	wire          rsp_demux_022_src0_ready;                                           // rsp_mux:sink22_ready -> rsp_demux_022:src0_ready
	wire   [70:0] rsp_demux_022_src0_channel;                                         // rsp_demux_022:src0_channel -> rsp_mux:sink22_channel
	wire          rsp_demux_022_src0_startofpacket;                                   // rsp_demux_022:src0_startofpacket -> rsp_mux:sink22_startofpacket
	wire          rsp_demux_022_src0_endofpacket;                                     // rsp_demux_022:src0_endofpacket -> rsp_mux:sink22_endofpacket
	wire          rsp_demux_022_src1_valid;                                           // rsp_demux_022:src1_valid -> rsp_mux_001:sink22_valid
	wire  [131:0] rsp_demux_022_src1_data;                                            // rsp_demux_022:src1_data -> rsp_mux_001:sink22_data
	wire          rsp_demux_022_src1_ready;                                           // rsp_mux_001:sink22_ready -> rsp_demux_022:src1_ready
	wire   [70:0] rsp_demux_022_src1_channel;                                         // rsp_demux_022:src1_channel -> rsp_mux_001:sink22_channel
	wire          rsp_demux_022_src1_startofpacket;                                   // rsp_demux_022:src1_startofpacket -> rsp_mux_001:sink22_startofpacket
	wire          rsp_demux_022_src1_endofpacket;                                     // rsp_demux_022:src1_endofpacket -> rsp_mux_001:sink22_endofpacket
	wire          rsp_demux_023_src0_valid;                                           // rsp_demux_023:src0_valid -> rsp_mux:sink23_valid
	wire  [131:0] rsp_demux_023_src0_data;                                            // rsp_demux_023:src0_data -> rsp_mux:sink23_data
	wire          rsp_demux_023_src0_ready;                                           // rsp_mux:sink23_ready -> rsp_demux_023:src0_ready
	wire   [70:0] rsp_demux_023_src0_channel;                                         // rsp_demux_023:src0_channel -> rsp_mux:sink23_channel
	wire          rsp_demux_023_src0_startofpacket;                                   // rsp_demux_023:src0_startofpacket -> rsp_mux:sink23_startofpacket
	wire          rsp_demux_023_src0_endofpacket;                                     // rsp_demux_023:src0_endofpacket -> rsp_mux:sink23_endofpacket
	wire          rsp_demux_023_src1_valid;                                           // rsp_demux_023:src1_valid -> rsp_mux_001:sink23_valid
	wire  [131:0] rsp_demux_023_src1_data;                                            // rsp_demux_023:src1_data -> rsp_mux_001:sink23_data
	wire          rsp_demux_023_src1_ready;                                           // rsp_mux_001:sink23_ready -> rsp_demux_023:src1_ready
	wire   [70:0] rsp_demux_023_src1_channel;                                         // rsp_demux_023:src1_channel -> rsp_mux_001:sink23_channel
	wire          rsp_demux_023_src1_startofpacket;                                   // rsp_demux_023:src1_startofpacket -> rsp_mux_001:sink23_startofpacket
	wire          rsp_demux_023_src1_endofpacket;                                     // rsp_demux_023:src1_endofpacket -> rsp_mux_001:sink23_endofpacket
	wire          rsp_demux_024_src0_valid;                                           // rsp_demux_024:src0_valid -> rsp_mux:sink24_valid
	wire  [131:0] rsp_demux_024_src0_data;                                            // rsp_demux_024:src0_data -> rsp_mux:sink24_data
	wire          rsp_demux_024_src0_ready;                                           // rsp_mux:sink24_ready -> rsp_demux_024:src0_ready
	wire   [70:0] rsp_demux_024_src0_channel;                                         // rsp_demux_024:src0_channel -> rsp_mux:sink24_channel
	wire          rsp_demux_024_src0_startofpacket;                                   // rsp_demux_024:src0_startofpacket -> rsp_mux:sink24_startofpacket
	wire          rsp_demux_024_src0_endofpacket;                                     // rsp_demux_024:src0_endofpacket -> rsp_mux:sink24_endofpacket
	wire          rsp_demux_024_src1_valid;                                           // rsp_demux_024:src1_valid -> rsp_mux_001:sink24_valid
	wire  [131:0] rsp_demux_024_src1_data;                                            // rsp_demux_024:src1_data -> rsp_mux_001:sink24_data
	wire          rsp_demux_024_src1_ready;                                           // rsp_mux_001:sink24_ready -> rsp_demux_024:src1_ready
	wire   [70:0] rsp_demux_024_src1_channel;                                         // rsp_demux_024:src1_channel -> rsp_mux_001:sink24_channel
	wire          rsp_demux_024_src1_startofpacket;                                   // rsp_demux_024:src1_startofpacket -> rsp_mux_001:sink24_startofpacket
	wire          rsp_demux_024_src1_endofpacket;                                     // rsp_demux_024:src1_endofpacket -> rsp_mux_001:sink24_endofpacket
	wire          rsp_demux_025_src0_valid;                                           // rsp_demux_025:src0_valid -> rsp_mux:sink25_valid
	wire  [131:0] rsp_demux_025_src0_data;                                            // rsp_demux_025:src0_data -> rsp_mux:sink25_data
	wire          rsp_demux_025_src0_ready;                                           // rsp_mux:sink25_ready -> rsp_demux_025:src0_ready
	wire   [70:0] rsp_demux_025_src0_channel;                                         // rsp_demux_025:src0_channel -> rsp_mux:sink25_channel
	wire          rsp_demux_025_src0_startofpacket;                                   // rsp_demux_025:src0_startofpacket -> rsp_mux:sink25_startofpacket
	wire          rsp_demux_025_src0_endofpacket;                                     // rsp_demux_025:src0_endofpacket -> rsp_mux:sink25_endofpacket
	wire          rsp_demux_025_src1_valid;                                           // rsp_demux_025:src1_valid -> rsp_mux_001:sink25_valid
	wire  [131:0] rsp_demux_025_src1_data;                                            // rsp_demux_025:src1_data -> rsp_mux_001:sink25_data
	wire          rsp_demux_025_src1_ready;                                           // rsp_mux_001:sink25_ready -> rsp_demux_025:src1_ready
	wire   [70:0] rsp_demux_025_src1_channel;                                         // rsp_demux_025:src1_channel -> rsp_mux_001:sink25_channel
	wire          rsp_demux_025_src1_startofpacket;                                   // rsp_demux_025:src1_startofpacket -> rsp_mux_001:sink25_startofpacket
	wire          rsp_demux_025_src1_endofpacket;                                     // rsp_demux_025:src1_endofpacket -> rsp_mux_001:sink25_endofpacket
	wire          rsp_demux_026_src0_valid;                                           // rsp_demux_026:src0_valid -> rsp_mux:sink26_valid
	wire  [131:0] rsp_demux_026_src0_data;                                            // rsp_demux_026:src0_data -> rsp_mux:sink26_data
	wire          rsp_demux_026_src0_ready;                                           // rsp_mux:sink26_ready -> rsp_demux_026:src0_ready
	wire   [70:0] rsp_demux_026_src0_channel;                                         // rsp_demux_026:src0_channel -> rsp_mux:sink26_channel
	wire          rsp_demux_026_src0_startofpacket;                                   // rsp_demux_026:src0_startofpacket -> rsp_mux:sink26_startofpacket
	wire          rsp_demux_026_src0_endofpacket;                                     // rsp_demux_026:src0_endofpacket -> rsp_mux:sink26_endofpacket
	wire          rsp_demux_026_src1_valid;                                           // rsp_demux_026:src1_valid -> rsp_mux_001:sink26_valid
	wire  [131:0] rsp_demux_026_src1_data;                                            // rsp_demux_026:src1_data -> rsp_mux_001:sink26_data
	wire          rsp_demux_026_src1_ready;                                           // rsp_mux_001:sink26_ready -> rsp_demux_026:src1_ready
	wire   [70:0] rsp_demux_026_src1_channel;                                         // rsp_demux_026:src1_channel -> rsp_mux_001:sink26_channel
	wire          rsp_demux_026_src1_startofpacket;                                   // rsp_demux_026:src1_startofpacket -> rsp_mux_001:sink26_startofpacket
	wire          rsp_demux_026_src1_endofpacket;                                     // rsp_demux_026:src1_endofpacket -> rsp_mux_001:sink26_endofpacket
	wire          rsp_demux_027_src0_valid;                                           // rsp_demux_027:src0_valid -> rsp_mux:sink27_valid
	wire  [131:0] rsp_demux_027_src0_data;                                            // rsp_demux_027:src0_data -> rsp_mux:sink27_data
	wire          rsp_demux_027_src0_ready;                                           // rsp_mux:sink27_ready -> rsp_demux_027:src0_ready
	wire   [70:0] rsp_demux_027_src0_channel;                                         // rsp_demux_027:src0_channel -> rsp_mux:sink27_channel
	wire          rsp_demux_027_src0_startofpacket;                                   // rsp_demux_027:src0_startofpacket -> rsp_mux:sink27_startofpacket
	wire          rsp_demux_027_src0_endofpacket;                                     // rsp_demux_027:src0_endofpacket -> rsp_mux:sink27_endofpacket
	wire          rsp_demux_027_src1_valid;                                           // rsp_demux_027:src1_valid -> rsp_mux_001:sink27_valid
	wire  [131:0] rsp_demux_027_src1_data;                                            // rsp_demux_027:src1_data -> rsp_mux_001:sink27_data
	wire          rsp_demux_027_src1_ready;                                           // rsp_mux_001:sink27_ready -> rsp_demux_027:src1_ready
	wire   [70:0] rsp_demux_027_src1_channel;                                         // rsp_demux_027:src1_channel -> rsp_mux_001:sink27_channel
	wire          rsp_demux_027_src1_startofpacket;                                   // rsp_demux_027:src1_startofpacket -> rsp_mux_001:sink27_startofpacket
	wire          rsp_demux_027_src1_endofpacket;                                     // rsp_demux_027:src1_endofpacket -> rsp_mux_001:sink27_endofpacket
	wire          rsp_demux_028_src0_valid;                                           // rsp_demux_028:src0_valid -> rsp_mux:sink28_valid
	wire  [131:0] rsp_demux_028_src0_data;                                            // rsp_demux_028:src0_data -> rsp_mux:sink28_data
	wire          rsp_demux_028_src0_ready;                                           // rsp_mux:sink28_ready -> rsp_demux_028:src0_ready
	wire   [70:0] rsp_demux_028_src0_channel;                                         // rsp_demux_028:src0_channel -> rsp_mux:sink28_channel
	wire          rsp_demux_028_src0_startofpacket;                                   // rsp_demux_028:src0_startofpacket -> rsp_mux:sink28_startofpacket
	wire          rsp_demux_028_src0_endofpacket;                                     // rsp_demux_028:src0_endofpacket -> rsp_mux:sink28_endofpacket
	wire          rsp_demux_028_src1_valid;                                           // rsp_demux_028:src1_valid -> rsp_mux_001:sink28_valid
	wire  [131:0] rsp_demux_028_src1_data;                                            // rsp_demux_028:src1_data -> rsp_mux_001:sink28_data
	wire          rsp_demux_028_src1_ready;                                           // rsp_mux_001:sink28_ready -> rsp_demux_028:src1_ready
	wire   [70:0] rsp_demux_028_src1_channel;                                         // rsp_demux_028:src1_channel -> rsp_mux_001:sink28_channel
	wire          rsp_demux_028_src1_startofpacket;                                   // rsp_demux_028:src1_startofpacket -> rsp_mux_001:sink28_startofpacket
	wire          rsp_demux_028_src1_endofpacket;                                     // rsp_demux_028:src1_endofpacket -> rsp_mux_001:sink28_endofpacket
	wire          rsp_demux_029_src0_valid;                                           // rsp_demux_029:src0_valid -> rsp_mux:sink29_valid
	wire  [131:0] rsp_demux_029_src0_data;                                            // rsp_demux_029:src0_data -> rsp_mux:sink29_data
	wire          rsp_demux_029_src0_ready;                                           // rsp_mux:sink29_ready -> rsp_demux_029:src0_ready
	wire   [70:0] rsp_demux_029_src0_channel;                                         // rsp_demux_029:src0_channel -> rsp_mux:sink29_channel
	wire          rsp_demux_029_src0_startofpacket;                                   // rsp_demux_029:src0_startofpacket -> rsp_mux:sink29_startofpacket
	wire          rsp_demux_029_src0_endofpacket;                                     // rsp_demux_029:src0_endofpacket -> rsp_mux:sink29_endofpacket
	wire          rsp_demux_029_src1_valid;                                           // rsp_demux_029:src1_valid -> rsp_mux_001:sink29_valid
	wire  [131:0] rsp_demux_029_src1_data;                                            // rsp_demux_029:src1_data -> rsp_mux_001:sink29_data
	wire          rsp_demux_029_src1_ready;                                           // rsp_mux_001:sink29_ready -> rsp_demux_029:src1_ready
	wire   [70:0] rsp_demux_029_src1_channel;                                         // rsp_demux_029:src1_channel -> rsp_mux_001:sink29_channel
	wire          rsp_demux_029_src1_startofpacket;                                   // rsp_demux_029:src1_startofpacket -> rsp_mux_001:sink29_startofpacket
	wire          rsp_demux_029_src1_endofpacket;                                     // rsp_demux_029:src1_endofpacket -> rsp_mux_001:sink29_endofpacket
	wire          rsp_demux_030_src0_valid;                                           // rsp_demux_030:src0_valid -> rsp_mux:sink30_valid
	wire  [131:0] rsp_demux_030_src0_data;                                            // rsp_demux_030:src0_data -> rsp_mux:sink30_data
	wire          rsp_demux_030_src0_ready;                                           // rsp_mux:sink30_ready -> rsp_demux_030:src0_ready
	wire   [70:0] rsp_demux_030_src0_channel;                                         // rsp_demux_030:src0_channel -> rsp_mux:sink30_channel
	wire          rsp_demux_030_src0_startofpacket;                                   // rsp_demux_030:src0_startofpacket -> rsp_mux:sink30_startofpacket
	wire          rsp_demux_030_src0_endofpacket;                                     // rsp_demux_030:src0_endofpacket -> rsp_mux:sink30_endofpacket
	wire          rsp_demux_030_src1_valid;                                           // rsp_demux_030:src1_valid -> rsp_mux_001:sink30_valid
	wire  [131:0] rsp_demux_030_src1_data;                                            // rsp_demux_030:src1_data -> rsp_mux_001:sink30_data
	wire          rsp_demux_030_src1_ready;                                           // rsp_mux_001:sink30_ready -> rsp_demux_030:src1_ready
	wire   [70:0] rsp_demux_030_src1_channel;                                         // rsp_demux_030:src1_channel -> rsp_mux_001:sink30_channel
	wire          rsp_demux_030_src1_startofpacket;                                   // rsp_demux_030:src1_startofpacket -> rsp_mux_001:sink30_startofpacket
	wire          rsp_demux_030_src1_endofpacket;                                     // rsp_demux_030:src1_endofpacket -> rsp_mux_001:sink30_endofpacket
	wire          rsp_demux_031_src0_valid;                                           // rsp_demux_031:src0_valid -> rsp_mux:sink31_valid
	wire  [131:0] rsp_demux_031_src0_data;                                            // rsp_demux_031:src0_data -> rsp_mux:sink31_data
	wire          rsp_demux_031_src0_ready;                                           // rsp_mux:sink31_ready -> rsp_demux_031:src0_ready
	wire   [70:0] rsp_demux_031_src0_channel;                                         // rsp_demux_031:src0_channel -> rsp_mux:sink31_channel
	wire          rsp_demux_031_src0_startofpacket;                                   // rsp_demux_031:src0_startofpacket -> rsp_mux:sink31_startofpacket
	wire          rsp_demux_031_src0_endofpacket;                                     // rsp_demux_031:src0_endofpacket -> rsp_mux:sink31_endofpacket
	wire          rsp_demux_031_src1_valid;                                           // rsp_demux_031:src1_valid -> rsp_mux_001:sink31_valid
	wire  [131:0] rsp_demux_031_src1_data;                                            // rsp_demux_031:src1_data -> rsp_mux_001:sink31_data
	wire          rsp_demux_031_src1_ready;                                           // rsp_mux_001:sink31_ready -> rsp_demux_031:src1_ready
	wire   [70:0] rsp_demux_031_src1_channel;                                         // rsp_demux_031:src1_channel -> rsp_mux_001:sink31_channel
	wire          rsp_demux_031_src1_startofpacket;                                   // rsp_demux_031:src1_startofpacket -> rsp_mux_001:sink31_startofpacket
	wire          rsp_demux_031_src1_endofpacket;                                     // rsp_demux_031:src1_endofpacket -> rsp_mux_001:sink31_endofpacket
	wire          rsp_demux_032_src0_valid;                                           // rsp_demux_032:src0_valid -> rsp_mux:sink32_valid
	wire  [131:0] rsp_demux_032_src0_data;                                            // rsp_demux_032:src0_data -> rsp_mux:sink32_data
	wire          rsp_demux_032_src0_ready;                                           // rsp_mux:sink32_ready -> rsp_demux_032:src0_ready
	wire   [70:0] rsp_demux_032_src0_channel;                                         // rsp_demux_032:src0_channel -> rsp_mux:sink32_channel
	wire          rsp_demux_032_src0_startofpacket;                                   // rsp_demux_032:src0_startofpacket -> rsp_mux:sink32_startofpacket
	wire          rsp_demux_032_src0_endofpacket;                                     // rsp_demux_032:src0_endofpacket -> rsp_mux:sink32_endofpacket
	wire          rsp_demux_032_src1_valid;                                           // rsp_demux_032:src1_valid -> rsp_mux_001:sink32_valid
	wire  [131:0] rsp_demux_032_src1_data;                                            // rsp_demux_032:src1_data -> rsp_mux_001:sink32_data
	wire          rsp_demux_032_src1_ready;                                           // rsp_mux_001:sink32_ready -> rsp_demux_032:src1_ready
	wire   [70:0] rsp_demux_032_src1_channel;                                         // rsp_demux_032:src1_channel -> rsp_mux_001:sink32_channel
	wire          rsp_demux_032_src1_startofpacket;                                   // rsp_demux_032:src1_startofpacket -> rsp_mux_001:sink32_startofpacket
	wire          rsp_demux_032_src1_endofpacket;                                     // rsp_demux_032:src1_endofpacket -> rsp_mux_001:sink32_endofpacket
	wire          rsp_demux_033_src0_valid;                                           // rsp_demux_033:src0_valid -> rsp_mux:sink33_valid
	wire  [131:0] rsp_demux_033_src0_data;                                            // rsp_demux_033:src0_data -> rsp_mux:sink33_data
	wire          rsp_demux_033_src0_ready;                                           // rsp_mux:sink33_ready -> rsp_demux_033:src0_ready
	wire   [70:0] rsp_demux_033_src0_channel;                                         // rsp_demux_033:src0_channel -> rsp_mux:sink33_channel
	wire          rsp_demux_033_src0_startofpacket;                                   // rsp_demux_033:src0_startofpacket -> rsp_mux:sink33_startofpacket
	wire          rsp_demux_033_src0_endofpacket;                                     // rsp_demux_033:src0_endofpacket -> rsp_mux:sink33_endofpacket
	wire          rsp_demux_033_src1_valid;                                           // rsp_demux_033:src1_valid -> rsp_mux_001:sink33_valid
	wire  [131:0] rsp_demux_033_src1_data;                                            // rsp_demux_033:src1_data -> rsp_mux_001:sink33_data
	wire          rsp_demux_033_src1_ready;                                           // rsp_mux_001:sink33_ready -> rsp_demux_033:src1_ready
	wire   [70:0] rsp_demux_033_src1_channel;                                         // rsp_demux_033:src1_channel -> rsp_mux_001:sink33_channel
	wire          rsp_demux_033_src1_startofpacket;                                   // rsp_demux_033:src1_startofpacket -> rsp_mux_001:sink33_startofpacket
	wire          rsp_demux_033_src1_endofpacket;                                     // rsp_demux_033:src1_endofpacket -> rsp_mux_001:sink33_endofpacket
	wire          rsp_demux_034_src0_valid;                                           // rsp_demux_034:src0_valid -> rsp_mux:sink34_valid
	wire  [131:0] rsp_demux_034_src0_data;                                            // rsp_demux_034:src0_data -> rsp_mux:sink34_data
	wire          rsp_demux_034_src0_ready;                                           // rsp_mux:sink34_ready -> rsp_demux_034:src0_ready
	wire   [70:0] rsp_demux_034_src0_channel;                                         // rsp_demux_034:src0_channel -> rsp_mux:sink34_channel
	wire          rsp_demux_034_src0_startofpacket;                                   // rsp_demux_034:src0_startofpacket -> rsp_mux:sink34_startofpacket
	wire          rsp_demux_034_src0_endofpacket;                                     // rsp_demux_034:src0_endofpacket -> rsp_mux:sink34_endofpacket
	wire          rsp_demux_034_src1_valid;                                           // rsp_demux_034:src1_valid -> rsp_mux_001:sink34_valid
	wire  [131:0] rsp_demux_034_src1_data;                                            // rsp_demux_034:src1_data -> rsp_mux_001:sink34_data
	wire          rsp_demux_034_src1_ready;                                           // rsp_mux_001:sink34_ready -> rsp_demux_034:src1_ready
	wire   [70:0] rsp_demux_034_src1_channel;                                         // rsp_demux_034:src1_channel -> rsp_mux_001:sink34_channel
	wire          rsp_demux_034_src1_startofpacket;                                   // rsp_demux_034:src1_startofpacket -> rsp_mux_001:sink34_startofpacket
	wire          rsp_demux_034_src1_endofpacket;                                     // rsp_demux_034:src1_endofpacket -> rsp_mux_001:sink34_endofpacket
	wire          rsp_demux_035_src0_valid;                                           // rsp_demux_035:src0_valid -> rsp_mux:sink35_valid
	wire  [131:0] rsp_demux_035_src0_data;                                            // rsp_demux_035:src0_data -> rsp_mux:sink35_data
	wire          rsp_demux_035_src0_ready;                                           // rsp_mux:sink35_ready -> rsp_demux_035:src0_ready
	wire   [70:0] rsp_demux_035_src0_channel;                                         // rsp_demux_035:src0_channel -> rsp_mux:sink35_channel
	wire          rsp_demux_035_src0_startofpacket;                                   // rsp_demux_035:src0_startofpacket -> rsp_mux:sink35_startofpacket
	wire          rsp_demux_035_src0_endofpacket;                                     // rsp_demux_035:src0_endofpacket -> rsp_mux:sink35_endofpacket
	wire          rsp_demux_035_src1_valid;                                           // rsp_demux_035:src1_valid -> rsp_mux_001:sink35_valid
	wire  [131:0] rsp_demux_035_src1_data;                                            // rsp_demux_035:src1_data -> rsp_mux_001:sink35_data
	wire          rsp_demux_035_src1_ready;                                           // rsp_mux_001:sink35_ready -> rsp_demux_035:src1_ready
	wire   [70:0] rsp_demux_035_src1_channel;                                         // rsp_demux_035:src1_channel -> rsp_mux_001:sink35_channel
	wire          rsp_demux_035_src1_startofpacket;                                   // rsp_demux_035:src1_startofpacket -> rsp_mux_001:sink35_startofpacket
	wire          rsp_demux_035_src1_endofpacket;                                     // rsp_demux_035:src1_endofpacket -> rsp_mux_001:sink35_endofpacket
	wire          rsp_demux_036_src0_valid;                                           // rsp_demux_036:src0_valid -> rsp_mux:sink36_valid
	wire  [131:0] rsp_demux_036_src0_data;                                            // rsp_demux_036:src0_data -> rsp_mux:sink36_data
	wire          rsp_demux_036_src0_ready;                                           // rsp_mux:sink36_ready -> rsp_demux_036:src0_ready
	wire   [70:0] rsp_demux_036_src0_channel;                                         // rsp_demux_036:src0_channel -> rsp_mux:sink36_channel
	wire          rsp_demux_036_src0_startofpacket;                                   // rsp_demux_036:src0_startofpacket -> rsp_mux:sink36_startofpacket
	wire          rsp_demux_036_src0_endofpacket;                                     // rsp_demux_036:src0_endofpacket -> rsp_mux:sink36_endofpacket
	wire          rsp_demux_036_src1_valid;                                           // rsp_demux_036:src1_valid -> rsp_mux_001:sink36_valid
	wire  [131:0] rsp_demux_036_src1_data;                                            // rsp_demux_036:src1_data -> rsp_mux_001:sink36_data
	wire          rsp_demux_036_src1_ready;                                           // rsp_mux_001:sink36_ready -> rsp_demux_036:src1_ready
	wire   [70:0] rsp_demux_036_src1_channel;                                         // rsp_demux_036:src1_channel -> rsp_mux_001:sink36_channel
	wire          rsp_demux_036_src1_startofpacket;                                   // rsp_demux_036:src1_startofpacket -> rsp_mux_001:sink36_startofpacket
	wire          rsp_demux_036_src1_endofpacket;                                     // rsp_demux_036:src1_endofpacket -> rsp_mux_001:sink36_endofpacket
	wire          rsp_demux_037_src0_valid;                                           // rsp_demux_037:src0_valid -> rsp_mux:sink37_valid
	wire  [131:0] rsp_demux_037_src0_data;                                            // rsp_demux_037:src0_data -> rsp_mux:sink37_data
	wire          rsp_demux_037_src0_ready;                                           // rsp_mux:sink37_ready -> rsp_demux_037:src0_ready
	wire   [70:0] rsp_demux_037_src0_channel;                                         // rsp_demux_037:src0_channel -> rsp_mux:sink37_channel
	wire          rsp_demux_037_src0_startofpacket;                                   // rsp_demux_037:src0_startofpacket -> rsp_mux:sink37_startofpacket
	wire          rsp_demux_037_src0_endofpacket;                                     // rsp_demux_037:src0_endofpacket -> rsp_mux:sink37_endofpacket
	wire          rsp_demux_037_src1_valid;                                           // rsp_demux_037:src1_valid -> rsp_mux_001:sink37_valid
	wire  [131:0] rsp_demux_037_src1_data;                                            // rsp_demux_037:src1_data -> rsp_mux_001:sink37_data
	wire          rsp_demux_037_src1_ready;                                           // rsp_mux_001:sink37_ready -> rsp_demux_037:src1_ready
	wire   [70:0] rsp_demux_037_src1_channel;                                         // rsp_demux_037:src1_channel -> rsp_mux_001:sink37_channel
	wire          rsp_demux_037_src1_startofpacket;                                   // rsp_demux_037:src1_startofpacket -> rsp_mux_001:sink37_startofpacket
	wire          rsp_demux_037_src1_endofpacket;                                     // rsp_demux_037:src1_endofpacket -> rsp_mux_001:sink37_endofpacket
	wire          rsp_demux_038_src0_valid;                                           // rsp_demux_038:src0_valid -> rsp_mux:sink38_valid
	wire  [131:0] rsp_demux_038_src0_data;                                            // rsp_demux_038:src0_data -> rsp_mux:sink38_data
	wire          rsp_demux_038_src0_ready;                                           // rsp_mux:sink38_ready -> rsp_demux_038:src0_ready
	wire   [70:0] rsp_demux_038_src0_channel;                                         // rsp_demux_038:src0_channel -> rsp_mux:sink38_channel
	wire          rsp_demux_038_src0_startofpacket;                                   // rsp_demux_038:src0_startofpacket -> rsp_mux:sink38_startofpacket
	wire          rsp_demux_038_src0_endofpacket;                                     // rsp_demux_038:src0_endofpacket -> rsp_mux:sink38_endofpacket
	wire          rsp_demux_038_src1_valid;                                           // rsp_demux_038:src1_valid -> rsp_mux_001:sink38_valid
	wire  [131:0] rsp_demux_038_src1_data;                                            // rsp_demux_038:src1_data -> rsp_mux_001:sink38_data
	wire          rsp_demux_038_src1_ready;                                           // rsp_mux_001:sink38_ready -> rsp_demux_038:src1_ready
	wire   [70:0] rsp_demux_038_src1_channel;                                         // rsp_demux_038:src1_channel -> rsp_mux_001:sink38_channel
	wire          rsp_demux_038_src1_startofpacket;                                   // rsp_demux_038:src1_startofpacket -> rsp_mux_001:sink38_startofpacket
	wire          rsp_demux_038_src1_endofpacket;                                     // rsp_demux_038:src1_endofpacket -> rsp_mux_001:sink38_endofpacket
	wire          rsp_demux_039_src0_valid;                                           // rsp_demux_039:src0_valid -> rsp_mux:sink39_valid
	wire  [131:0] rsp_demux_039_src0_data;                                            // rsp_demux_039:src0_data -> rsp_mux:sink39_data
	wire          rsp_demux_039_src0_ready;                                           // rsp_mux:sink39_ready -> rsp_demux_039:src0_ready
	wire   [70:0] rsp_demux_039_src0_channel;                                         // rsp_demux_039:src0_channel -> rsp_mux:sink39_channel
	wire          rsp_demux_039_src0_startofpacket;                                   // rsp_demux_039:src0_startofpacket -> rsp_mux:sink39_startofpacket
	wire          rsp_demux_039_src0_endofpacket;                                     // rsp_demux_039:src0_endofpacket -> rsp_mux:sink39_endofpacket
	wire          rsp_demux_039_src1_valid;                                           // rsp_demux_039:src1_valid -> rsp_mux_001:sink39_valid
	wire  [131:0] rsp_demux_039_src1_data;                                            // rsp_demux_039:src1_data -> rsp_mux_001:sink39_data
	wire          rsp_demux_039_src1_ready;                                           // rsp_mux_001:sink39_ready -> rsp_demux_039:src1_ready
	wire   [70:0] rsp_demux_039_src1_channel;                                         // rsp_demux_039:src1_channel -> rsp_mux_001:sink39_channel
	wire          rsp_demux_039_src1_startofpacket;                                   // rsp_demux_039:src1_startofpacket -> rsp_mux_001:sink39_startofpacket
	wire          rsp_demux_039_src1_endofpacket;                                     // rsp_demux_039:src1_endofpacket -> rsp_mux_001:sink39_endofpacket
	wire          rsp_demux_040_src0_valid;                                           // rsp_demux_040:src0_valid -> rsp_mux:sink40_valid
	wire  [131:0] rsp_demux_040_src0_data;                                            // rsp_demux_040:src0_data -> rsp_mux:sink40_data
	wire          rsp_demux_040_src0_ready;                                           // rsp_mux:sink40_ready -> rsp_demux_040:src0_ready
	wire   [70:0] rsp_demux_040_src0_channel;                                         // rsp_demux_040:src0_channel -> rsp_mux:sink40_channel
	wire          rsp_demux_040_src0_startofpacket;                                   // rsp_demux_040:src0_startofpacket -> rsp_mux:sink40_startofpacket
	wire          rsp_demux_040_src0_endofpacket;                                     // rsp_demux_040:src0_endofpacket -> rsp_mux:sink40_endofpacket
	wire          rsp_demux_040_src1_valid;                                           // rsp_demux_040:src1_valid -> rsp_mux_001:sink40_valid
	wire  [131:0] rsp_demux_040_src1_data;                                            // rsp_demux_040:src1_data -> rsp_mux_001:sink40_data
	wire          rsp_demux_040_src1_ready;                                           // rsp_mux_001:sink40_ready -> rsp_demux_040:src1_ready
	wire   [70:0] rsp_demux_040_src1_channel;                                         // rsp_demux_040:src1_channel -> rsp_mux_001:sink40_channel
	wire          rsp_demux_040_src1_startofpacket;                                   // rsp_demux_040:src1_startofpacket -> rsp_mux_001:sink40_startofpacket
	wire          rsp_demux_040_src1_endofpacket;                                     // rsp_demux_040:src1_endofpacket -> rsp_mux_001:sink40_endofpacket
	wire          rsp_demux_041_src0_valid;                                           // rsp_demux_041:src0_valid -> rsp_mux:sink41_valid
	wire  [131:0] rsp_demux_041_src0_data;                                            // rsp_demux_041:src0_data -> rsp_mux:sink41_data
	wire          rsp_demux_041_src0_ready;                                           // rsp_mux:sink41_ready -> rsp_demux_041:src0_ready
	wire   [70:0] rsp_demux_041_src0_channel;                                         // rsp_demux_041:src0_channel -> rsp_mux:sink41_channel
	wire          rsp_demux_041_src0_startofpacket;                                   // rsp_demux_041:src0_startofpacket -> rsp_mux:sink41_startofpacket
	wire          rsp_demux_041_src0_endofpacket;                                     // rsp_demux_041:src0_endofpacket -> rsp_mux:sink41_endofpacket
	wire          rsp_demux_041_src1_valid;                                           // rsp_demux_041:src1_valid -> rsp_mux_001:sink41_valid
	wire  [131:0] rsp_demux_041_src1_data;                                            // rsp_demux_041:src1_data -> rsp_mux_001:sink41_data
	wire          rsp_demux_041_src1_ready;                                           // rsp_mux_001:sink41_ready -> rsp_demux_041:src1_ready
	wire   [70:0] rsp_demux_041_src1_channel;                                         // rsp_demux_041:src1_channel -> rsp_mux_001:sink41_channel
	wire          rsp_demux_041_src1_startofpacket;                                   // rsp_demux_041:src1_startofpacket -> rsp_mux_001:sink41_startofpacket
	wire          rsp_demux_041_src1_endofpacket;                                     // rsp_demux_041:src1_endofpacket -> rsp_mux_001:sink41_endofpacket
	wire          rsp_demux_042_src0_valid;                                           // rsp_demux_042:src0_valid -> rsp_mux:sink42_valid
	wire  [131:0] rsp_demux_042_src0_data;                                            // rsp_demux_042:src0_data -> rsp_mux:sink42_data
	wire          rsp_demux_042_src0_ready;                                           // rsp_mux:sink42_ready -> rsp_demux_042:src0_ready
	wire   [70:0] rsp_demux_042_src0_channel;                                         // rsp_demux_042:src0_channel -> rsp_mux:sink42_channel
	wire          rsp_demux_042_src0_startofpacket;                                   // rsp_demux_042:src0_startofpacket -> rsp_mux:sink42_startofpacket
	wire          rsp_demux_042_src0_endofpacket;                                     // rsp_demux_042:src0_endofpacket -> rsp_mux:sink42_endofpacket
	wire          rsp_demux_042_src1_valid;                                           // rsp_demux_042:src1_valid -> rsp_mux_001:sink42_valid
	wire  [131:0] rsp_demux_042_src1_data;                                            // rsp_demux_042:src1_data -> rsp_mux_001:sink42_data
	wire          rsp_demux_042_src1_ready;                                           // rsp_mux_001:sink42_ready -> rsp_demux_042:src1_ready
	wire   [70:0] rsp_demux_042_src1_channel;                                         // rsp_demux_042:src1_channel -> rsp_mux_001:sink42_channel
	wire          rsp_demux_042_src1_startofpacket;                                   // rsp_demux_042:src1_startofpacket -> rsp_mux_001:sink42_startofpacket
	wire          rsp_demux_042_src1_endofpacket;                                     // rsp_demux_042:src1_endofpacket -> rsp_mux_001:sink42_endofpacket
	wire          rsp_demux_043_src0_valid;                                           // rsp_demux_043:src0_valid -> rsp_mux:sink43_valid
	wire  [131:0] rsp_demux_043_src0_data;                                            // rsp_demux_043:src0_data -> rsp_mux:sink43_data
	wire          rsp_demux_043_src0_ready;                                           // rsp_mux:sink43_ready -> rsp_demux_043:src0_ready
	wire   [70:0] rsp_demux_043_src0_channel;                                         // rsp_demux_043:src0_channel -> rsp_mux:sink43_channel
	wire          rsp_demux_043_src0_startofpacket;                                   // rsp_demux_043:src0_startofpacket -> rsp_mux:sink43_startofpacket
	wire          rsp_demux_043_src0_endofpacket;                                     // rsp_demux_043:src0_endofpacket -> rsp_mux:sink43_endofpacket
	wire          rsp_demux_043_src1_valid;                                           // rsp_demux_043:src1_valid -> rsp_mux_001:sink43_valid
	wire  [131:0] rsp_demux_043_src1_data;                                            // rsp_demux_043:src1_data -> rsp_mux_001:sink43_data
	wire          rsp_demux_043_src1_ready;                                           // rsp_mux_001:sink43_ready -> rsp_demux_043:src1_ready
	wire   [70:0] rsp_demux_043_src1_channel;                                         // rsp_demux_043:src1_channel -> rsp_mux_001:sink43_channel
	wire          rsp_demux_043_src1_startofpacket;                                   // rsp_demux_043:src1_startofpacket -> rsp_mux_001:sink43_startofpacket
	wire          rsp_demux_043_src1_endofpacket;                                     // rsp_demux_043:src1_endofpacket -> rsp_mux_001:sink43_endofpacket
	wire          rsp_demux_044_src0_valid;                                           // rsp_demux_044:src0_valid -> rsp_mux:sink44_valid
	wire  [131:0] rsp_demux_044_src0_data;                                            // rsp_demux_044:src0_data -> rsp_mux:sink44_data
	wire          rsp_demux_044_src0_ready;                                           // rsp_mux:sink44_ready -> rsp_demux_044:src0_ready
	wire   [70:0] rsp_demux_044_src0_channel;                                         // rsp_demux_044:src0_channel -> rsp_mux:sink44_channel
	wire          rsp_demux_044_src0_startofpacket;                                   // rsp_demux_044:src0_startofpacket -> rsp_mux:sink44_startofpacket
	wire          rsp_demux_044_src0_endofpacket;                                     // rsp_demux_044:src0_endofpacket -> rsp_mux:sink44_endofpacket
	wire          rsp_demux_044_src1_valid;                                           // rsp_demux_044:src1_valid -> rsp_mux_001:sink44_valid
	wire  [131:0] rsp_demux_044_src1_data;                                            // rsp_demux_044:src1_data -> rsp_mux_001:sink44_data
	wire          rsp_demux_044_src1_ready;                                           // rsp_mux_001:sink44_ready -> rsp_demux_044:src1_ready
	wire   [70:0] rsp_demux_044_src1_channel;                                         // rsp_demux_044:src1_channel -> rsp_mux_001:sink44_channel
	wire          rsp_demux_044_src1_startofpacket;                                   // rsp_demux_044:src1_startofpacket -> rsp_mux_001:sink44_startofpacket
	wire          rsp_demux_044_src1_endofpacket;                                     // rsp_demux_044:src1_endofpacket -> rsp_mux_001:sink44_endofpacket
	wire          rsp_demux_045_src0_valid;                                           // rsp_demux_045:src0_valid -> rsp_mux:sink45_valid
	wire  [131:0] rsp_demux_045_src0_data;                                            // rsp_demux_045:src0_data -> rsp_mux:sink45_data
	wire          rsp_demux_045_src0_ready;                                           // rsp_mux:sink45_ready -> rsp_demux_045:src0_ready
	wire   [70:0] rsp_demux_045_src0_channel;                                         // rsp_demux_045:src0_channel -> rsp_mux:sink45_channel
	wire          rsp_demux_045_src0_startofpacket;                                   // rsp_demux_045:src0_startofpacket -> rsp_mux:sink45_startofpacket
	wire          rsp_demux_045_src0_endofpacket;                                     // rsp_demux_045:src0_endofpacket -> rsp_mux:sink45_endofpacket
	wire          rsp_demux_045_src1_valid;                                           // rsp_demux_045:src1_valid -> rsp_mux_001:sink45_valid
	wire  [131:0] rsp_demux_045_src1_data;                                            // rsp_demux_045:src1_data -> rsp_mux_001:sink45_data
	wire          rsp_demux_045_src1_ready;                                           // rsp_mux_001:sink45_ready -> rsp_demux_045:src1_ready
	wire   [70:0] rsp_demux_045_src1_channel;                                         // rsp_demux_045:src1_channel -> rsp_mux_001:sink45_channel
	wire          rsp_demux_045_src1_startofpacket;                                   // rsp_demux_045:src1_startofpacket -> rsp_mux_001:sink45_startofpacket
	wire          rsp_demux_045_src1_endofpacket;                                     // rsp_demux_045:src1_endofpacket -> rsp_mux_001:sink45_endofpacket
	wire          rsp_demux_046_src0_valid;                                           // rsp_demux_046:src0_valid -> rsp_mux:sink46_valid
	wire  [131:0] rsp_demux_046_src0_data;                                            // rsp_demux_046:src0_data -> rsp_mux:sink46_data
	wire          rsp_demux_046_src0_ready;                                           // rsp_mux:sink46_ready -> rsp_demux_046:src0_ready
	wire   [70:0] rsp_demux_046_src0_channel;                                         // rsp_demux_046:src0_channel -> rsp_mux:sink46_channel
	wire          rsp_demux_046_src0_startofpacket;                                   // rsp_demux_046:src0_startofpacket -> rsp_mux:sink46_startofpacket
	wire          rsp_demux_046_src0_endofpacket;                                     // rsp_demux_046:src0_endofpacket -> rsp_mux:sink46_endofpacket
	wire          rsp_demux_046_src1_valid;                                           // rsp_demux_046:src1_valid -> rsp_mux_001:sink46_valid
	wire  [131:0] rsp_demux_046_src1_data;                                            // rsp_demux_046:src1_data -> rsp_mux_001:sink46_data
	wire          rsp_demux_046_src1_ready;                                           // rsp_mux_001:sink46_ready -> rsp_demux_046:src1_ready
	wire   [70:0] rsp_demux_046_src1_channel;                                         // rsp_demux_046:src1_channel -> rsp_mux_001:sink46_channel
	wire          rsp_demux_046_src1_startofpacket;                                   // rsp_demux_046:src1_startofpacket -> rsp_mux_001:sink46_startofpacket
	wire          rsp_demux_046_src1_endofpacket;                                     // rsp_demux_046:src1_endofpacket -> rsp_mux_001:sink46_endofpacket
	wire          rsp_demux_047_src0_valid;                                           // rsp_demux_047:src0_valid -> rsp_mux:sink47_valid
	wire  [131:0] rsp_demux_047_src0_data;                                            // rsp_demux_047:src0_data -> rsp_mux:sink47_data
	wire          rsp_demux_047_src0_ready;                                           // rsp_mux:sink47_ready -> rsp_demux_047:src0_ready
	wire   [70:0] rsp_demux_047_src0_channel;                                         // rsp_demux_047:src0_channel -> rsp_mux:sink47_channel
	wire          rsp_demux_047_src0_startofpacket;                                   // rsp_demux_047:src0_startofpacket -> rsp_mux:sink47_startofpacket
	wire          rsp_demux_047_src0_endofpacket;                                     // rsp_demux_047:src0_endofpacket -> rsp_mux:sink47_endofpacket
	wire          rsp_demux_047_src1_valid;                                           // rsp_demux_047:src1_valid -> rsp_mux_001:sink47_valid
	wire  [131:0] rsp_demux_047_src1_data;                                            // rsp_demux_047:src1_data -> rsp_mux_001:sink47_data
	wire          rsp_demux_047_src1_ready;                                           // rsp_mux_001:sink47_ready -> rsp_demux_047:src1_ready
	wire   [70:0] rsp_demux_047_src1_channel;                                         // rsp_demux_047:src1_channel -> rsp_mux_001:sink47_channel
	wire          rsp_demux_047_src1_startofpacket;                                   // rsp_demux_047:src1_startofpacket -> rsp_mux_001:sink47_startofpacket
	wire          rsp_demux_047_src1_endofpacket;                                     // rsp_demux_047:src1_endofpacket -> rsp_mux_001:sink47_endofpacket
	wire          rsp_demux_048_src0_valid;                                           // rsp_demux_048:src0_valid -> rsp_mux:sink48_valid
	wire  [131:0] rsp_demux_048_src0_data;                                            // rsp_demux_048:src0_data -> rsp_mux:sink48_data
	wire          rsp_demux_048_src0_ready;                                           // rsp_mux:sink48_ready -> rsp_demux_048:src0_ready
	wire   [70:0] rsp_demux_048_src0_channel;                                         // rsp_demux_048:src0_channel -> rsp_mux:sink48_channel
	wire          rsp_demux_048_src0_startofpacket;                                   // rsp_demux_048:src0_startofpacket -> rsp_mux:sink48_startofpacket
	wire          rsp_demux_048_src0_endofpacket;                                     // rsp_demux_048:src0_endofpacket -> rsp_mux:sink48_endofpacket
	wire          rsp_demux_048_src1_valid;                                           // rsp_demux_048:src1_valid -> rsp_mux_001:sink48_valid
	wire  [131:0] rsp_demux_048_src1_data;                                            // rsp_demux_048:src1_data -> rsp_mux_001:sink48_data
	wire          rsp_demux_048_src1_ready;                                           // rsp_mux_001:sink48_ready -> rsp_demux_048:src1_ready
	wire   [70:0] rsp_demux_048_src1_channel;                                         // rsp_demux_048:src1_channel -> rsp_mux_001:sink48_channel
	wire          rsp_demux_048_src1_startofpacket;                                   // rsp_demux_048:src1_startofpacket -> rsp_mux_001:sink48_startofpacket
	wire          rsp_demux_048_src1_endofpacket;                                     // rsp_demux_048:src1_endofpacket -> rsp_mux_001:sink48_endofpacket
	wire          rsp_demux_049_src0_valid;                                           // rsp_demux_049:src0_valid -> rsp_mux:sink49_valid
	wire  [131:0] rsp_demux_049_src0_data;                                            // rsp_demux_049:src0_data -> rsp_mux:sink49_data
	wire          rsp_demux_049_src0_ready;                                           // rsp_mux:sink49_ready -> rsp_demux_049:src0_ready
	wire   [70:0] rsp_demux_049_src0_channel;                                         // rsp_demux_049:src0_channel -> rsp_mux:sink49_channel
	wire          rsp_demux_049_src0_startofpacket;                                   // rsp_demux_049:src0_startofpacket -> rsp_mux:sink49_startofpacket
	wire          rsp_demux_049_src0_endofpacket;                                     // rsp_demux_049:src0_endofpacket -> rsp_mux:sink49_endofpacket
	wire          rsp_demux_049_src1_valid;                                           // rsp_demux_049:src1_valid -> rsp_mux_001:sink49_valid
	wire  [131:0] rsp_demux_049_src1_data;                                            // rsp_demux_049:src1_data -> rsp_mux_001:sink49_data
	wire          rsp_demux_049_src1_ready;                                           // rsp_mux_001:sink49_ready -> rsp_demux_049:src1_ready
	wire   [70:0] rsp_demux_049_src1_channel;                                         // rsp_demux_049:src1_channel -> rsp_mux_001:sink49_channel
	wire          rsp_demux_049_src1_startofpacket;                                   // rsp_demux_049:src1_startofpacket -> rsp_mux_001:sink49_startofpacket
	wire          rsp_demux_049_src1_endofpacket;                                     // rsp_demux_049:src1_endofpacket -> rsp_mux_001:sink49_endofpacket
	wire          rsp_demux_050_src0_valid;                                           // rsp_demux_050:src0_valid -> rsp_mux:sink50_valid
	wire  [131:0] rsp_demux_050_src0_data;                                            // rsp_demux_050:src0_data -> rsp_mux:sink50_data
	wire          rsp_demux_050_src0_ready;                                           // rsp_mux:sink50_ready -> rsp_demux_050:src0_ready
	wire   [70:0] rsp_demux_050_src0_channel;                                         // rsp_demux_050:src0_channel -> rsp_mux:sink50_channel
	wire          rsp_demux_050_src0_startofpacket;                                   // rsp_demux_050:src0_startofpacket -> rsp_mux:sink50_startofpacket
	wire          rsp_demux_050_src0_endofpacket;                                     // rsp_demux_050:src0_endofpacket -> rsp_mux:sink50_endofpacket
	wire          rsp_demux_050_src1_valid;                                           // rsp_demux_050:src1_valid -> rsp_mux_001:sink50_valid
	wire  [131:0] rsp_demux_050_src1_data;                                            // rsp_demux_050:src1_data -> rsp_mux_001:sink50_data
	wire          rsp_demux_050_src1_ready;                                           // rsp_mux_001:sink50_ready -> rsp_demux_050:src1_ready
	wire   [70:0] rsp_demux_050_src1_channel;                                         // rsp_demux_050:src1_channel -> rsp_mux_001:sink50_channel
	wire          rsp_demux_050_src1_startofpacket;                                   // rsp_demux_050:src1_startofpacket -> rsp_mux_001:sink50_startofpacket
	wire          rsp_demux_050_src1_endofpacket;                                     // rsp_demux_050:src1_endofpacket -> rsp_mux_001:sink50_endofpacket
	wire          rsp_demux_051_src0_valid;                                           // rsp_demux_051:src0_valid -> rsp_mux:sink51_valid
	wire  [131:0] rsp_demux_051_src0_data;                                            // rsp_demux_051:src0_data -> rsp_mux:sink51_data
	wire          rsp_demux_051_src0_ready;                                           // rsp_mux:sink51_ready -> rsp_demux_051:src0_ready
	wire   [70:0] rsp_demux_051_src0_channel;                                         // rsp_demux_051:src0_channel -> rsp_mux:sink51_channel
	wire          rsp_demux_051_src0_startofpacket;                                   // rsp_demux_051:src0_startofpacket -> rsp_mux:sink51_startofpacket
	wire          rsp_demux_051_src0_endofpacket;                                     // rsp_demux_051:src0_endofpacket -> rsp_mux:sink51_endofpacket
	wire          rsp_demux_051_src1_valid;                                           // rsp_demux_051:src1_valid -> rsp_mux_001:sink51_valid
	wire  [131:0] rsp_demux_051_src1_data;                                            // rsp_demux_051:src1_data -> rsp_mux_001:sink51_data
	wire          rsp_demux_051_src1_ready;                                           // rsp_mux_001:sink51_ready -> rsp_demux_051:src1_ready
	wire   [70:0] rsp_demux_051_src1_channel;                                         // rsp_demux_051:src1_channel -> rsp_mux_001:sink51_channel
	wire          rsp_demux_051_src1_startofpacket;                                   // rsp_demux_051:src1_startofpacket -> rsp_mux_001:sink51_startofpacket
	wire          rsp_demux_051_src1_endofpacket;                                     // rsp_demux_051:src1_endofpacket -> rsp_mux_001:sink51_endofpacket
	wire          rsp_demux_052_src0_valid;                                           // rsp_demux_052:src0_valid -> rsp_mux:sink52_valid
	wire  [131:0] rsp_demux_052_src0_data;                                            // rsp_demux_052:src0_data -> rsp_mux:sink52_data
	wire          rsp_demux_052_src0_ready;                                           // rsp_mux:sink52_ready -> rsp_demux_052:src0_ready
	wire   [70:0] rsp_demux_052_src0_channel;                                         // rsp_demux_052:src0_channel -> rsp_mux:sink52_channel
	wire          rsp_demux_052_src0_startofpacket;                                   // rsp_demux_052:src0_startofpacket -> rsp_mux:sink52_startofpacket
	wire          rsp_demux_052_src0_endofpacket;                                     // rsp_demux_052:src0_endofpacket -> rsp_mux:sink52_endofpacket
	wire          rsp_demux_052_src1_valid;                                           // rsp_demux_052:src1_valid -> rsp_mux_001:sink52_valid
	wire  [131:0] rsp_demux_052_src1_data;                                            // rsp_demux_052:src1_data -> rsp_mux_001:sink52_data
	wire          rsp_demux_052_src1_ready;                                           // rsp_mux_001:sink52_ready -> rsp_demux_052:src1_ready
	wire   [70:0] rsp_demux_052_src1_channel;                                         // rsp_demux_052:src1_channel -> rsp_mux_001:sink52_channel
	wire          rsp_demux_052_src1_startofpacket;                                   // rsp_demux_052:src1_startofpacket -> rsp_mux_001:sink52_startofpacket
	wire          rsp_demux_052_src1_endofpacket;                                     // rsp_demux_052:src1_endofpacket -> rsp_mux_001:sink52_endofpacket
	wire          rsp_demux_053_src0_valid;                                           // rsp_demux_053:src0_valid -> rsp_mux:sink53_valid
	wire  [131:0] rsp_demux_053_src0_data;                                            // rsp_demux_053:src0_data -> rsp_mux:sink53_data
	wire          rsp_demux_053_src0_ready;                                           // rsp_mux:sink53_ready -> rsp_demux_053:src0_ready
	wire   [70:0] rsp_demux_053_src0_channel;                                         // rsp_demux_053:src0_channel -> rsp_mux:sink53_channel
	wire          rsp_demux_053_src0_startofpacket;                                   // rsp_demux_053:src0_startofpacket -> rsp_mux:sink53_startofpacket
	wire          rsp_demux_053_src0_endofpacket;                                     // rsp_demux_053:src0_endofpacket -> rsp_mux:sink53_endofpacket
	wire          rsp_demux_053_src1_valid;                                           // rsp_demux_053:src1_valid -> rsp_mux_001:sink53_valid
	wire  [131:0] rsp_demux_053_src1_data;                                            // rsp_demux_053:src1_data -> rsp_mux_001:sink53_data
	wire          rsp_demux_053_src1_ready;                                           // rsp_mux_001:sink53_ready -> rsp_demux_053:src1_ready
	wire   [70:0] rsp_demux_053_src1_channel;                                         // rsp_demux_053:src1_channel -> rsp_mux_001:sink53_channel
	wire          rsp_demux_053_src1_startofpacket;                                   // rsp_demux_053:src1_startofpacket -> rsp_mux_001:sink53_startofpacket
	wire          rsp_demux_053_src1_endofpacket;                                     // rsp_demux_053:src1_endofpacket -> rsp_mux_001:sink53_endofpacket
	wire          rsp_demux_054_src0_valid;                                           // rsp_demux_054:src0_valid -> rsp_mux:sink54_valid
	wire  [131:0] rsp_demux_054_src0_data;                                            // rsp_demux_054:src0_data -> rsp_mux:sink54_data
	wire          rsp_demux_054_src0_ready;                                           // rsp_mux:sink54_ready -> rsp_demux_054:src0_ready
	wire   [70:0] rsp_demux_054_src0_channel;                                         // rsp_demux_054:src0_channel -> rsp_mux:sink54_channel
	wire          rsp_demux_054_src0_startofpacket;                                   // rsp_demux_054:src0_startofpacket -> rsp_mux:sink54_startofpacket
	wire          rsp_demux_054_src0_endofpacket;                                     // rsp_demux_054:src0_endofpacket -> rsp_mux:sink54_endofpacket
	wire          rsp_demux_054_src1_valid;                                           // rsp_demux_054:src1_valid -> rsp_mux_001:sink54_valid
	wire  [131:0] rsp_demux_054_src1_data;                                            // rsp_demux_054:src1_data -> rsp_mux_001:sink54_data
	wire          rsp_demux_054_src1_ready;                                           // rsp_mux_001:sink54_ready -> rsp_demux_054:src1_ready
	wire   [70:0] rsp_demux_054_src1_channel;                                         // rsp_demux_054:src1_channel -> rsp_mux_001:sink54_channel
	wire          rsp_demux_054_src1_startofpacket;                                   // rsp_demux_054:src1_startofpacket -> rsp_mux_001:sink54_startofpacket
	wire          rsp_demux_054_src1_endofpacket;                                     // rsp_demux_054:src1_endofpacket -> rsp_mux_001:sink54_endofpacket
	wire          rsp_demux_055_src0_valid;                                           // rsp_demux_055:src0_valid -> rsp_mux:sink55_valid
	wire  [131:0] rsp_demux_055_src0_data;                                            // rsp_demux_055:src0_data -> rsp_mux:sink55_data
	wire          rsp_demux_055_src0_ready;                                           // rsp_mux:sink55_ready -> rsp_demux_055:src0_ready
	wire   [70:0] rsp_demux_055_src0_channel;                                         // rsp_demux_055:src0_channel -> rsp_mux:sink55_channel
	wire          rsp_demux_055_src0_startofpacket;                                   // rsp_demux_055:src0_startofpacket -> rsp_mux:sink55_startofpacket
	wire          rsp_demux_055_src0_endofpacket;                                     // rsp_demux_055:src0_endofpacket -> rsp_mux:sink55_endofpacket
	wire          rsp_demux_055_src1_valid;                                           // rsp_demux_055:src1_valid -> rsp_mux_001:sink55_valid
	wire  [131:0] rsp_demux_055_src1_data;                                            // rsp_demux_055:src1_data -> rsp_mux_001:sink55_data
	wire          rsp_demux_055_src1_ready;                                           // rsp_mux_001:sink55_ready -> rsp_demux_055:src1_ready
	wire   [70:0] rsp_demux_055_src1_channel;                                         // rsp_demux_055:src1_channel -> rsp_mux_001:sink55_channel
	wire          rsp_demux_055_src1_startofpacket;                                   // rsp_demux_055:src1_startofpacket -> rsp_mux_001:sink55_startofpacket
	wire          rsp_demux_055_src1_endofpacket;                                     // rsp_demux_055:src1_endofpacket -> rsp_mux_001:sink55_endofpacket
	wire          rsp_demux_056_src0_valid;                                           // rsp_demux_056:src0_valid -> rsp_mux:sink56_valid
	wire  [131:0] rsp_demux_056_src0_data;                                            // rsp_demux_056:src0_data -> rsp_mux:sink56_data
	wire          rsp_demux_056_src0_ready;                                           // rsp_mux:sink56_ready -> rsp_demux_056:src0_ready
	wire   [70:0] rsp_demux_056_src0_channel;                                         // rsp_demux_056:src0_channel -> rsp_mux:sink56_channel
	wire          rsp_demux_056_src0_startofpacket;                                   // rsp_demux_056:src0_startofpacket -> rsp_mux:sink56_startofpacket
	wire          rsp_demux_056_src0_endofpacket;                                     // rsp_demux_056:src0_endofpacket -> rsp_mux:sink56_endofpacket
	wire          rsp_demux_056_src1_valid;                                           // rsp_demux_056:src1_valid -> rsp_mux_001:sink56_valid
	wire  [131:0] rsp_demux_056_src1_data;                                            // rsp_demux_056:src1_data -> rsp_mux_001:sink56_data
	wire          rsp_demux_056_src1_ready;                                           // rsp_mux_001:sink56_ready -> rsp_demux_056:src1_ready
	wire   [70:0] rsp_demux_056_src1_channel;                                         // rsp_demux_056:src1_channel -> rsp_mux_001:sink56_channel
	wire          rsp_demux_056_src1_startofpacket;                                   // rsp_demux_056:src1_startofpacket -> rsp_mux_001:sink56_startofpacket
	wire          rsp_demux_056_src1_endofpacket;                                     // rsp_demux_056:src1_endofpacket -> rsp_mux_001:sink56_endofpacket
	wire          rsp_demux_057_src0_valid;                                           // rsp_demux_057:src0_valid -> rsp_mux:sink57_valid
	wire  [131:0] rsp_demux_057_src0_data;                                            // rsp_demux_057:src0_data -> rsp_mux:sink57_data
	wire          rsp_demux_057_src0_ready;                                           // rsp_mux:sink57_ready -> rsp_demux_057:src0_ready
	wire   [70:0] rsp_demux_057_src0_channel;                                         // rsp_demux_057:src0_channel -> rsp_mux:sink57_channel
	wire          rsp_demux_057_src0_startofpacket;                                   // rsp_demux_057:src0_startofpacket -> rsp_mux:sink57_startofpacket
	wire          rsp_demux_057_src0_endofpacket;                                     // rsp_demux_057:src0_endofpacket -> rsp_mux:sink57_endofpacket
	wire          rsp_demux_057_src1_valid;                                           // rsp_demux_057:src1_valid -> rsp_mux_001:sink57_valid
	wire  [131:0] rsp_demux_057_src1_data;                                            // rsp_demux_057:src1_data -> rsp_mux_001:sink57_data
	wire          rsp_demux_057_src1_ready;                                           // rsp_mux_001:sink57_ready -> rsp_demux_057:src1_ready
	wire   [70:0] rsp_demux_057_src1_channel;                                         // rsp_demux_057:src1_channel -> rsp_mux_001:sink57_channel
	wire          rsp_demux_057_src1_startofpacket;                                   // rsp_demux_057:src1_startofpacket -> rsp_mux_001:sink57_startofpacket
	wire          rsp_demux_057_src1_endofpacket;                                     // rsp_demux_057:src1_endofpacket -> rsp_mux_001:sink57_endofpacket
	wire          rsp_demux_058_src0_valid;                                           // rsp_demux_058:src0_valid -> rsp_mux:sink58_valid
	wire  [131:0] rsp_demux_058_src0_data;                                            // rsp_demux_058:src0_data -> rsp_mux:sink58_data
	wire          rsp_demux_058_src0_ready;                                           // rsp_mux:sink58_ready -> rsp_demux_058:src0_ready
	wire   [70:0] rsp_demux_058_src0_channel;                                         // rsp_demux_058:src0_channel -> rsp_mux:sink58_channel
	wire          rsp_demux_058_src0_startofpacket;                                   // rsp_demux_058:src0_startofpacket -> rsp_mux:sink58_startofpacket
	wire          rsp_demux_058_src0_endofpacket;                                     // rsp_demux_058:src0_endofpacket -> rsp_mux:sink58_endofpacket
	wire          rsp_demux_058_src1_valid;                                           // rsp_demux_058:src1_valid -> rsp_mux_001:sink58_valid
	wire  [131:0] rsp_demux_058_src1_data;                                            // rsp_demux_058:src1_data -> rsp_mux_001:sink58_data
	wire          rsp_demux_058_src1_ready;                                           // rsp_mux_001:sink58_ready -> rsp_demux_058:src1_ready
	wire   [70:0] rsp_demux_058_src1_channel;                                         // rsp_demux_058:src1_channel -> rsp_mux_001:sink58_channel
	wire          rsp_demux_058_src1_startofpacket;                                   // rsp_demux_058:src1_startofpacket -> rsp_mux_001:sink58_startofpacket
	wire          rsp_demux_058_src1_endofpacket;                                     // rsp_demux_058:src1_endofpacket -> rsp_mux_001:sink58_endofpacket
	wire          rsp_demux_059_src0_valid;                                           // rsp_demux_059:src0_valid -> rsp_mux:sink59_valid
	wire  [131:0] rsp_demux_059_src0_data;                                            // rsp_demux_059:src0_data -> rsp_mux:sink59_data
	wire          rsp_demux_059_src0_ready;                                           // rsp_mux:sink59_ready -> rsp_demux_059:src0_ready
	wire   [70:0] rsp_demux_059_src0_channel;                                         // rsp_demux_059:src0_channel -> rsp_mux:sink59_channel
	wire          rsp_demux_059_src0_startofpacket;                                   // rsp_demux_059:src0_startofpacket -> rsp_mux:sink59_startofpacket
	wire          rsp_demux_059_src0_endofpacket;                                     // rsp_demux_059:src0_endofpacket -> rsp_mux:sink59_endofpacket
	wire          rsp_demux_059_src1_valid;                                           // rsp_demux_059:src1_valid -> rsp_mux_001:sink59_valid
	wire  [131:0] rsp_demux_059_src1_data;                                            // rsp_demux_059:src1_data -> rsp_mux_001:sink59_data
	wire          rsp_demux_059_src1_ready;                                           // rsp_mux_001:sink59_ready -> rsp_demux_059:src1_ready
	wire   [70:0] rsp_demux_059_src1_channel;                                         // rsp_demux_059:src1_channel -> rsp_mux_001:sink59_channel
	wire          rsp_demux_059_src1_startofpacket;                                   // rsp_demux_059:src1_startofpacket -> rsp_mux_001:sink59_startofpacket
	wire          rsp_demux_059_src1_endofpacket;                                     // rsp_demux_059:src1_endofpacket -> rsp_mux_001:sink59_endofpacket
	wire          rsp_demux_060_src0_valid;                                           // rsp_demux_060:src0_valid -> rsp_mux:sink60_valid
	wire  [131:0] rsp_demux_060_src0_data;                                            // rsp_demux_060:src0_data -> rsp_mux:sink60_data
	wire          rsp_demux_060_src0_ready;                                           // rsp_mux:sink60_ready -> rsp_demux_060:src0_ready
	wire   [70:0] rsp_demux_060_src0_channel;                                         // rsp_demux_060:src0_channel -> rsp_mux:sink60_channel
	wire          rsp_demux_060_src0_startofpacket;                                   // rsp_demux_060:src0_startofpacket -> rsp_mux:sink60_startofpacket
	wire          rsp_demux_060_src0_endofpacket;                                     // rsp_demux_060:src0_endofpacket -> rsp_mux:sink60_endofpacket
	wire          rsp_demux_060_src1_valid;                                           // rsp_demux_060:src1_valid -> rsp_mux_001:sink60_valid
	wire  [131:0] rsp_demux_060_src1_data;                                            // rsp_demux_060:src1_data -> rsp_mux_001:sink60_data
	wire          rsp_demux_060_src1_ready;                                           // rsp_mux_001:sink60_ready -> rsp_demux_060:src1_ready
	wire   [70:0] rsp_demux_060_src1_channel;                                         // rsp_demux_060:src1_channel -> rsp_mux_001:sink60_channel
	wire          rsp_demux_060_src1_startofpacket;                                   // rsp_demux_060:src1_startofpacket -> rsp_mux_001:sink60_startofpacket
	wire          rsp_demux_060_src1_endofpacket;                                     // rsp_demux_060:src1_endofpacket -> rsp_mux_001:sink60_endofpacket
	wire          rsp_demux_061_src0_valid;                                           // rsp_demux_061:src0_valid -> rsp_mux:sink61_valid
	wire  [131:0] rsp_demux_061_src0_data;                                            // rsp_demux_061:src0_data -> rsp_mux:sink61_data
	wire          rsp_demux_061_src0_ready;                                           // rsp_mux:sink61_ready -> rsp_demux_061:src0_ready
	wire   [70:0] rsp_demux_061_src0_channel;                                         // rsp_demux_061:src0_channel -> rsp_mux:sink61_channel
	wire          rsp_demux_061_src0_startofpacket;                                   // rsp_demux_061:src0_startofpacket -> rsp_mux:sink61_startofpacket
	wire          rsp_demux_061_src0_endofpacket;                                     // rsp_demux_061:src0_endofpacket -> rsp_mux:sink61_endofpacket
	wire          rsp_demux_061_src1_valid;                                           // rsp_demux_061:src1_valid -> rsp_mux_001:sink61_valid
	wire  [131:0] rsp_demux_061_src1_data;                                            // rsp_demux_061:src1_data -> rsp_mux_001:sink61_data
	wire          rsp_demux_061_src1_ready;                                           // rsp_mux_001:sink61_ready -> rsp_demux_061:src1_ready
	wire   [70:0] rsp_demux_061_src1_channel;                                         // rsp_demux_061:src1_channel -> rsp_mux_001:sink61_channel
	wire          rsp_demux_061_src1_startofpacket;                                   // rsp_demux_061:src1_startofpacket -> rsp_mux_001:sink61_startofpacket
	wire          rsp_demux_061_src1_endofpacket;                                     // rsp_demux_061:src1_endofpacket -> rsp_mux_001:sink61_endofpacket
	wire          rsp_demux_062_src0_valid;                                           // rsp_demux_062:src0_valid -> rsp_mux:sink62_valid
	wire  [131:0] rsp_demux_062_src0_data;                                            // rsp_demux_062:src0_data -> rsp_mux:sink62_data
	wire          rsp_demux_062_src0_ready;                                           // rsp_mux:sink62_ready -> rsp_demux_062:src0_ready
	wire   [70:0] rsp_demux_062_src0_channel;                                         // rsp_demux_062:src0_channel -> rsp_mux:sink62_channel
	wire          rsp_demux_062_src0_startofpacket;                                   // rsp_demux_062:src0_startofpacket -> rsp_mux:sink62_startofpacket
	wire          rsp_demux_062_src0_endofpacket;                                     // rsp_demux_062:src0_endofpacket -> rsp_mux:sink62_endofpacket
	wire          rsp_demux_062_src1_valid;                                           // rsp_demux_062:src1_valid -> rsp_mux_001:sink62_valid
	wire  [131:0] rsp_demux_062_src1_data;                                            // rsp_demux_062:src1_data -> rsp_mux_001:sink62_data
	wire          rsp_demux_062_src1_ready;                                           // rsp_mux_001:sink62_ready -> rsp_demux_062:src1_ready
	wire   [70:0] rsp_demux_062_src1_channel;                                         // rsp_demux_062:src1_channel -> rsp_mux_001:sink62_channel
	wire          rsp_demux_062_src1_startofpacket;                                   // rsp_demux_062:src1_startofpacket -> rsp_mux_001:sink62_startofpacket
	wire          rsp_demux_062_src1_endofpacket;                                     // rsp_demux_062:src1_endofpacket -> rsp_mux_001:sink62_endofpacket
	wire          rsp_demux_063_src0_valid;                                           // rsp_demux_063:src0_valid -> rsp_mux:sink63_valid
	wire  [131:0] rsp_demux_063_src0_data;                                            // rsp_demux_063:src0_data -> rsp_mux:sink63_data
	wire          rsp_demux_063_src0_ready;                                           // rsp_mux:sink63_ready -> rsp_demux_063:src0_ready
	wire   [70:0] rsp_demux_063_src0_channel;                                         // rsp_demux_063:src0_channel -> rsp_mux:sink63_channel
	wire          rsp_demux_063_src0_startofpacket;                                   // rsp_demux_063:src0_startofpacket -> rsp_mux:sink63_startofpacket
	wire          rsp_demux_063_src0_endofpacket;                                     // rsp_demux_063:src0_endofpacket -> rsp_mux:sink63_endofpacket
	wire          rsp_demux_063_src1_valid;                                           // rsp_demux_063:src1_valid -> rsp_mux_001:sink63_valid
	wire  [131:0] rsp_demux_063_src1_data;                                            // rsp_demux_063:src1_data -> rsp_mux_001:sink63_data
	wire          rsp_demux_063_src1_ready;                                           // rsp_mux_001:sink63_ready -> rsp_demux_063:src1_ready
	wire   [70:0] rsp_demux_063_src1_channel;                                         // rsp_demux_063:src1_channel -> rsp_mux_001:sink63_channel
	wire          rsp_demux_063_src1_startofpacket;                                   // rsp_demux_063:src1_startofpacket -> rsp_mux_001:sink63_startofpacket
	wire          rsp_demux_063_src1_endofpacket;                                     // rsp_demux_063:src1_endofpacket -> rsp_mux_001:sink63_endofpacket
	wire          rsp_demux_064_src0_valid;                                           // rsp_demux_064:src0_valid -> rsp_mux:sink64_valid
	wire  [131:0] rsp_demux_064_src0_data;                                            // rsp_demux_064:src0_data -> rsp_mux:sink64_data
	wire          rsp_demux_064_src0_ready;                                           // rsp_mux:sink64_ready -> rsp_demux_064:src0_ready
	wire   [70:0] rsp_demux_064_src0_channel;                                         // rsp_demux_064:src0_channel -> rsp_mux:sink64_channel
	wire          rsp_demux_064_src0_startofpacket;                                   // rsp_demux_064:src0_startofpacket -> rsp_mux:sink64_startofpacket
	wire          rsp_demux_064_src0_endofpacket;                                     // rsp_demux_064:src0_endofpacket -> rsp_mux:sink64_endofpacket
	wire          rsp_demux_064_src1_valid;                                           // rsp_demux_064:src1_valid -> rsp_mux_001:sink64_valid
	wire  [131:0] rsp_demux_064_src1_data;                                            // rsp_demux_064:src1_data -> rsp_mux_001:sink64_data
	wire          rsp_demux_064_src1_ready;                                           // rsp_mux_001:sink64_ready -> rsp_demux_064:src1_ready
	wire   [70:0] rsp_demux_064_src1_channel;                                         // rsp_demux_064:src1_channel -> rsp_mux_001:sink64_channel
	wire          rsp_demux_064_src1_startofpacket;                                   // rsp_demux_064:src1_startofpacket -> rsp_mux_001:sink64_startofpacket
	wire          rsp_demux_064_src1_endofpacket;                                     // rsp_demux_064:src1_endofpacket -> rsp_mux_001:sink64_endofpacket
	wire          rsp_demux_065_src0_valid;                                           // rsp_demux_065:src0_valid -> rsp_mux:sink65_valid
	wire  [131:0] rsp_demux_065_src0_data;                                            // rsp_demux_065:src0_data -> rsp_mux:sink65_data
	wire          rsp_demux_065_src0_ready;                                           // rsp_mux:sink65_ready -> rsp_demux_065:src0_ready
	wire   [70:0] rsp_demux_065_src0_channel;                                         // rsp_demux_065:src0_channel -> rsp_mux:sink65_channel
	wire          rsp_demux_065_src0_startofpacket;                                   // rsp_demux_065:src0_startofpacket -> rsp_mux:sink65_startofpacket
	wire          rsp_demux_065_src0_endofpacket;                                     // rsp_demux_065:src0_endofpacket -> rsp_mux:sink65_endofpacket
	wire          rsp_demux_065_src1_valid;                                           // rsp_demux_065:src1_valid -> rsp_mux_001:sink65_valid
	wire  [131:0] rsp_demux_065_src1_data;                                            // rsp_demux_065:src1_data -> rsp_mux_001:sink65_data
	wire          rsp_demux_065_src1_ready;                                           // rsp_mux_001:sink65_ready -> rsp_demux_065:src1_ready
	wire   [70:0] rsp_demux_065_src1_channel;                                         // rsp_demux_065:src1_channel -> rsp_mux_001:sink65_channel
	wire          rsp_demux_065_src1_startofpacket;                                   // rsp_demux_065:src1_startofpacket -> rsp_mux_001:sink65_startofpacket
	wire          rsp_demux_065_src1_endofpacket;                                     // rsp_demux_065:src1_endofpacket -> rsp_mux_001:sink65_endofpacket
	wire          rsp_demux_066_src0_valid;                                           // rsp_demux_066:src0_valid -> rsp_mux:sink66_valid
	wire  [131:0] rsp_demux_066_src0_data;                                            // rsp_demux_066:src0_data -> rsp_mux:sink66_data
	wire          rsp_demux_066_src0_ready;                                           // rsp_mux:sink66_ready -> rsp_demux_066:src0_ready
	wire   [70:0] rsp_demux_066_src0_channel;                                         // rsp_demux_066:src0_channel -> rsp_mux:sink66_channel
	wire          rsp_demux_066_src0_startofpacket;                                   // rsp_demux_066:src0_startofpacket -> rsp_mux:sink66_startofpacket
	wire          rsp_demux_066_src0_endofpacket;                                     // rsp_demux_066:src0_endofpacket -> rsp_mux:sink66_endofpacket
	wire          rsp_demux_066_src1_valid;                                           // rsp_demux_066:src1_valid -> rsp_mux_001:sink66_valid
	wire  [131:0] rsp_demux_066_src1_data;                                            // rsp_demux_066:src1_data -> rsp_mux_001:sink66_data
	wire          rsp_demux_066_src1_ready;                                           // rsp_mux_001:sink66_ready -> rsp_demux_066:src1_ready
	wire   [70:0] rsp_demux_066_src1_channel;                                         // rsp_demux_066:src1_channel -> rsp_mux_001:sink66_channel
	wire          rsp_demux_066_src1_startofpacket;                                   // rsp_demux_066:src1_startofpacket -> rsp_mux_001:sink66_startofpacket
	wire          rsp_demux_066_src1_endofpacket;                                     // rsp_demux_066:src1_endofpacket -> rsp_mux_001:sink66_endofpacket
	wire          rsp_demux_067_src0_valid;                                           // rsp_demux_067:src0_valid -> rsp_mux:sink67_valid
	wire  [131:0] rsp_demux_067_src0_data;                                            // rsp_demux_067:src0_data -> rsp_mux:sink67_data
	wire          rsp_demux_067_src0_ready;                                           // rsp_mux:sink67_ready -> rsp_demux_067:src0_ready
	wire   [70:0] rsp_demux_067_src0_channel;                                         // rsp_demux_067:src0_channel -> rsp_mux:sink67_channel
	wire          rsp_demux_067_src0_startofpacket;                                   // rsp_demux_067:src0_startofpacket -> rsp_mux:sink67_startofpacket
	wire          rsp_demux_067_src0_endofpacket;                                     // rsp_demux_067:src0_endofpacket -> rsp_mux:sink67_endofpacket
	wire          rsp_demux_067_src1_valid;                                           // rsp_demux_067:src1_valid -> rsp_mux_001:sink67_valid
	wire  [131:0] rsp_demux_067_src1_data;                                            // rsp_demux_067:src1_data -> rsp_mux_001:sink67_data
	wire          rsp_demux_067_src1_ready;                                           // rsp_mux_001:sink67_ready -> rsp_demux_067:src1_ready
	wire   [70:0] rsp_demux_067_src1_channel;                                         // rsp_demux_067:src1_channel -> rsp_mux_001:sink67_channel
	wire          rsp_demux_067_src1_startofpacket;                                   // rsp_demux_067:src1_startofpacket -> rsp_mux_001:sink67_startofpacket
	wire          rsp_demux_067_src1_endofpacket;                                     // rsp_demux_067:src1_endofpacket -> rsp_mux_001:sink67_endofpacket
	wire          rsp_demux_068_src0_valid;                                           // rsp_demux_068:src0_valid -> rsp_mux:sink68_valid
	wire  [131:0] rsp_demux_068_src0_data;                                            // rsp_demux_068:src0_data -> rsp_mux:sink68_data
	wire          rsp_demux_068_src0_ready;                                           // rsp_mux:sink68_ready -> rsp_demux_068:src0_ready
	wire   [70:0] rsp_demux_068_src0_channel;                                         // rsp_demux_068:src0_channel -> rsp_mux:sink68_channel
	wire          rsp_demux_068_src0_startofpacket;                                   // rsp_demux_068:src0_startofpacket -> rsp_mux:sink68_startofpacket
	wire          rsp_demux_068_src0_endofpacket;                                     // rsp_demux_068:src0_endofpacket -> rsp_mux:sink68_endofpacket
	wire          rsp_demux_068_src1_valid;                                           // rsp_demux_068:src1_valid -> rsp_mux_001:sink68_valid
	wire  [131:0] rsp_demux_068_src1_data;                                            // rsp_demux_068:src1_data -> rsp_mux_001:sink68_data
	wire          rsp_demux_068_src1_ready;                                           // rsp_mux_001:sink68_ready -> rsp_demux_068:src1_ready
	wire   [70:0] rsp_demux_068_src1_channel;                                         // rsp_demux_068:src1_channel -> rsp_mux_001:sink68_channel
	wire          rsp_demux_068_src1_startofpacket;                                   // rsp_demux_068:src1_startofpacket -> rsp_mux_001:sink68_startofpacket
	wire          rsp_demux_068_src1_endofpacket;                                     // rsp_demux_068:src1_endofpacket -> rsp_mux_001:sink68_endofpacket
	wire          rsp_demux_069_src0_valid;                                           // rsp_demux_069:src0_valid -> rsp_mux:sink69_valid
	wire  [131:0] rsp_demux_069_src0_data;                                            // rsp_demux_069:src0_data -> rsp_mux:sink69_data
	wire          rsp_demux_069_src0_ready;                                           // rsp_mux:sink69_ready -> rsp_demux_069:src0_ready
	wire   [70:0] rsp_demux_069_src0_channel;                                         // rsp_demux_069:src0_channel -> rsp_mux:sink69_channel
	wire          rsp_demux_069_src0_startofpacket;                                   // rsp_demux_069:src0_startofpacket -> rsp_mux:sink69_startofpacket
	wire          rsp_demux_069_src0_endofpacket;                                     // rsp_demux_069:src0_endofpacket -> rsp_mux:sink69_endofpacket
	wire          rsp_demux_069_src1_valid;                                           // rsp_demux_069:src1_valid -> rsp_mux_001:sink69_valid
	wire  [131:0] rsp_demux_069_src1_data;                                            // rsp_demux_069:src1_data -> rsp_mux_001:sink69_data
	wire          rsp_demux_069_src1_ready;                                           // rsp_mux_001:sink69_ready -> rsp_demux_069:src1_ready
	wire   [70:0] rsp_demux_069_src1_channel;                                         // rsp_demux_069:src1_channel -> rsp_mux_001:sink69_channel
	wire          rsp_demux_069_src1_startofpacket;                                   // rsp_demux_069:src1_startofpacket -> rsp_mux_001:sink69_startofpacket
	wire          rsp_demux_069_src1_endofpacket;                                     // rsp_demux_069:src1_endofpacket -> rsp_mux_001:sink69_endofpacket
	wire          rsp_demux_070_src0_valid;                                           // rsp_demux_070:src0_valid -> rsp_mux:sink70_valid
	wire  [131:0] rsp_demux_070_src0_data;                                            // rsp_demux_070:src0_data -> rsp_mux:sink70_data
	wire          rsp_demux_070_src0_ready;                                           // rsp_mux:sink70_ready -> rsp_demux_070:src0_ready
	wire   [70:0] rsp_demux_070_src0_channel;                                         // rsp_demux_070:src0_channel -> rsp_mux:sink70_channel
	wire          rsp_demux_070_src0_startofpacket;                                   // rsp_demux_070:src0_startofpacket -> rsp_mux:sink70_startofpacket
	wire          rsp_demux_070_src0_endofpacket;                                     // rsp_demux_070:src0_endofpacket -> rsp_mux:sink70_endofpacket
	wire          rsp_demux_070_src1_valid;                                           // rsp_demux_070:src1_valid -> rsp_mux_001:sink70_valid
	wire  [131:0] rsp_demux_070_src1_data;                                            // rsp_demux_070:src1_data -> rsp_mux_001:sink70_data
	wire          rsp_demux_070_src1_ready;                                           // rsp_mux_001:sink70_ready -> rsp_demux_070:src1_ready
	wire   [70:0] rsp_demux_070_src1_channel;                                         // rsp_demux_070:src1_channel -> rsp_mux_001:sink70_channel
	wire          rsp_demux_070_src1_startofpacket;                                   // rsp_demux_070:src1_startofpacket -> rsp_mux_001:sink70_startofpacket
	wire          rsp_demux_070_src1_endofpacket;                                     // rsp_demux_070:src1_endofpacket -> rsp_mux_001:sink70_endofpacket

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_cmd_type_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_cmd_type_s1_agent_m0_address),              //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_cmd_type_s1_agent_m0_burstcount),           //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_cmd_type_s1_agent_m0_read),                 //   input,   width = 1,                         .read
		.uav_write              (cpu_cmd_type_s1_agent_m0_write),                //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_cmd_type_s1_agent_m0_waitrequest),          //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_cmd_type_s1_agent_m0_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_cmd_type_s1_agent_m0_byteenable),           //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_cmd_type_s1_agent_m0_readdata),             //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_cmd_type_s1_agent_m0_writedata),            //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_cmd_type_s1_agent_m0_lock),                 //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_cmd_type_s1_agent_m0_debugaccess),          //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_cmd_type_s1_address),                       //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_cmd_type_s1_readdata),                      //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_cmd_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_cmd_s1_agent_m0_address),                   //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_cmd_s1_agent_m0_burstcount),                //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_cmd_s1_agent_m0_read),                      //   input,   width = 1,                         .read
		.uav_write              (cpu_cmd_s1_agent_m0_write),                     //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_cmd_s1_agent_m0_waitrequest),               //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_cmd_s1_agent_m0_readdatavalid),             //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_cmd_s1_agent_m0_byteenable),                //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_cmd_s1_agent_m0_readdata),                  //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_cmd_s1_agent_m0_writedata),                 //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_cmd_s1_agent_m0_lock),                      //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_cmd_s1_agent_m0_debugaccess),               //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_cmd_s1_address),                            //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_cmd_s1_readdata),                           //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_wr_data_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_wr_data_s1_agent_m0_address),               //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_wr_data_s1_agent_m0_burstcount),            //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_wr_data_s1_agent_m0_read),                  //   input,   width = 1,                         .read
		.uav_write              (cpu_wr_data_s1_agent_m0_write),                 //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_wr_data_s1_agent_m0_waitrequest),           //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_wr_data_s1_agent_m0_readdatavalid),         //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_wr_data_s1_agent_m0_byteenable),            //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_wr_data_s1_agent_m0_readdata),              //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_wr_data_s1_agent_m0_writedata),             //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_wr_data_s1_agent_m0_lock),                  //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_wr_data_s1_agent_m0_debugaccess),           //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_wr_data_s1_address),                        //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_wr_data_s1_readdata),                       //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_cmd_start_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_cmd_start_s1_agent_m0_address),             //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_cmd_start_s1_agent_m0_burstcount),          //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_cmd_start_s1_agent_m0_read),                //   input,   width = 1,                         .read
		.uav_write              (cpu_cmd_start_s1_agent_m0_write),               //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_cmd_start_s1_agent_m0_waitrequest),         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_cmd_start_s1_agent_m0_readdatavalid),       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_cmd_start_s1_agent_m0_byteenable),          //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_cmd_start_s1_agent_m0_readdata),            //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_cmd_start_s1_agent_m0_writedata),           //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_cmd_start_s1_agent_m0_lock),                //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_cmd_start_s1_agent_m0_debugaccess),         //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_cmd_start_s1_address),                      //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_cmd_start_s1_write),                        //  output,   width = 1,                         .write
		.av_readdata            (cpu_cmd_start_s1_readdata),                     //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_cmd_start_s1_writedata),                    //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_cmd_start_s1_chipselect),                   //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_cmd_complete_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_cmd_complete_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_cmd_complete_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_cmd_complete_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_cmd_complete_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_cmd_complete_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_cmd_complete_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_cmd_complete_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_cmd_complete_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_cmd_complete_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_cmd_complete_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_cmd_complete_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_cmd_complete_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_cmd_complete_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_cmd_complete_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_cmd_complete_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_cmd_complete_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_rd_data_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_rd_data_s1_agent_m0_address),               //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_rd_data_s1_agent_m0_burstcount),            //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_rd_data_s1_agent_m0_read),                  //   input,   width = 1,                         .read
		.uav_write              (cpu_rd_data_s1_agent_m0_write),                 //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_rd_data_s1_agent_m0_waitrequest),           //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_rd_data_s1_agent_m0_readdatavalid),         //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_rd_data_s1_agent_m0_byteenable),            //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_rd_data_s1_agent_m0_readdata),              //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_rd_data_s1_agent_m0_writedata),             //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_rd_data_s1_agent_m0_lock),                  //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_rd_data_s1_agent_m0_debugaccess),           //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_rd_data_s1_address),                        //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_rd_data_s1_write),                          //  output,   width = 1,                         .write
		.av_readdata            (cpu_rd_data_s1_readdata),                       //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_rd_data_s1_writedata),                      //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_rd_data_s1_chipselect),                     //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) dmem_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (dmem_s1_agent_m0_address),                      //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (dmem_s1_agent_m0_burstcount),                   //   input,   width = 3,                         .burstcount
		.uav_read               (dmem_s1_agent_m0_read),                         //   input,   width = 1,                         .read
		.uav_write              (dmem_s1_agent_m0_write),                        //   input,   width = 1,                         .write
		.uav_waitrequest        (dmem_s1_agent_m0_waitrequest),                  //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (dmem_s1_agent_m0_readdatavalid),                //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (dmem_s1_agent_m0_byteenable),                   //   input,   width = 4,                         .byteenable
		.uav_readdata           (dmem_s1_agent_m0_readdata),                     //  output,  width = 32,                         .readdata
		.uav_writedata          (dmem_s1_agent_m0_writedata),                    //   input,  width = 32,                         .writedata
		.uav_lock               (dmem_s1_agent_m0_lock),                         //   input,   width = 1,                         .lock
		.uav_debugaccess        (dmem_s1_agent_m0_debugaccess),                  //   input,   width = 1,                         .debugaccess
		.av_address             (dmem_s1_address),                               //  output,  width = 12,      avalon_anti_slave_0.address
		.av_write               (dmem_s1_write),                                 //  output,   width = 1,                         .write
		.av_readdata            (dmem_s1_readdata),                              //   input,  width = 32,                         .readdata
		.av_writedata           (dmem_s1_writedata),                             //  output,  width = 32,                         .writedata
		.av_byteenable          (dmem_s1_byteenable),                            //  output,   width = 4,                         .byteenable
		.av_chipselect          (dmem_s1_chipselect),                            //  output,   width = 1,                         .chipselect
		.av_clken               (dmem_s1_clken),                                 //  output,   width = 1,                         .clken
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (24),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_reconfig_avalon_anti_master_0_translator (
		.clk                    (clock_in_out_clk_clk),                                     //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_reconfig_avalon_anti_master_0_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_reconfig_avalon_anti_master_0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_reconfig_avalon_anti_master_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_reconfig_avalon_anti_master_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_reconfig_avalon_anti_master_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_reconfig_avalon_anti_master_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_reconfig_avalon_anti_master_0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_reconfig_avalon_anti_master_0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_reconfig_avalon_anti_master_0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_reconfig_avalon_anti_master_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_reconfig_avalon_anti_master_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_reconfig_avalon_anti_master_0_address),                //  output,  width = 24,      avalon_anti_slave_0.address
		.av_write               (cpu_reconfig_avalon_anti_master_0_write),                  //  output,   width = 1,                         .write
		.av_read                (cpu_reconfig_avalon_anti_master_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (cpu_reconfig_avalon_anti_master_0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_reconfig_avalon_anti_master_0_writedata),              //  output,  width = 32,                         .writedata
		.av_byteenable          (cpu_reconfig_avalon_anti_master_0_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (cpu_reconfig_avalon_anti_master_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (cpu_reconfig_avalon_anti_master_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                         // (terminated),                                       
		.av_burstcount          (),                                                         // (terminated),                                       
		.av_writebyteenable     (),                                                         // (terminated),                                       
		.av_lock                (),                                                         // (terminated),                                       
		.av_chipselect          (),                                                         // (terminated),                                       
		.av_clken               (),                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                     // (terminated),                                       
		.av_debugaccess         (),                                                         // (terminated),                                       
		.av_outputenable        (),                                                         // (terminated),                                       
		.uav_response           (),                                                         // (terminated),                                       
		.av_response            (2'b00),                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                      // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) jtag_uart_0_avalon_jtag_slave_translator (
		.clk                    (clock_in_out_clk_clk),                                 //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,   width = 1,                    reset.reset
		.uav_address            (jtag_uart_0_avalon_jtag_slave_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (jtag_uart_0_avalon_jtag_slave_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (jtag_uart_0_avalon_jtag_slave_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (jtag_uart_0_avalon_jtag_slave_address),                //  output,   width = 1,      avalon_anti_slave_0.address
		.av_write               (jtag_uart_0_avalon_jtag_slave_write),                  //  output,   width = 1,                         .write
		.av_read                (jtag_uart_0_avalon_jtag_slave_read),                   //  output,   width = 1,                         .read
		.av_readdata            (jtag_uart_0_avalon_jtag_slave_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (jtag_uart_0_avalon_jtag_slave_writedata),              //  output,  width = 32,                         .writedata
		.av_waitrequest         (jtag_uart_0_avalon_jtag_slave_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_chipselect          (jtag_uart_0_avalon_jtag_slave_chipselect),             //  output,   width = 1,                         .chipselect
		.av_begintransfer       (),                                                     // (terminated),                                       
		.av_beginbursttransfer  (),                                                     // (terminated),                                       
		.av_burstcount          (),                                                     // (terminated),                                       
		.av_byteenable          (),                                                     // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                 // (terminated),                                       
		.av_writebyteenable     (),                                                     // (terminated),                                       
		.av_lock                (),                                                     // (terminated),                                       
		.av_clken               (),                                                     // (terminated),                                       
		.uav_clken              (1'b0),                                                 // (terminated),                                       
		.av_debugaccess         (),                                                     // (terminated),                                       
		.av_outputenable        (),                                                     // (terminated),                                       
		.uav_response           (),                                                     // (terminated),                                       
		.av_response            (2'b00),                                                // (terminated),                                       
		.uav_writeresponsevalid (),                                                     // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                  // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) timer_0_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (timer_0_s1_agent_m0_address),                   //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (timer_0_s1_agent_m0_burstcount),                //   input,   width = 3,                         .burstcount
		.uav_read               (timer_0_s1_agent_m0_read),                      //   input,   width = 1,                         .read
		.uav_write              (timer_0_s1_agent_m0_write),                     //   input,   width = 1,                         .write
		.uav_waitrequest        (timer_0_s1_agent_m0_waitrequest),               //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (timer_0_s1_agent_m0_readdatavalid),             //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (timer_0_s1_agent_m0_byteenable),                //   input,   width = 4,                         .byteenable
		.uav_readdata           (timer_0_s1_agent_m0_readdata),                  //  output,  width = 32,                         .readdata
		.uav_writedata          (timer_0_s1_agent_m0_writedata),                 //   input,  width = 32,                         .writedata
		.uav_lock               (timer_0_s1_agent_m0_lock),                      //   input,   width = 1,                         .lock
		.uav_debugaccess        (timer_0_s1_agent_m0_debugaccess),               //   input,   width = 1,                         .debugaccess
		.av_address             (timer_0_s1_address),                            //  output,   width = 3,      avalon_anti_slave_0.address
		.av_write               (timer_0_s1_write),                              //  output,   width = 1,                         .write
		.av_readdata            (timer_0_s1_readdata),                           //   input,  width = 16,                         .readdata
		.av_writedata           (timer_0_s1_writedata),                          //  output,  width = 16,                         .writedata
		.av_chipselect          (timer_0_s1_chipselect),                         //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (3),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) timer_1_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (timer_1_s1_agent_m0_address),                   //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (timer_1_s1_agent_m0_burstcount),                //   input,   width = 3,                         .burstcount
		.uav_read               (timer_1_s1_agent_m0_read),                      //   input,   width = 1,                         .read
		.uav_write              (timer_1_s1_agent_m0_write),                     //   input,   width = 1,                         .write
		.uav_waitrequest        (timer_1_s1_agent_m0_waitrequest),               //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (timer_1_s1_agent_m0_readdatavalid),             //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (timer_1_s1_agent_m0_byteenable),                //   input,   width = 4,                         .byteenable
		.uav_readdata           (timer_1_s1_agent_m0_readdata),                  //  output,  width = 32,                         .readdata
		.uav_writedata          (timer_1_s1_agent_m0_writedata),                 //   input,  width = 32,                         .writedata
		.uav_lock               (timer_1_s1_agent_m0_lock),                      //   input,   width = 1,                         .lock
		.uav_debugaccess        (timer_1_s1_agent_m0_debugaccess),               //   input,   width = 1,                         .debugaccess
		.av_address             (timer_1_s1_address),                            //  output,   width = 3,      avalon_anti_slave_0.address
		.av_write               (timer_1_s1_write),                              //  output,   width = 1,                         .write
		.av_readdata            (timer_1_s1_readdata),                           //   input,  width = 16,                         .readdata
		.av_writedata           (timer_1_s1_writedata),                          //  output,  width = 16,                         .writedata
		.av_chipselect          (timer_1_s1_chipselect),                         //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p0_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p0_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p0_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p0_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p0_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p0_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p0_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p0_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p0_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p0_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p0_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p0_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p0_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p0_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p0_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p0_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p0_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p0_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p0_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p0_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p0_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p0_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p0_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p0_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p0_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p0_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p0_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p0_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p0_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p0_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p0_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p0_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p0_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p0_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p0_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p0_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p0_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p0_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p0_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p0_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p0_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p0_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p0_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p0_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p0_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p1_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p1_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p1_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p1_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p1_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p1_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p1_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p1_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p1_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p1_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p1_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p1_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p1_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p1_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p1_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p1_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p1_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p1_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p1_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p1_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p1_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p1_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p1_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p1_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p1_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p1_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p1_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p1_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p1_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p1_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p1_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p1_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p1_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p1_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p1_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p1_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p1_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p1_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p1_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p1_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p1_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p1_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p1_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p1_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p1_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p2_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p2_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p2_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p2_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p2_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p2_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p2_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p2_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p2_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p2_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p2_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p2_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p2_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p2_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p2_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p2_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p2_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p2_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p2_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p2_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p2_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p2_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p2_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p2_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p2_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p2_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p2_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p2_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p2_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p2_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p2_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p2_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p2_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p2_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p2_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p2_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p2_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p2_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p2_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p2_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p2_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p2_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p2_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p2_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p2_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p3_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p3_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p3_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p3_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p3_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p3_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p3_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p3_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p3_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p3_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p3_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p3_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p3_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p3_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p3_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p3_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p3_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p3_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p3_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p3_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p3_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p3_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p3_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p3_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p3_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p3_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p3_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p3_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p3_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p3_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p3_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p3_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p3_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p3_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p3_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p3_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p3_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p3_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p3_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p3_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p3_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p3_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p3_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p3_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p3_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p4_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p4_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p4_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p4_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p4_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p4_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p4_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p4_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p4_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p4_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p4_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p4_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p4_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p4_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p4_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p4_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p4_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p4_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p4_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p4_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p4_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p4_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p4_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p4_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p4_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p4_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p4_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p4_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p4_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p4_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p4_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p4_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p4_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p4_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p4_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p4_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p4_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p4_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p4_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p4_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p4_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p4_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p4_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p4_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p4_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p5_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p5_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p5_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p5_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p5_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p5_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p5_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p5_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p5_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p5_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p5_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p5_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p5_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p5_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p5_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p5_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p5_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p5_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p5_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p5_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p5_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p5_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p5_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p5_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p5_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p5_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p5_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p5_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p5_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p5_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p5_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p5_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p5_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p5_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p5_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p5_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p5_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p5_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p5_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p5_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p5_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p5_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p5_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p5_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p5_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p6_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p6_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p6_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p6_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p6_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p6_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p6_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p6_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p6_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p6_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p6_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p6_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p6_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p6_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p6_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p6_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p6_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p6_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p6_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p6_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p6_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p6_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p6_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p6_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p6_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p6_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p6_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p6_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p6_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p6_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p6_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p6_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p6_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p6_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p6_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p6_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p6_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p6_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p6_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p6_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p6_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p6_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p6_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p6_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p6_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p7_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p7_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p7_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p7_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p7_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p7_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p7_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p7_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p7_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p7_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p7_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p7_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p7_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p7_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p7_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p7_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p7_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p7_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p7_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p7_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p7_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p7_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p7_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p7_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p7_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p7_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p7_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p7_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p7_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p7_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p7_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p7_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p7_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p7_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p7_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p7_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p7_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p7_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p7_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p7_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p7_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p7_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p7_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p7_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p7_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p8_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p8_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p8_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p8_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p8_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p8_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p8_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p8_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p8_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p8_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p8_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p8_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p8_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p8_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p8_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p8_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p8_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p8_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p8_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p8_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p8_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p8_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p8_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p8_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p8_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p8_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p8_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p8_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p8_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p8_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p8_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p8_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p8_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p8_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p8_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p8_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p8_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p8_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p8_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p8_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p8_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p8_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p8_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p8_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p8_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p9_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p9_reset_pio_s1_agent_m0_address),          //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p9_reset_pio_s1_agent_m0_burstcount),       //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p9_reset_pio_s1_agent_m0_read),             //   input,   width = 1,                         .read
		.uav_write              (cpu_p9_reset_pio_s1_agent_m0_write),            //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p9_reset_pio_s1_agent_m0_waitrequest),      //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p9_reset_pio_s1_agent_m0_readdatavalid),    //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p9_reset_pio_s1_agent_m0_byteenable),       //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p9_reset_pio_s1_agent_m0_readdata),         //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p9_reset_pio_s1_agent_m0_writedata),        //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p9_reset_pio_s1_agent_m0_lock),             //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p9_reset_pio_s1_agent_m0_debugaccess),      //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p9_reset_pio_s1_address),                   //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p9_reset_pio_s1_write),                     //  output,   width = 1,                         .write
		.av_readdata            (cpu_p9_reset_pio_s1_readdata),                  //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p9_reset_pio_s1_writedata),                 //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p9_reset_pio_s1_chipselect),                //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p9_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                           //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p9_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p9_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p9_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p9_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p9_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p9_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p9_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p9_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p9_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p9_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p9_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p9_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p9_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                               // (terminated),                                       
		.av_read                (),                                               // (terminated),                                       
		.av_writedata           (),                                               // (terminated),                                       
		.av_begintransfer       (),                                               // (terminated),                                       
		.av_beginbursttransfer  (),                                               // (terminated),                                       
		.av_burstcount          (),                                               // (terminated),                                       
		.av_byteenable          (),                                               // (terminated),                                       
		.av_readdatavalid       (1'b0),                                           // (terminated),                                       
		.av_waitrequest         (1'b0),                                           // (terminated),                                       
		.av_writebyteenable     (),                                               // (terminated),                                       
		.av_lock                (),                                               // (terminated),                                       
		.av_chipselect          (),                                               // (terminated),                                       
		.av_clken               (),                                               // (terminated),                                       
		.uav_clken              (1'b0),                                           // (terminated),                                       
		.av_debugaccess         (),                                               // (terminated),                                       
		.av_outputenable        (),                                               // (terminated),                                       
		.uav_response           (),                                               // (terminated),                                       
		.av_response            (2'b00),                                          // (terminated),                                       
		.uav_writeresponsevalid (),                                               // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                            // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p9_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p9_port_params_s1_agent_m0_address),        //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p9_port_params_s1_agent_m0_burstcount),     //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p9_port_params_s1_agent_m0_read),           //   input,   width = 1,                         .read
		.uav_write              (cpu_p9_port_params_s1_agent_m0_write),          //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p9_port_params_s1_agent_m0_waitrequest),    //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p9_port_params_s1_agent_m0_readdatavalid),  //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p9_port_params_s1_agent_m0_byteenable),     //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p9_port_params_s1_agent_m0_readdata),       //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p9_port_params_s1_agent_m0_writedata),      //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p9_port_params_s1_agent_m0_lock),           //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p9_port_params_s1_agent_m0_debugaccess),    //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p9_port_params_s1_address),                 //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p9_port_params_s1_readdata),                //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p10_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p10_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p10_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p10_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p10_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p10_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p10_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p10_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p10_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p10_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p10_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p10_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p10_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p10_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p10_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p10_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p10_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p10_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p10_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p10_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p10_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p10_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p10_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p10_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p10_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p10_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p10_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p10_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p10_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p10_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p10_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p10_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p10_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p10_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p10_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p10_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p10_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p10_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p10_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p10_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p10_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p10_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p10_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p10_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p10_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p11_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p11_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p11_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p11_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p11_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p11_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p11_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p11_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p11_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p11_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p11_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p11_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p11_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p11_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p11_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p11_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p11_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p11_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p11_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p11_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p11_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p11_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p11_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p11_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p11_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p11_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p11_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p11_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p11_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p11_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p11_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p11_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p11_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p11_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p11_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p11_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p11_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p11_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p11_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p11_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p11_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p11_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p11_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p11_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p11_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p12_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p12_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p12_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p12_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p12_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p12_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p12_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p12_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p12_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p12_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p12_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p12_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p12_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p12_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p12_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p12_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p12_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p12_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p12_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p12_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p12_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p12_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p12_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p12_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p12_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p12_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p12_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p12_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p12_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p12_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p12_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p12_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p12_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p12_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p12_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p12_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p12_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p12_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p12_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p12_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p12_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p12_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p12_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p12_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p12_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p13_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p13_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p13_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p13_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p13_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p13_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p13_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p13_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p13_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p13_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p13_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p13_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p13_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p13_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p13_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p13_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p13_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p13_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p13_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p13_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p13_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p13_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p13_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p13_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p13_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p13_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p13_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p13_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p13_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p13_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p13_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p13_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p13_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p13_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p13_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p13_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p13_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p13_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p13_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p13_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p13_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p13_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p13_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p13_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p13_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p14_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p14_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p14_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p14_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p14_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p14_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p14_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p14_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p14_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p14_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p14_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p14_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p14_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p14_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p14_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p14_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p14_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p14_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p14_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p14_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p14_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p14_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p14_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p14_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p14_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p14_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p14_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p14_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p14_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p14_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p14_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p14_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p14_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p14_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p14_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p14_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p14_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p14_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p14_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p14_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p14_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p14_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p14_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p14_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p14_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p15_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p15_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p15_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p15_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p15_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p15_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p15_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p15_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p15_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p15_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p15_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p15_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p15_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p15_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p15_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p15_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p15_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p15_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p15_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p15_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p15_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p15_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p15_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p15_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p15_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p15_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p15_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p15_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p15_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p15_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p15_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p15_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p15_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p15_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p15_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p15_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p15_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p15_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p15_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p15_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p15_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p15_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p15_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p15_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p15_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p16_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p16_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p16_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p16_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p16_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p16_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p16_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p16_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p16_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p16_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p16_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p16_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p16_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p16_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p16_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p16_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p16_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p16_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p16_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p16_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p16_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p16_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p16_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p16_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p16_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p16_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p16_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p16_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p16_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p16_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p16_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p16_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p16_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p16_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p16_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p16_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p16_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p16_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p16_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p16_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p16_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p16_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p16_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p16_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p16_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p17_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p17_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p17_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p17_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p17_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p17_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p17_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p17_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p17_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p17_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p17_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p17_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p17_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p17_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p17_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p17_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p17_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p17_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p17_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p17_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p17_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p17_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p17_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p17_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p17_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p17_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p17_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p17_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p17_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p17_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p17_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p17_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p17_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p17_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p17_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p17_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p17_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p17_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p17_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p17_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p17_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p17_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p17_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p17_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p17_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p18_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p18_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p18_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p18_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p18_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p18_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p18_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p18_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p18_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p18_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p18_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p18_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p18_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p18_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p18_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p18_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p18_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p18_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p18_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p18_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p18_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p18_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p18_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p18_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p18_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p18_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p18_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p18_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p18_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p18_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p18_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p18_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p18_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p18_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p18_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p18_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p18_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p18_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p18_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p18_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p18_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p18_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p18_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p18_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p18_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p19_reset_pio_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p19_reset_pio_s1_agent_m0_address),         //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p19_reset_pio_s1_agent_m0_burstcount),      //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p19_reset_pio_s1_agent_m0_read),            //   input,   width = 1,                         .read
		.uav_write              (cpu_p19_reset_pio_s1_agent_m0_write),           //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p19_reset_pio_s1_agent_m0_waitrequest),     //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p19_reset_pio_s1_agent_m0_readdatavalid),   //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p19_reset_pio_s1_agent_m0_byteenable),      //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p19_reset_pio_s1_agent_m0_readdata),        //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p19_reset_pio_s1_agent_m0_writedata),       //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p19_reset_pio_s1_agent_m0_lock),            //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p19_reset_pio_s1_agent_m0_debugaccess),     //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p19_reset_pio_s1_address),                  //  output,   width = 2,      avalon_anti_slave_0.address
		.av_write               (cpu_p19_reset_pio_s1_write),                    //  output,   width = 1,                         .write
		.av_readdata            (cpu_p19_reset_pio_s1_readdata),                 //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_p19_reset_pio_s1_writedata),                //  output,  width = 32,                         .writedata
		.av_chipselect          (cpu_p19_reset_pio_s1_chipselect),               //  output,   width = 1,                         .chipselect
		.av_read                (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p19_reset_pio_ack_s1_translator (
		.clk                    (clock_in_out_clk_clk),                            //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p19_reset_pio_ack_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p19_reset_pio_ack_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p19_reset_pio_ack_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p19_reset_pio_ack_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p19_reset_pio_ack_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p19_reset_pio_ack_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p19_reset_pio_ack_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p19_reset_pio_ack_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p19_reset_pio_ack_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p19_reset_pio_ack_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p19_reset_pio_ack_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p19_reset_pio_ack_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p19_reset_pio_ack_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                // (terminated),                                       
		.av_read                (),                                                // (terminated),                                       
		.av_writedata           (),                                                // (terminated),                                       
		.av_begintransfer       (),                                                // (terminated),                                       
		.av_beginbursttransfer  (),                                                // (terminated),                                       
		.av_burstcount          (),                                                // (terminated),                                       
		.av_byteenable          (),                                                // (terminated),                                       
		.av_readdatavalid       (1'b0),                                            // (terminated),                                       
		.av_waitrequest         (1'b0),                                            // (terminated),                                       
		.av_writebyteenable     (),                                                // (terminated),                                       
		.av_lock                (),                                                // (terminated),                                       
		.av_chipselect          (),                                                // (terminated),                                       
		.av_clken               (),                                                // (terminated),                                       
		.uav_clken              (1'b0),                                            // (terminated),                                       
		.av_debugaccess         (),                                                // (terminated),                                       
		.av_outputenable        (),                                                // (terminated),                                       
		.uav_response           (),                                                // (terminated),                                       
		.av_response            (2'b00),                                           // (terminated),                                       
		.uav_writeresponsevalid (),                                                // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_p19_port_params_s1_translator (
		.clk                    (clock_in_out_clk_clk),                          //   input,   width = 1,                      clk.clk
		.reset                  (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_p19_port_params_s1_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_p19_port_params_s1_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_p19_port_params_s1_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (cpu_p19_port_params_s1_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_p19_port_params_s1_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_p19_port_params_s1_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_p19_port_params_s1_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_p19_port_params_s1_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_p19_port_params_s1_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_p19_port_params_s1_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_p19_port_params_s1_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_p19_port_params_s1_address),                //  output,   width = 2,      avalon_anti_slave_0.address
		.av_readdata            (cpu_p19_port_params_s1_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                              // (terminated),                                       
		.av_read                (),                                              // (terminated),                                       
		.av_writedata           (),                                              // (terminated),                                       
		.av_begintransfer       (),                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                              // (terminated),                                       
		.av_burstcount          (),                                              // (terminated),                                       
		.av_byteenable          (),                                              // (terminated),                                       
		.av_readdatavalid       (1'b0),                                          // (terminated),                                       
		.av_waitrequest         (1'b0),                                          // (terminated),                                       
		.av_writebyteenable     (),                                              // (terminated),                                       
		.av_lock                (),                                              // (terminated),                                       
		.av_chipselect          (),                                              // (terminated),                                       
		.av_clken               (),                                              // (terminated),                                       
		.uav_clken              (1'b0),                                          // (terminated),                                       
		.av_debugaccess         (),                                              // (terminated),                                       
		.av_outputenable        (),                                              // (terminated),                                       
		.uav_response           (),                                              // (terminated),                                       
		.av_response            (2'b00),                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                           // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (1),
		.ADDR_WIDTH                (32),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4Lite"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (1),
		.READ_ISSUING_CAPABILITY   (1),
		.PKT_BEGIN_BURST           (85),
		.PKT_CACHE_H               (108),
		.PKT_CACHE_L               (105),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_THREAD_ID_H           (101),
		.PKT_THREAD_ID_L           (101),
		.PKT_QOS_L                 (86),
		.PKT_QOS_H                 (86),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_DOMAIN_H              (121),
		.PKT_DOMAIN_L              (120),
		.PKT_SNOOP_H               (119),
		.PKT_SNOOP_L               (116),
		.PKT_BARRIER_H             (115),
		.PKT_BARRIER_L             (114),
		.PKT_WUNIQUE               (122),
		.PKT_EOP_OOO               (129),
		.PKT_SOP_OOO               (130),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.ST_DATA_W                 (132),
		.ST_CHANNEL_W              (71),
		.ID                        (0),
		.SYNC_RESET                (0)
	) intel_niosv_data_manager_agent (
		.aclk                   (clock_in_out_clk_clk),                                  //   input,    width = 1,              clk.clk
		.aresetn                (~intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (intel_niosv_data_manager_agent_write_cp_valid),         //  output,    width = 1,         write_cp.valid
		.write_cp_data          (intel_niosv_data_manager_agent_write_cp_data),          //  output,  width = 132,                 .data
		.write_cp_startofpacket (intel_niosv_data_manager_agent_write_cp_startofpacket), //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (intel_niosv_data_manager_agent_write_cp_endofpacket),   //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (intel_niosv_data_manager_agent_write_cp_ready),         //   input,    width = 1,                 .ready
		.write_rp_valid         (rsp_mux_src_valid),                                     //   input,    width = 1,         write_rp.valid
		.write_rp_data          (rsp_mux_src_data),                                      //   input,  width = 132,                 .data
		.write_rp_channel       (rsp_mux_src_channel),                                   //   input,   width = 71,                 .channel
		.write_rp_startofpacket (rsp_mux_src_startofpacket),                             //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (rsp_mux_src_endofpacket),                               //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (rsp_mux_src_ready),                                     //  output,    width = 1,                 .ready
		.read_cp_valid          (intel_niosv_data_manager_agent_read_cp_valid),          //  output,    width = 1,          read_cp.valid
		.read_cp_data           (intel_niosv_data_manager_agent_read_cp_data),           //  output,  width = 132,                 .data
		.read_cp_startofpacket  (intel_niosv_data_manager_agent_read_cp_startofpacket),  //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (intel_niosv_data_manager_agent_read_cp_endofpacket),    //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (intel_niosv_data_manager_agent_read_cp_ready),          //   input,    width = 1,                 .ready
		.read_rp_valid          (rsp_mux_001_src_valid),                                 //   input,    width = 1,          read_rp.valid
		.read_rp_data           (rsp_mux_001_src_data),                                  //   input,  width = 132,                 .data
		.read_rp_channel        (rsp_mux_001_src_channel),                               //   input,   width = 71,                 .channel
		.read_rp_startofpacket  (rsp_mux_001_src_startofpacket),                         //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (rsp_mux_001_src_endofpacket),                           //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (rsp_mux_001_src_ready),                                 //  output,    width = 1,                 .ready
		.awaddr                 (intel_niosv_data_manager_awaddr),                       //   input,   width = 32, altera_axi_slave.awaddr
		.awprot                 (intel_niosv_data_manager_awprot),                       //   input,    width = 3,                 .awprot
		.awvalid                (intel_niosv_data_manager_awvalid),                      //   input,    width = 1,                 .awvalid
		.awready                (intel_niosv_data_manager_awready),                      //  output,    width = 1,                 .awready
		.wdata                  (intel_niosv_data_manager_wdata),                        //   input,   width = 32,                 .wdata
		.wstrb                  (intel_niosv_data_manager_wstrb),                        //   input,    width = 4,                 .wstrb
		.wvalid                 (intel_niosv_data_manager_wvalid),                       //   input,    width = 1,                 .wvalid
		.wready                 (intel_niosv_data_manager_wready),                       //  output,    width = 1,                 .wready
		.bresp                  (intel_niosv_data_manager_bresp),                        //  output,    width = 2,                 .bresp
		.bvalid                 (intel_niosv_data_manager_bvalid),                       //  output,    width = 1,                 .bvalid
		.bready                 (intel_niosv_data_manager_bready),                       //   input,    width = 1,                 .bready
		.araddr                 (intel_niosv_data_manager_araddr),                       //   input,   width = 32,                 .araddr
		.arprot                 (intel_niosv_data_manager_arprot),                       //   input,    width = 3,                 .arprot
		.arvalid                (intel_niosv_data_manager_arvalid),                      //   input,    width = 1,                 .arvalid
		.arready                (intel_niosv_data_manager_arready),                      //  output,    width = 1,                 .arready
		.rdata                  (intel_niosv_data_manager_rdata),                        //  output,   width = 32,                 .rdata
		.rresp                  (intel_niosv_data_manager_rresp),                        //  output,    width = 2,                 .rresp
		.rvalid                 (intel_niosv_data_manager_rvalid),                       //  output,    width = 1,                 .rvalid
		.rready                 (intel_niosv_data_manager_rready),                       //   input,    width = 1,                 .rready
		.awuser_addrchk         (1'b0),                                                  // (terminated),                                
		.awuser_sai             (1'b0),                                                  // (terminated),                                
		.wuser_datachk          (4'b0000),                                               // (terminated),                                
		.wuser_data             (1'b0),                                                  // (terminated),                                
		.wuser_poison           (1'b0),                                                  // (terminated),                                
		.aruser_addrchk         (1'b0),                                                  // (terminated),                                
		.aruser_sai             (1'b0),                                                  // (terminated),                                
		.ruser_datachk          (),                                                      // (terminated),                                
		.ruser_data             (),                                                      // (terminated),                                
		.ruser_poison           (),                                                      // (terminated),                                
		.awid                   (1'b0),                                                  // (terminated),                                
		.awlen                  (4'b0000),                                               // (terminated),                                
		.awsize                 (3'b010),                                                // (terminated),                                
		.awburst                (2'b01),                                                 // (terminated),                                
		.awlock                 (2'b00),                                                 // (terminated),                                
		.awcache                (4'b0000),                                               // (terminated),                                
		.awqos                  (4'b0000),                                               // (terminated),                                
		.awregion               (4'b0000),                                               // (terminated),                                
		.awuser                 (1'b0),                                                  // (terminated),                                
		.arid                   (1'b0),                                                  // (terminated),                                
		.arlen                  (4'b0000),                                               // (terminated),                                
		.arsize                 (3'b010),                                                // (terminated),                                
		.arburst                (2'b01),                                                 // (terminated),                                
		.arlock                 (2'b00),                                                 // (terminated),                                
		.arcache                (4'b0000),                                               // (terminated),                                
		.arqos                  (4'b0000),                                               // (terminated),                                
		.arregion               (4'b0000),                                               // (terminated),                                
		.aruser                 (1'b0),                                                  // (terminated),                                
		.wid                    (1'b0),                                                  // (terminated),                                
		.wlast                  (1'b1),                                                  // (terminated),                                
		.wuser                  (1'b0),                                                  // (terminated),                                
		.bid                    (),                                                      // (terminated),                                
		.buser                  (),                                                      // (terminated),                                
		.rid                    (),                                                      // (terminated),                                
		.rlast                  (),                                                      // (terminated),                                
		.ruser                  (),                                                      // (terminated),                                
		.arsnoop                (4'b0000),                                               // (terminated),                                
		.ardomain               (2'b00),                                                 // (terminated),                                
		.arbar                  (2'b00),                                                 // (terminated),                                
		.awsnoop                (3'b000),                                                // (terminated),                                
		.awdomain               (2'b00),                                                 // (terminated),                                
		.awbar                  (2'b00),                                                 // (terminated),                                
		.awunique               (1'b0)                                                   // (terminated),                                
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_cmd_type_s1_agent (
		.clk                     (clock_in_out_clk_clk),                             //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_cmd_type_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_cmd_type_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_cmd_type_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_cmd_type_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_cmd_type_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_cmd_type_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_cmd_type_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_cmd_type_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_cmd_type_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_cmd_type_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_cmd_type_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_cmd_type_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_cmd_type_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_cmd_type_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_cmd_type_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_cmd_type_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_cmd_type_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_cmd_type_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_cmd_type_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_cmd_type_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_cmd_type_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_cmd_type_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_cmd_type_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_cmd_type_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_cmd_type_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_cmd_type_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_cmd_type_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_cmd_type_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_cmd_type_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_cmd_type_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_cmd_type_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_cmd_type_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                            // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                             // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                              // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_type_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_cmd_type_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_cmd_type_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_cmd_type_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_cmd_type_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_cmd_type_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_cmd_type_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_cmd_type_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_cmd_type_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_cmd_type_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_cmd_type_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                            // (terminated),                         
		.csr_read          (1'b0),                                             // (terminated),                         
		.csr_write         (1'b0),                                             // (terminated),                         
		.csr_readdata      (),                                                 // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                         
		.almost_full_data  (),                                                 // (terminated),                         
		.almost_empty_data (),                                                 // (terminated),                         
		.in_empty          (1'b0),                                             // (terminated),                         
		.out_empty         (),                                                 // (terminated),                         
		.in_error          (1'b0),                                             // (terminated),                         
		.out_error         (),                                                 // (terminated),                         
		.in_channel        (1'b0),                                             // (terminated),                         
		.out_channel       ()                                                  // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_type_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_cmd_type_s1_agent_rdata_fifo_src_data),     //   input,  width = 34,        in.data
		.in_valid          (cpu_cmd_type_s1_agent_rdata_fifo_src_valid),    //   input,   width = 1,          .valid
		.in_ready          (cpu_cmd_type_s1_agent_rdata_fifo_src_ready),    //  output,   width = 1,          .ready
		.out_data          (cpu_cmd_type_s1_agent_rdata_fifo_out_data),     //  output,  width = 34,       out.data
		.out_valid         (cpu_cmd_type_s1_agent_rdata_fifo_out_valid),    //  output,   width = 1,          .valid
		.out_ready         (cpu_cmd_type_s1_agent_rdata_fifo_out_ready),    //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_cmd_s1_agent (
		.clk                     (clock_in_out_clk_clk),                          //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_cmd_s1_agent_m0_address),                   //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_cmd_s1_agent_m0_burstcount),                //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_cmd_s1_agent_m0_byteenable),                //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_cmd_s1_agent_m0_debugaccess),               //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_cmd_s1_agent_m0_lock),                      //  output,    width = 1,                .lock
		.m0_readdata             (cpu_cmd_s1_agent_m0_readdata),                  //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_cmd_s1_agent_m0_readdatavalid),             //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_cmd_s1_agent_m0_read),                      //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_cmd_s1_agent_m0_waitrequest),               //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_cmd_s1_agent_m0_writedata),                 //  output,   width = 32,                .writedata
		.m0_write                (cpu_cmd_s1_agent_m0_write),                     //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_cmd_s1_agent_rp_endofpacket),               //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_cmd_s1_agent_rp_ready),                     //   input,    width = 1,                .ready
		.rp_valid                (cpu_cmd_s1_agent_rp_valid),                     //  output,    width = 1,                .valid
		.rp_data                 (cpu_cmd_s1_agent_rp_data),                      //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_cmd_s1_agent_rp_startofpacket),             //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                          //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                       //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_cmd_s1_agent_rsp_fifo_out_ready),           //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_cmd_s1_agent_rsp_fifo_out_valid),           //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_cmd_s1_agent_rsp_fifo_out_startofpacket),   //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_cmd_s1_agent_rsp_fifo_out_endofpacket),     //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_cmd_s1_agent_rsp_fifo_out_data),            //   input,  width = 133,                .data
		.rf_source_ready         (cpu_cmd_s1_agent_rf_source_ready),              //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_cmd_s1_agent_rf_source_valid),              //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_cmd_s1_agent_rf_source_startofpacket),      //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_cmd_s1_agent_rf_source_endofpacket),        //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_cmd_s1_agent_rf_source_data),               //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_cmd_s1_agent_rdata_fifo_out_ready),         //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_cmd_s1_agent_rdata_fifo_out_valid),         //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_cmd_s1_agent_rdata_fifo_out_data),          //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_cmd_s1_agent_rdata_fifo_src_ready),         //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_cmd_s1_agent_rdata_fifo_src_valid),         //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_cmd_s1_agent_rdata_fifo_src_data),          //  output,   width = 34,                .data
		.m0_response             (2'b00),                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                           // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_cmd_s1_agent_rf_source_data),               //   input,  width = 133,        in.data
		.in_valid          (cpu_cmd_s1_agent_rf_source_valid),              //   input,    width = 1,          .valid
		.in_ready          (cpu_cmd_s1_agent_rf_source_ready),              //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_cmd_s1_agent_rf_source_startofpacket),      //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_cmd_s1_agent_rf_source_endofpacket),        //   input,    width = 1,          .endofpacket
		.out_data          (cpu_cmd_s1_agent_rsp_fifo_out_data),            //  output,  width = 133,       out.data
		.out_valid         (cpu_cmd_s1_agent_rsp_fifo_out_valid),           //  output,    width = 1,          .valid
		.out_ready         (cpu_cmd_s1_agent_rsp_fifo_out_ready),           //   input,    width = 1,          .ready
		.out_startofpacket (cpu_cmd_s1_agent_rsp_fifo_out_startofpacket),   //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_cmd_s1_agent_rsp_fifo_out_endofpacket),     //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                         // (terminated),                         
		.csr_read          (1'b0),                                          // (terminated),                         
		.csr_write         (1'b0),                                          // (terminated),                         
		.csr_readdata      (),                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                         
		.almost_full_data  (),                                              // (terminated),                         
		.almost_empty_data (),                                              // (terminated),                         
		.in_empty          (1'b0),                                          // (terminated),                         
		.out_empty         (),                                              // (terminated),                         
		.in_error          (1'b0),                                          // (terminated),                         
		.out_error         (),                                              // (terminated),                         
		.in_channel        (1'b0),                                          // (terminated),                         
		.out_channel       ()                                               // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_cmd_s1_agent_rdata_fifo_src_data),          //   input,  width = 34,        in.data
		.in_valid          (cpu_cmd_s1_agent_rdata_fifo_src_valid),         //   input,   width = 1,          .valid
		.in_ready          (cpu_cmd_s1_agent_rdata_fifo_src_ready),         //  output,   width = 1,          .ready
		.out_data          (cpu_cmd_s1_agent_rdata_fifo_out_data),          //  output,  width = 34,       out.data
		.out_valid         (cpu_cmd_s1_agent_rdata_fifo_out_valid),         //  output,   width = 1,          .valid
		.out_ready         (cpu_cmd_s1_agent_rdata_fifo_out_ready),         //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_wr_data_s1_agent (
		.clk                     (clock_in_out_clk_clk),                            //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_wr_data_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_wr_data_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_wr_data_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_wr_data_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_wr_data_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_wr_data_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_wr_data_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_wr_data_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_wr_data_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_wr_data_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_wr_data_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_wr_data_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_wr_data_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_wr_data_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_wr_data_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_wr_data_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                           //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                           //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                            //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                     //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                         //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_wr_data_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_wr_data_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_wr_data_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_wr_data_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_wr_data_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_wr_data_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_wr_data_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_wr_data_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_wr_data_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_wr_data_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_wr_data_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_wr_data_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_wr_data_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_wr_data_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_wr_data_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_wr_data_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                           // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                            // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                             // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_wr_data_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_wr_data_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_wr_data_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_wr_data_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_wr_data_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_wr_data_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_wr_data_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_wr_data_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_wr_data_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_wr_data_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_wr_data_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                           // (terminated),                         
		.csr_read          (1'b0),                                            // (terminated),                         
		.csr_write         (1'b0),                                            // (terminated),                         
		.csr_readdata      (),                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                         
		.almost_full_data  (),                                                // (terminated),                         
		.almost_empty_data (),                                                // (terminated),                         
		.in_empty          (1'b0),                                            // (terminated),                         
		.out_empty         (),                                                // (terminated),                         
		.in_error          (1'b0),                                            // (terminated),                         
		.out_error         (),                                                // (terminated),                         
		.in_channel        (1'b0),                                            // (terminated),                         
		.out_channel       ()                                                 // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_wr_data_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_wr_data_s1_agent_rdata_fifo_src_data),      //   input,  width = 34,        in.data
		.in_valid          (cpu_wr_data_s1_agent_rdata_fifo_src_valid),     //   input,   width = 1,          .valid
		.in_ready          (cpu_wr_data_s1_agent_rdata_fifo_src_ready),     //  output,   width = 1,          .ready
		.out_data          (cpu_wr_data_s1_agent_rdata_fifo_out_data),      //  output,  width = 34,       out.data
		.out_valid         (cpu_wr_data_s1_agent_rdata_fifo_out_valid),     //  output,   width = 1,          .valid
		.out_ready         (cpu_wr_data_s1_agent_rdata_fifo_out_ready),     //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_cmd_start_s1_agent (
		.clk                     (clock_in_out_clk_clk),                              //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_cmd_start_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_cmd_start_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_cmd_start_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_cmd_start_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_cmd_start_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_cmd_start_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_cmd_start_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_cmd_start_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_cmd_start_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_cmd_start_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_cmd_start_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_cmd_start_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_cmd_start_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_cmd_start_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_cmd_start_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_cmd_start_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                             //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                             //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_003_src_data),                              //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                     //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                       //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                           //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_cmd_start_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_cmd_start_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_cmd_start_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_cmd_start_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_cmd_start_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_cmd_start_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_cmd_start_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_cmd_start_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_cmd_start_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_cmd_start_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_cmd_start_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_cmd_start_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_cmd_start_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_cmd_start_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_cmd_start_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_cmd_start_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                             // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                              // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                               // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_start_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_cmd_start_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_cmd_start_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_cmd_start_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_cmd_start_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_cmd_start_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_cmd_start_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_cmd_start_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_cmd_start_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_cmd_start_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_cmd_start_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                             // (terminated),                         
		.csr_read          (1'b0),                                              // (terminated),                         
		.csr_write         (1'b0),                                              // (terminated),                         
		.csr_readdata      (),                                                  // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                         
		.almost_full_data  (),                                                  // (terminated),                         
		.almost_empty_data (),                                                  // (terminated),                         
		.in_empty          (1'b0),                                              // (terminated),                         
		.out_empty         (),                                                  // (terminated),                         
		.in_error          (1'b0),                                              // (terminated),                         
		.out_error         (),                                                  // (terminated),                         
		.in_channel        (1'b0),                                              // (terminated),                         
		.out_channel       ()                                                   // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_start_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_cmd_start_s1_agent_rdata_fifo_src_data),    //   input,  width = 34,        in.data
		.in_valid          (cpu_cmd_start_s1_agent_rdata_fifo_src_valid),   //   input,   width = 1,          .valid
		.in_ready          (cpu_cmd_start_s1_agent_rdata_fifo_src_ready),   //  output,   width = 1,          .ready
		.out_data          (cpu_cmd_start_s1_agent_rdata_fifo_out_data),    //  output,  width = 34,       out.data
		.out_valid         (cpu_cmd_start_s1_agent_rdata_fifo_out_valid),   //  output,   width = 1,          .valid
		.out_ready         (cpu_cmd_start_s1_agent_rdata_fifo_out_ready),   //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_cmd_complete_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_cmd_complete_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_cmd_complete_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_cmd_complete_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_cmd_complete_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_cmd_complete_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_cmd_complete_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_cmd_complete_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_cmd_complete_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_cmd_complete_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_cmd_complete_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_cmd_complete_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_cmd_complete_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_cmd_complete_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_cmd_complete_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_cmd_complete_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_cmd_complete_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_004_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_cmd_complete_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_cmd_complete_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_cmd_complete_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_cmd_complete_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_cmd_complete_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_cmd_complete_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_cmd_complete_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_cmd_complete_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_cmd_complete_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_cmd_complete_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_cmd_complete_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_cmd_complete_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_cmd_complete_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_cmd_complete_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_cmd_complete_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_cmd_complete_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_complete_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_cmd_complete_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_cmd_complete_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_cmd_complete_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_cmd_complete_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_cmd_complete_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_cmd_complete_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_cmd_complete_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_cmd_complete_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_cmd_complete_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_cmd_complete_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_cmd_complete_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_cmd_complete_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_cmd_complete_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_cmd_complete_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_cmd_complete_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_cmd_complete_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_cmd_complete_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_rd_data_s1_agent (
		.clk                     (clock_in_out_clk_clk),                            //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_rd_data_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_rd_data_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_rd_data_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_rd_data_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_rd_data_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_rd_data_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_rd_data_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_rd_data_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_rd_data_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_rd_data_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_rd_data_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_rd_data_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_rd_data_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_rd_data_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_rd_data_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_rd_data_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                           //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                           //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_005_src_data),                            //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                     //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                         //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_rd_data_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_rd_data_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_rd_data_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_rd_data_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_rd_data_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_rd_data_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_rd_data_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_rd_data_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_rd_data_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_rd_data_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_rd_data_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_rd_data_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_rd_data_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_rd_data_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_rd_data_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_rd_data_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                           // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                            // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                             // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_rd_data_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_rd_data_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_rd_data_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_rd_data_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_rd_data_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_rd_data_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_rd_data_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_rd_data_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_rd_data_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_rd_data_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_rd_data_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                           // (terminated),                         
		.csr_read          (1'b0),                                            // (terminated),                         
		.csr_write         (1'b0),                                            // (terminated),                         
		.csr_readdata      (),                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                         
		.almost_full_data  (),                                                // (terminated),                         
		.almost_empty_data (),                                                // (terminated),                         
		.in_empty          (1'b0),                                            // (terminated),                         
		.out_empty         (),                                                // (terminated),                         
		.in_error          (1'b0),                                            // (terminated),                         
		.out_error         (),                                                // (terminated),                         
		.in_channel        (1'b0),                                            // (terminated),                         
		.out_channel       ()                                                 // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_rd_data_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_rd_data_s1_agent_rdata_fifo_src_data),      //   input,  width = 34,        in.data
		.in_valid          (cpu_rd_data_s1_agent_rdata_fifo_src_valid),     //   input,   width = 1,          .valid
		.in_ready          (cpu_rd_data_s1_agent_rdata_fifo_src_ready),     //  output,   width = 1,          .ready
		.out_data          (cpu_rd_data_s1_agent_rdata_fifo_out_data),      //  output,  width = 34,       out.data
		.out_valid         (cpu_rd_data_s1_agent_rdata_fifo_out_valid),     //  output,   width = 1,          .valid
		.out_ready         (cpu_rd_data_s1_agent_rdata_fifo_out_ready),     //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) dmem_s1_agent (
		.clk                     (clock_in_out_clk_clk),                          //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (dmem_s1_agent_m0_address),                      //  output,   width = 32,              m0.address
		.m0_burstcount           (dmem_s1_agent_m0_burstcount),                   //  output,    width = 3,                .burstcount
		.m0_byteenable           (dmem_s1_agent_m0_byteenable),                   //  output,    width = 4,                .byteenable
		.m0_debugaccess          (dmem_s1_agent_m0_debugaccess),                  //  output,    width = 1,                .debugaccess
		.m0_lock                 (dmem_s1_agent_m0_lock),                         //  output,    width = 1,                .lock
		.m0_readdata             (dmem_s1_agent_m0_readdata),                     //   input,   width = 32,                .readdata
		.m0_readdatavalid        (dmem_s1_agent_m0_readdatavalid),                //   input,    width = 1,                .readdatavalid
		.m0_read                 (dmem_s1_agent_m0_read),                         //  output,    width = 1,                .read
		.m0_waitrequest          (dmem_s1_agent_m0_waitrequest),                  //   input,    width = 1,                .waitrequest
		.m0_writedata            (dmem_s1_agent_m0_writedata),                    //  output,   width = 32,                .writedata
		.m0_write                (dmem_s1_agent_m0_write),                        //  output,    width = 1,                .write
		.rp_endofpacket          (dmem_s1_agent_rp_endofpacket),                  //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dmem_s1_agent_rp_ready),                        //   input,    width = 1,                .ready
		.rp_valid                (dmem_s1_agent_rp_valid),                        //  output,    width = 1,                .valid
		.rp_data                 (dmem_s1_agent_rp_data),                         //  output,  width = 132,                .data
		.rp_startofpacket        (dmem_s1_agent_rp_startofpacket),                //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_006_src_data),                          //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                       //   input,   width = 71,                .channel
		.rf_sink_ready           (dmem_s1_agent_rsp_fifo_out_ready),              //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dmem_s1_agent_rsp_fifo_out_valid),              //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dmem_s1_agent_rsp_fifo_out_startofpacket),      //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dmem_s1_agent_rsp_fifo_out_endofpacket),        //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dmem_s1_agent_rsp_fifo_out_data),               //   input,  width = 133,                .data
		.rf_source_ready         (dmem_s1_agent_rf_source_ready),                 //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dmem_s1_agent_rf_source_valid),                 //  output,    width = 1,                .valid
		.rf_source_startofpacket (dmem_s1_agent_rf_source_startofpacket),         //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dmem_s1_agent_rf_source_endofpacket),           //  output,    width = 1,                .endofpacket
		.rf_source_data          (dmem_s1_agent_rf_source_data),                  //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (dmem_s1_agent_rdata_fifo_out_ready),            //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dmem_s1_agent_rdata_fifo_out_valid),            //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dmem_s1_agent_rdata_fifo_out_data),             //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (dmem_s1_agent_rdata_fifo_src_ready),            //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dmem_s1_agent_rdata_fifo_src_valid),            //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dmem_s1_agent_rdata_fifo_src_data),             //  output,   width = 34,                .data
		.m0_response             (2'b00),                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                           // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) dmem_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (dmem_s1_agent_rf_source_data),                  //   input,  width = 133,        in.data
		.in_valid          (dmem_s1_agent_rf_source_valid),                 //   input,    width = 1,          .valid
		.in_ready          (dmem_s1_agent_rf_source_ready),                 //  output,    width = 1,          .ready
		.in_startofpacket  (dmem_s1_agent_rf_source_startofpacket),         //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dmem_s1_agent_rf_source_endofpacket),           //   input,    width = 1,          .endofpacket
		.out_data          (dmem_s1_agent_rsp_fifo_out_data),               //  output,  width = 133,       out.data
		.out_valid         (dmem_s1_agent_rsp_fifo_out_valid),              //  output,    width = 1,          .valid
		.out_ready         (dmem_s1_agent_rsp_fifo_out_ready),              //   input,    width = 1,          .ready
		.out_startofpacket (dmem_s1_agent_rsp_fifo_out_startofpacket),      //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dmem_s1_agent_rsp_fifo_out_endofpacket),        //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                         // (terminated),                         
		.csr_read          (1'b0),                                          // (terminated),                         
		.csr_write         (1'b0),                                          // (terminated),                         
		.csr_readdata      (),                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                         
		.almost_full_data  (),                                              // (terminated),                         
		.almost_empty_data (),                                              // (terminated),                         
		.in_empty          (1'b0),                                          // (terminated),                         
		.out_empty         (),                                              // (terminated),                         
		.in_error          (1'b0),                                          // (terminated),                         
		.out_error         (),                                              // (terminated),                         
		.in_channel        (1'b0),                                          // (terminated),                         
		.out_channel       ()                                               // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) dmem_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (dmem_s1_agent_rdata_fifo_src_data),             //   input,  width = 34,        in.data
		.in_valid          (dmem_s1_agent_rdata_fifo_src_valid),            //   input,   width = 1,          .valid
		.in_ready          (dmem_s1_agent_rdata_fifo_src_ready),            //  output,   width = 1,          .ready
		.out_data          (dmem_s1_agent_rdata_fifo_out_data),             //  output,  width = 34,       out.data
		.out_valid         (dmem_s1_agent_rdata_fifo_out_valid),            //  output,   width = 1,          .valid
		.out_ready         (dmem_s1_agent_rdata_fifo_out_ready),            //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_reconfig_avalon_anti_master_0_agent (
		.clk                     (clock_in_out_clk_clk),                                               //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_reconfig_avalon_anti_master_0_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_reconfig_avalon_anti_master_0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_reconfig_avalon_anti_master_0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_reconfig_avalon_anti_master_0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_reconfig_avalon_anti_master_0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_reconfig_avalon_anti_master_0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_reconfig_avalon_anti_master_0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_reconfig_avalon_anti_master_0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_reconfig_avalon_anti_master_0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_reconfig_avalon_anti_master_0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_reconfig_avalon_anti_master_0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_reconfig_avalon_anti_master_0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_reconfig_avalon_anti_master_0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_reconfig_avalon_anti_master_0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_reconfig_avalon_anti_master_0_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_reconfig_avalon_anti_master_0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                                              //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                                              //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_007_src_data),                                               //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),                                      //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),                                        //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                                            //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_reconfig_avalon_anti_master_0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_reconfig_avalon_anti_master_0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_reconfig_avalon_anti_master_0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_reconfig_avalon_anti_master_0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_reconfig_avalon_anti_master_0_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                              // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                               // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_reconfig_avalon_anti_master_0_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_reconfig_avalon_anti_master_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_reconfig_avalon_anti_master_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_reconfig_avalon_anti_master_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_reconfig_avalon_anti_master_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_reconfig_avalon_anti_master_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                              // (terminated),                         
		.csr_read          (1'b0),                                                               // (terminated),                         
		.csr_write         (1'b0),                                                               // (terminated),                         
		.csr_readdata      (),                                                                   // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                               // (terminated),                         
		.almost_full_data  (),                                                                   // (terminated),                         
		.almost_empty_data (),                                                                   // (terminated),                         
		.in_empty          (1'b0),                                                               // (terminated),                         
		.out_empty         (),                                                                   // (terminated),                         
		.in_error          (1'b0),                                                               // (terminated),                         
		.out_error         (),                                                                   // (terminated),                         
		.in_channel        (1'b0),                                                               // (terminated),                         
		.out_channel       ()                                                                    // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                         //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),                //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_reconfig_avalon_anti_master_0_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                        // (terminated),                        
		.csr_read          (1'b0),                                                         // (terminated),                        
		.csr_write         (1'b0),                                                         // (terminated),                        
		.csr_readdata      (),                                                             // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated),                        
		.almost_full_data  (),                                                             // (terminated),                        
		.almost_empty_data (),                                                             // (terminated),                        
		.in_startofpacket  (1'b0),                                                         // (terminated),                        
		.in_endofpacket    (1'b0),                                                         // (terminated),                        
		.out_startofpacket (),                                                             // (terminated),                        
		.out_endofpacket   (),                                                             // (terminated),                        
		.in_empty          (1'b0),                                                         // (terminated),                        
		.out_empty         (),                                                             // (terminated),                        
		.in_error          (1'b0),                                                         // (terminated),                        
		.out_error         (),                                                             // (terminated),                        
		.in_channel        (1'b0),                                                         // (terminated),                        
		.out_channel       ()                                                              // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) jtag_uart_0_avalon_jtag_slave_agent (
		.clk                     (clock_in_out_clk_clk),                                           //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),                  //   input,    width = 1,       clk_reset.reset
		.m0_address              (jtag_uart_0_avalon_jtag_slave_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (jtag_uart_0_avalon_jtag_slave_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (jtag_uart_0_avalon_jtag_slave_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (jtag_uart_0_avalon_jtag_slave_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (jtag_uart_0_avalon_jtag_slave_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (jtag_uart_0_avalon_jtag_slave_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (jtag_uart_0_avalon_jtag_slave_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (jtag_uart_0_avalon_jtag_slave_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (jtag_uart_0_avalon_jtag_slave_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (jtag_uart_0_avalon_jtag_slave_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (jtag_uart_0_avalon_jtag_slave_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (jtag_uart_0_avalon_jtag_slave_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                                          //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                                          //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_008_src_data),                                           //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                                  //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                                    //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                                        //   input,   width = 71,                .channel
		.rf_sink_ready           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                          // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                           // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                            // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                           //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.in_data           (jtag_uart_0_avalon_jtag_slave_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (jtag_uart_0_avalon_jtag_slave_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (jtag_uart_0_avalon_jtag_slave_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (jtag_uart_0_avalon_jtag_slave_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                          // (terminated),                         
		.csr_read          (1'b0),                                                           // (terminated),                         
		.csr_write         (1'b0),                                                           // (terminated),                         
		.csr_readdata      (),                                                               // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                           // (terminated),                         
		.almost_full_data  (),                                                               // (terminated),                         
		.almost_empty_data (),                                                               // (terminated),                         
		.in_empty          (1'b0),                                                           // (terminated),                         
		.out_empty         (),                                                               // (terminated),                         
		.in_error          (1'b0),                                                           // (terminated),                         
		.out_error         (),                                                               // (terminated),                         
		.in_channel        (1'b0),                                                           // (terminated),                         
		.out_channel       ()                                                                // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,   width = 1, clk_reset.reset
		.in_data           (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                    // (terminated),                        
		.csr_read          (1'b0),                                                     // (terminated),                        
		.csr_write         (1'b0),                                                     // (terminated),                        
		.csr_readdata      (),                                                         // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                        
		.almost_full_data  (),                                                         // (terminated),                        
		.almost_empty_data (),                                                         // (terminated),                        
		.in_startofpacket  (1'b0),                                                     // (terminated),                        
		.in_endofpacket    (1'b0),                                                     // (terminated),                        
		.out_startofpacket (),                                                         // (terminated),                        
		.out_endofpacket   (),                                                         // (terminated),                        
		.in_empty          (1'b0),                                                     // (terminated),                        
		.out_empty         (),                                                         // (terminated),                        
		.in_error          (1'b0),                                                     // (terminated),                        
		.out_error         (),                                                         // (terminated),                        
		.in_channel        (1'b0),                                                     // (terminated),                        
		.out_channel       ()                                                          // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) timer_0_s1_agent (
		.clk                     (clock_in_out_clk_clk),                          //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (timer_0_s1_agent_m0_address),                   //  output,   width = 32,              m0.address
		.m0_burstcount           (timer_0_s1_agent_m0_burstcount),                //  output,    width = 3,                .burstcount
		.m0_byteenable           (timer_0_s1_agent_m0_byteenable),                //  output,    width = 4,                .byteenable
		.m0_debugaccess          (timer_0_s1_agent_m0_debugaccess),               //  output,    width = 1,                .debugaccess
		.m0_lock                 (timer_0_s1_agent_m0_lock),                      //  output,    width = 1,                .lock
		.m0_readdata             (timer_0_s1_agent_m0_readdata),                  //   input,   width = 32,                .readdata
		.m0_readdatavalid        (timer_0_s1_agent_m0_readdatavalid),             //   input,    width = 1,                .readdatavalid
		.m0_read                 (timer_0_s1_agent_m0_read),                      //  output,    width = 1,                .read
		.m0_waitrequest          (timer_0_s1_agent_m0_waitrequest),               //   input,    width = 1,                .waitrequest
		.m0_writedata            (timer_0_s1_agent_m0_writedata),                 //  output,   width = 32,                .writedata
		.m0_write                (timer_0_s1_agent_m0_write),                     //  output,    width = 1,                .write
		.rp_endofpacket          (timer_0_s1_agent_rp_endofpacket),               //  output,    width = 1,              rp.endofpacket
		.rp_ready                (timer_0_s1_agent_rp_ready),                     //   input,    width = 1,                .ready
		.rp_valid                (timer_0_s1_agent_rp_valid),                     //  output,    width = 1,                .valid
		.rp_data                 (timer_0_s1_agent_rp_data),                      //  output,  width = 132,                .data
		.rp_startofpacket        (timer_0_s1_agent_rp_startofpacket),             //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_009_src_data),                          //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                       //   input,   width = 71,                .channel
		.rf_sink_ready           (timer_0_s1_agent_rsp_fifo_out_ready),           //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (timer_0_s1_agent_rsp_fifo_out_valid),           //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (timer_0_s1_agent_rsp_fifo_out_startofpacket),   //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (timer_0_s1_agent_rsp_fifo_out_endofpacket),     //   input,    width = 1,                .endofpacket
		.rf_sink_data            (timer_0_s1_agent_rsp_fifo_out_data),            //   input,  width = 133,                .data
		.rf_source_ready         (timer_0_s1_agent_rf_source_ready),              //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (timer_0_s1_agent_rf_source_valid),              //  output,    width = 1,                .valid
		.rf_source_startofpacket (timer_0_s1_agent_rf_source_startofpacket),      //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (timer_0_s1_agent_rf_source_endofpacket),        //  output,    width = 1,                .endofpacket
		.rf_source_data          (timer_0_s1_agent_rf_source_data),               //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (timer_0_s1_agent_rdata_fifo_out_ready),         //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (timer_0_s1_agent_rdata_fifo_out_valid),         //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (timer_0_s1_agent_rdata_fifo_out_data),          //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (timer_0_s1_agent_rdata_fifo_src_ready),         //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_0_s1_agent_rdata_fifo_src_valid),         //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (timer_0_s1_agent_rdata_fifo_src_data),          //  output,   width = 34,                .data
		.m0_response             (2'b00),                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                           // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) timer_0_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (timer_0_s1_agent_rf_source_data),               //   input,  width = 133,        in.data
		.in_valid          (timer_0_s1_agent_rf_source_valid),              //   input,    width = 1,          .valid
		.in_ready          (timer_0_s1_agent_rf_source_ready),              //  output,    width = 1,          .ready
		.in_startofpacket  (timer_0_s1_agent_rf_source_startofpacket),      //   input,    width = 1,          .startofpacket
		.in_endofpacket    (timer_0_s1_agent_rf_source_endofpacket),        //   input,    width = 1,          .endofpacket
		.out_data          (timer_0_s1_agent_rsp_fifo_out_data),            //  output,  width = 133,       out.data
		.out_valid         (timer_0_s1_agent_rsp_fifo_out_valid),           //  output,    width = 1,          .valid
		.out_ready         (timer_0_s1_agent_rsp_fifo_out_ready),           //   input,    width = 1,          .ready
		.out_startofpacket (timer_0_s1_agent_rsp_fifo_out_startofpacket),   //  output,    width = 1,          .startofpacket
		.out_endofpacket   (timer_0_s1_agent_rsp_fifo_out_endofpacket),     //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                         // (terminated),                         
		.csr_read          (1'b0),                                          // (terminated),                         
		.csr_write         (1'b0),                                          // (terminated),                         
		.csr_readdata      (),                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                         
		.almost_full_data  (),                                              // (terminated),                         
		.almost_empty_data (),                                              // (terminated),                         
		.in_empty          (1'b0),                                          // (terminated),                         
		.out_empty         (),                                              // (terminated),                         
		.in_error          (1'b0),                                          // (terminated),                         
		.out_error         (),                                              // (terminated),                         
		.in_channel        (1'b0),                                          // (terminated),                         
		.out_channel       ()                                               // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) timer_0_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (timer_0_s1_agent_rdata_fifo_src_data),          //   input,  width = 34,        in.data
		.in_valid          (timer_0_s1_agent_rdata_fifo_src_valid),         //   input,   width = 1,          .valid
		.in_ready          (timer_0_s1_agent_rdata_fifo_src_ready),         //  output,   width = 1,          .ready
		.out_data          (timer_0_s1_agent_rdata_fifo_out_data),          //  output,  width = 34,       out.data
		.out_valid         (timer_0_s1_agent_rdata_fifo_out_valid),         //  output,   width = 1,          .valid
		.out_ready         (timer_0_s1_agent_rdata_fifo_out_ready),         //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) timer_1_s1_agent (
		.clk                     (clock_in_out_clk_clk),                          //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (timer_1_s1_agent_m0_address),                   //  output,   width = 32,              m0.address
		.m0_burstcount           (timer_1_s1_agent_m0_burstcount),                //  output,    width = 3,                .burstcount
		.m0_byteenable           (timer_1_s1_agent_m0_byteenable),                //  output,    width = 4,                .byteenable
		.m0_debugaccess          (timer_1_s1_agent_m0_debugaccess),               //  output,    width = 1,                .debugaccess
		.m0_lock                 (timer_1_s1_agent_m0_lock),                      //  output,    width = 1,                .lock
		.m0_readdata             (timer_1_s1_agent_m0_readdata),                  //   input,   width = 32,                .readdata
		.m0_readdatavalid        (timer_1_s1_agent_m0_readdatavalid),             //   input,    width = 1,                .readdatavalid
		.m0_read                 (timer_1_s1_agent_m0_read),                      //  output,    width = 1,                .read
		.m0_waitrequest          (timer_1_s1_agent_m0_waitrequest),               //   input,    width = 1,                .waitrequest
		.m0_writedata            (timer_1_s1_agent_m0_writedata),                 //  output,   width = 32,                .writedata
		.m0_write                (timer_1_s1_agent_m0_write),                     //  output,    width = 1,                .write
		.rp_endofpacket          (timer_1_s1_agent_rp_endofpacket),               //  output,    width = 1,              rp.endofpacket
		.rp_ready                (timer_1_s1_agent_rp_ready),                     //   input,    width = 1,                .ready
		.rp_valid                (timer_1_s1_agent_rp_valid),                     //  output,    width = 1,                .valid
		.rp_data                 (timer_1_s1_agent_rp_data),                      //  output,  width = 132,                .data
		.rp_startofpacket        (timer_1_s1_agent_rp_startofpacket),             //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_010_src_ready),                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_010_src_valid),                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_010_src_data),                          //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_010_src_startofpacket),                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_010_src_endofpacket),                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_010_src_channel),                       //   input,   width = 71,                .channel
		.rf_sink_ready           (timer_1_s1_agent_rsp_fifo_out_ready),           //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (timer_1_s1_agent_rsp_fifo_out_valid),           //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (timer_1_s1_agent_rsp_fifo_out_startofpacket),   //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (timer_1_s1_agent_rsp_fifo_out_endofpacket),     //   input,    width = 1,                .endofpacket
		.rf_sink_data            (timer_1_s1_agent_rsp_fifo_out_data),            //   input,  width = 133,                .data
		.rf_source_ready         (timer_1_s1_agent_rf_source_ready),              //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (timer_1_s1_agent_rf_source_valid),              //  output,    width = 1,                .valid
		.rf_source_startofpacket (timer_1_s1_agent_rf_source_startofpacket),      //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (timer_1_s1_agent_rf_source_endofpacket),        //  output,    width = 1,                .endofpacket
		.rf_source_data          (timer_1_s1_agent_rf_source_data),               //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (timer_1_s1_agent_rdata_fifo_out_ready),         //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (timer_1_s1_agent_rdata_fifo_out_valid),         //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (timer_1_s1_agent_rdata_fifo_out_data),          //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (timer_1_s1_agent_rdata_fifo_src_ready),         //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (timer_1_s1_agent_rdata_fifo_src_valid),         //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (timer_1_s1_agent_rdata_fifo_src_data),          //  output,   width = 34,                .data
		.m0_response             (2'b00),                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                           // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) timer_1_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (timer_1_s1_agent_rf_source_data),               //   input,  width = 133,        in.data
		.in_valid          (timer_1_s1_agent_rf_source_valid),              //   input,    width = 1,          .valid
		.in_ready          (timer_1_s1_agent_rf_source_ready),              //  output,    width = 1,          .ready
		.in_startofpacket  (timer_1_s1_agent_rf_source_startofpacket),      //   input,    width = 1,          .startofpacket
		.in_endofpacket    (timer_1_s1_agent_rf_source_endofpacket),        //   input,    width = 1,          .endofpacket
		.out_data          (timer_1_s1_agent_rsp_fifo_out_data),            //  output,  width = 133,       out.data
		.out_valid         (timer_1_s1_agent_rsp_fifo_out_valid),           //  output,    width = 1,          .valid
		.out_ready         (timer_1_s1_agent_rsp_fifo_out_ready),           //   input,    width = 1,          .ready
		.out_startofpacket (timer_1_s1_agent_rsp_fifo_out_startofpacket),   //  output,    width = 1,          .startofpacket
		.out_endofpacket   (timer_1_s1_agent_rsp_fifo_out_endofpacket),     //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                         // (terminated),                         
		.csr_read          (1'b0),                                          // (terminated),                         
		.csr_write         (1'b0),                                          // (terminated),                         
		.csr_readdata      (),                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                         
		.almost_full_data  (),                                              // (terminated),                         
		.almost_empty_data (),                                              // (terminated),                         
		.in_empty          (1'b0),                                          // (terminated),                         
		.out_empty         (),                                              // (terminated),                         
		.in_error          (1'b0),                                          // (terminated),                         
		.out_error         (),                                              // (terminated),                         
		.in_channel        (1'b0),                                          // (terminated),                         
		.out_channel       ()                                               // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) timer_1_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                          //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (timer_1_s1_agent_rdata_fifo_src_data),          //   input,  width = 34,        in.data
		.in_valid          (timer_1_s1_agent_rdata_fifo_src_valid),         //   input,   width = 1,          .valid
		.in_ready          (timer_1_s1_agent_rdata_fifo_src_ready),         //  output,   width = 1,          .ready
		.out_data          (timer_1_s1_agent_rdata_fifo_out_data),          //  output,  width = 34,       out.data
		.out_valid         (timer_1_s1_agent_rdata_fifo_out_valid),         //  output,   width = 1,          .valid
		.out_ready         (timer_1_s1_agent_rdata_fifo_out_ready),         //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p0_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p0_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p0_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p0_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p0_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p0_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p0_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p0_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p0_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p0_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p0_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p0_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p0_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p0_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p0_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p0_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p0_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_011_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_011_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_011_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_011_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_011_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_011_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p0_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p0_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p0_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p0_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p0_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p0_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p0_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p0_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p0_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p0_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p0_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p0_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p0_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p0_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p0_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p0_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p0_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p0_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p0_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p0_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p0_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p0_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p0_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p0_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p0_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p0_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p0_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p0_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p0_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p0_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p0_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p0_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p0_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p0_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p0_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p0_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p0_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p0_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p0_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p0_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p0_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p0_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_012_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_012_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_012_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_012_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_012_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_012_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p0_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p0_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p0_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p0_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p0_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p0_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p0_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p0_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p0_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p0_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p0_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p0_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p0_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p0_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p0_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p0_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p0_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p0_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p0_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p0_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p0_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p0_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p0_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p0_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p0_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p0_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p0_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p0_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p0_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p0_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p0_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_013_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_013_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_013_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_013_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_013_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_013_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p0_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p0_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p0_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p0_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p0_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p0_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p0_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p0_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p0_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p0_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p0_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p0_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p0_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p0_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p0_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p0_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p0_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p0_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p0_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p0_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p0_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p0_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p0_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p0_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p0_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p0_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p0_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p0_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p0_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p0_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p0_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p0_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p0_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p0_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p1_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p1_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p1_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p1_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p1_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p1_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p1_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p1_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p1_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p1_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p1_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p1_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p1_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p1_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p1_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p1_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p1_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_014_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_014_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_014_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_014_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_014_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_014_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p1_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p1_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p1_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p1_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p1_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p1_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p1_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p1_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p1_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p1_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p1_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p1_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p1_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p1_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p1_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p1_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p1_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p1_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p1_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p1_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p1_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p1_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p1_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p1_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p1_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p1_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p1_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p1_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p1_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p1_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p1_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p1_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p1_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p1_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p1_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p1_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p1_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p1_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p1_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p1_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p1_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p1_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_015_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_015_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_015_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_015_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_015_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_015_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p1_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p1_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p1_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p1_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p1_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p1_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p1_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p1_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p1_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p1_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p1_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p1_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p1_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p1_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p1_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p1_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p1_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p1_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p1_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p1_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p1_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p1_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p1_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p1_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p1_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p1_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p1_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p1_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p1_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p1_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p1_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_016_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_016_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_016_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_016_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_016_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_016_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p1_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p1_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p1_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p1_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p1_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p1_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p1_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p1_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p1_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p1_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p1_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p1_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p1_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p1_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p1_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p1_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p1_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p1_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p1_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p1_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p1_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p1_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p1_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p1_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p1_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p1_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p1_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p1_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p1_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p1_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p1_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p1_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p1_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p1_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p2_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p2_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p2_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p2_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p2_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p2_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p2_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p2_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p2_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p2_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p2_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p2_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p2_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p2_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p2_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p2_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p2_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_017_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_017_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_017_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_017_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_017_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_017_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p2_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p2_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p2_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p2_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p2_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p2_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p2_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p2_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p2_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p2_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p2_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p2_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p2_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p2_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p2_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p2_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p2_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p2_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p2_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p2_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p2_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p2_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p2_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p2_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p2_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p2_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p2_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p2_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p2_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p2_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p2_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p2_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p2_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p2_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p2_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p2_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p2_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p2_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p2_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p2_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p2_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p2_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_018_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_018_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_018_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_018_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_018_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_018_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p2_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p2_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p2_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p2_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p2_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p2_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p2_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p2_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p2_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p2_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p2_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p2_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p2_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p2_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p2_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p2_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p2_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p2_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p2_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p2_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p2_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p2_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p2_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p2_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p2_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p2_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p2_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p2_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p2_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p2_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p2_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_019_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_019_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_019_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_019_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_019_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_019_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p2_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p2_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p2_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p2_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p2_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p2_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p2_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p2_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p2_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p2_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p2_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p2_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p2_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p2_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p2_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p2_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p2_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p2_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p2_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p2_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p2_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p2_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p2_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p2_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p2_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p2_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p2_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p2_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p2_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p2_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p2_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p2_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p2_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p2_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p3_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p3_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p3_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p3_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p3_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p3_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p3_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p3_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p3_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p3_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p3_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p3_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p3_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p3_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p3_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p3_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p3_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_020_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_020_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_020_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_020_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_020_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_020_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p3_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p3_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p3_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p3_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p3_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p3_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p3_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p3_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p3_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p3_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p3_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p3_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p3_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p3_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p3_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p3_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p3_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p3_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p3_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p3_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p3_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p3_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p3_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p3_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p3_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p3_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p3_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p3_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p3_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p3_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p3_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p3_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p3_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p3_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p3_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p3_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p3_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p3_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p3_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p3_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p3_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p3_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_021_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_021_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_021_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_021_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_021_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_021_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p3_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p3_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p3_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p3_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p3_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p3_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p3_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p3_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p3_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p3_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p3_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p3_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p3_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p3_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p3_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p3_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p3_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p3_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p3_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p3_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p3_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p3_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p3_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p3_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p3_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p3_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p3_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p3_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p3_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p3_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p3_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_022_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_022_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_022_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_022_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_022_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_022_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p3_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p3_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p3_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p3_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p3_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p3_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p3_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p3_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p3_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p3_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p3_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p3_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p3_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p3_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p3_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p3_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p3_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p3_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p3_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p3_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p3_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p3_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p3_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p3_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p3_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p3_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p3_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p3_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p3_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p3_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p3_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p3_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p3_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p3_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p4_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p4_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p4_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p4_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p4_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p4_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p4_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p4_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p4_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p4_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p4_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p4_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p4_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p4_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p4_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p4_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p4_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_023_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_023_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_023_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_023_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_023_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_023_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p4_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p4_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p4_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p4_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p4_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p4_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p4_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p4_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p4_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p4_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p4_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p4_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p4_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p4_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p4_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p4_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p4_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p4_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p4_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p4_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p4_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p4_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p4_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p4_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p4_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p4_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p4_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p4_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p4_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p4_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p4_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p4_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p4_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p4_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p4_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p4_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p4_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p4_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p4_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p4_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p4_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p4_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_024_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_024_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_024_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_024_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_024_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_024_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p4_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p4_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p4_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p4_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p4_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p4_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p4_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p4_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p4_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p4_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p4_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p4_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p4_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p4_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p4_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p4_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p4_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p4_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p4_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p4_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p4_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p4_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p4_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p4_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p4_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p4_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p4_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p4_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p4_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p4_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p4_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_025_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_025_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_025_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_025_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_025_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_025_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p4_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p4_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p4_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p4_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p4_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p4_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p4_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p4_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p4_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p4_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p4_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p4_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p4_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p4_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p4_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p4_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p4_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p4_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p4_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p4_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p4_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p4_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p4_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p4_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p4_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p4_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p4_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p4_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p4_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p4_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p4_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p4_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p4_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p4_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p5_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p5_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p5_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p5_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p5_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p5_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p5_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p5_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p5_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p5_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p5_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p5_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p5_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p5_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p5_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p5_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p5_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_026_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_026_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_026_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_026_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_026_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_026_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p5_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p5_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p5_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p5_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p5_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p5_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p5_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p5_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p5_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p5_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p5_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p5_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p5_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p5_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p5_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p5_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p5_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p5_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p5_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p5_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p5_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p5_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p5_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p5_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p5_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p5_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p5_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p5_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p5_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p5_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p5_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p5_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p5_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p5_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p5_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p5_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p5_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p5_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p5_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p5_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p5_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p5_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_027_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_027_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_027_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_027_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_027_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_027_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p5_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p5_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p5_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p5_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p5_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p5_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p5_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p5_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p5_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p5_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p5_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p5_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p5_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p5_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p5_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p5_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p5_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p5_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p5_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p5_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p5_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p5_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p5_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p5_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p5_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p5_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p5_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p5_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p5_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p5_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p5_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_028_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_028_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_028_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_028_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_028_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_028_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p5_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p5_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p5_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p5_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p5_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p5_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p5_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p5_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p5_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p5_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p5_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p5_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p5_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p5_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p5_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p5_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p5_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p5_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p5_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p5_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p5_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p5_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p5_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p5_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p5_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p5_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p5_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p5_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p5_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p5_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p5_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p5_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p5_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p5_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p6_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p6_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p6_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p6_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p6_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p6_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p6_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p6_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p6_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p6_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p6_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p6_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p6_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p6_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p6_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p6_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p6_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_029_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_029_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_029_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_029_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_029_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_029_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p6_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p6_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p6_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p6_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p6_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p6_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p6_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p6_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p6_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p6_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p6_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p6_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p6_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p6_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p6_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p6_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p6_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p6_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p6_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p6_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p6_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p6_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p6_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p6_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p6_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p6_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p6_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p6_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p6_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p6_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p6_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p6_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p6_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p6_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p6_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p6_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p6_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p6_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p6_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p6_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p6_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p6_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_030_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_030_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_030_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_030_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_030_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_030_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p6_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p6_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p6_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p6_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p6_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p6_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p6_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p6_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p6_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p6_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p6_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p6_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p6_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p6_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p6_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p6_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p6_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p6_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p6_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p6_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p6_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p6_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p6_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p6_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p6_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p6_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p6_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p6_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p6_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p6_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p6_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_031_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_031_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_031_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_031_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_031_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_031_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p6_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p6_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p6_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p6_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p6_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p6_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p6_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p6_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p6_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p6_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p6_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p6_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p6_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p6_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p6_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p6_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p6_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p6_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p6_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p6_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p6_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p6_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p6_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p6_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p6_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p6_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p6_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p6_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p6_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p6_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p6_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p6_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p6_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p6_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p7_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p7_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p7_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p7_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p7_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p7_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p7_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p7_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p7_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p7_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p7_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p7_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p7_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p7_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p7_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p7_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p7_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_032_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_032_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_032_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_032_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_032_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_032_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p7_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p7_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p7_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p7_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p7_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p7_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p7_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p7_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p7_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p7_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p7_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p7_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p7_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p7_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p7_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p7_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p7_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p7_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p7_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p7_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p7_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p7_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p7_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p7_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p7_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p7_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p7_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p7_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p7_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p7_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p7_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p7_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p7_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p7_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p7_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p7_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p7_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p7_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p7_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p7_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p7_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p7_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_033_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_033_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_033_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_033_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_033_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_033_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p7_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p7_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p7_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p7_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p7_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p7_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p7_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p7_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p7_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p7_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p7_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p7_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p7_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p7_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p7_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p7_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p7_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p7_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p7_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p7_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p7_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p7_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p7_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p7_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p7_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p7_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p7_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p7_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p7_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p7_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p7_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_034_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_034_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_034_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_034_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_034_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_034_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p7_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p7_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p7_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p7_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p7_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p7_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p7_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p7_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p7_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p7_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p7_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p7_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p7_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p7_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p7_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p7_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p7_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p7_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p7_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p7_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p7_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p7_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p7_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p7_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p7_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p7_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p7_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p7_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p7_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p7_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p7_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p7_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p7_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p7_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p8_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p8_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p8_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p8_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p8_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p8_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p8_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p8_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p8_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p8_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p8_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p8_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p8_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p8_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p8_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p8_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p8_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_035_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_035_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_035_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_035_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_035_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_035_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p8_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p8_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p8_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p8_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p8_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p8_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p8_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p8_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p8_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p8_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p8_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p8_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p8_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p8_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p8_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p8_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p8_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p8_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p8_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p8_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p8_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p8_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p8_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p8_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p8_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p8_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p8_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p8_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p8_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p8_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p8_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p8_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p8_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p8_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p8_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p8_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p8_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p8_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p8_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p8_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p8_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p8_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_036_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_036_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_036_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_036_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_036_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_036_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p8_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p8_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p8_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p8_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p8_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p8_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p8_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p8_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p8_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p8_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p8_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p8_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p8_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p8_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p8_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p8_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p8_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p8_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p8_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p8_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p8_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p8_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p8_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p8_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p8_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p8_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p8_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p8_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p8_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p8_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p8_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_037_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_037_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_037_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_037_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_037_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_037_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p8_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p8_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p8_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p8_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p8_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p8_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p8_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p8_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p8_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p8_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p8_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p8_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p8_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p8_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p8_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p8_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p8_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p8_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p8_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p8_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p8_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p8_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p8_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p8_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p8_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p8_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p8_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p8_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p8_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p8_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p8_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p8_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p8_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p8_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p9_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                 //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p9_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p9_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p9_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p9_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p9_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p9_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p9_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p9_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p9_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p9_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p9_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p9_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p9_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p9_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p9_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p9_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_038_src_ready),                                //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_038_src_valid),                                //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_038_src_data),                                 //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_038_src_startofpacket),                        //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_038_src_endofpacket),                          //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_038_src_channel),                              //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p9_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p9_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p9_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p9_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p9_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p9_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p9_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p9_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p9_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p9_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p9_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                 // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                  // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p9_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p9_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p9_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p9_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p9_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p9_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p9_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                // (terminated),                         
		.csr_read          (1'b0),                                                 // (terminated),                         
		.csr_write         (1'b0),                                                 // (terminated),                         
		.csr_readdata      (),                                                     // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated),                         
		.almost_full_data  (),                                                     // (terminated),                         
		.almost_empty_data (),                                                     // (terminated),                         
		.in_empty          (1'b0),                                                 // (terminated),                         
		.out_empty         (),                                                     // (terminated),                         
		.in_error          (1'b0),                                                 // (terminated),                         
		.out_error         (),                                                     // (terminated),                         
		.in_channel        (1'b0),                                                 // (terminated),                         
		.out_channel       ()                                                      // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p9_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                           //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p9_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p9_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p9_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p9_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p9_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p9_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                          // (terminated),                        
		.csr_read          (1'b0),                                           // (terminated),                        
		.csr_write         (1'b0),                                           // (terminated),                        
		.csr_readdata      (),                                               // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),           // (terminated),                        
		.almost_full_data  (),                                               // (terminated),                        
		.almost_empty_data (),                                               // (terminated),                        
		.in_startofpacket  (1'b0),                                           // (terminated),                        
		.in_endofpacket    (1'b0),                                           // (terminated),                        
		.out_startofpacket (),                                               // (terminated),                        
		.out_endofpacket   (),                                               // (terminated),                        
		.in_empty          (1'b0),                                           // (terminated),                        
		.out_empty         (),                                               // (terminated),                        
		.in_error          (1'b0),                                           // (terminated),                        
		.out_error         (),                                               // (terminated),                        
		.in_channel        (1'b0),                                           // (terminated),                        
		.out_channel       ()                                                // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p9_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                     //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p9_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p9_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p9_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p9_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p9_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p9_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p9_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p9_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p9_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p9_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p9_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p9_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p9_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p9_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p9_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p9_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_039_src_ready),                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_039_src_valid),                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_039_src_data),                                     //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_039_src_startofpacket),                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_039_src_endofpacket),                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_039_src_channel),                                  //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p9_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p9_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p9_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p9_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p9_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                      // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p9_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p9_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p9_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p9_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p9_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p9_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p9_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated),                         
		.csr_read          (1'b0),                                                     // (terminated),                         
		.csr_write         (1'b0),                                                     // (terminated),                         
		.csr_readdata      (),                                                         // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated),                         
		.almost_full_data  (),                                                         // (terminated),                         
		.almost_empty_data (),                                                         // (terminated),                         
		.in_empty          (1'b0),                                                     // (terminated),                         
		.out_empty         (),                                                         // (terminated),                         
		.in_error          (1'b0),                                                     // (terminated),                         
		.out_error         (),                                                         // (terminated),                         
		.in_channel        (1'b0),                                                     // (terminated),                         
		.out_channel       ()                                                          // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p9_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                               //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),      //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p9_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                              // (terminated),                        
		.csr_read          (1'b0),                                               // (terminated),                        
		.csr_write         (1'b0),                                               // (terminated),                        
		.csr_readdata      (),                                                   // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),               // (terminated),                        
		.almost_full_data  (),                                                   // (terminated),                        
		.almost_empty_data (),                                                   // (terminated),                        
		.in_startofpacket  (1'b0),                                               // (terminated),                        
		.in_endofpacket    (1'b0),                                               // (terminated),                        
		.out_startofpacket (),                                                   // (terminated),                        
		.out_endofpacket   (),                                                   // (terminated),                        
		.in_empty          (1'b0),                                               // (terminated),                        
		.out_empty         (),                                                   // (terminated),                        
		.in_error          (1'b0),                                               // (terminated),                        
		.out_error         (),                                                   // (terminated),                        
		.in_channel        (1'b0),                                               // (terminated),                        
		.out_channel       ()                                                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p9_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                   //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p9_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p9_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p9_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p9_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p9_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p9_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p9_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p9_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p9_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p9_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p9_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p9_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p9_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p9_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p9_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p9_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_040_src_ready),                                  //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_040_src_valid),                                  //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_040_src_data),                                   //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_040_src_startofpacket),                          //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_040_src_endofpacket),                            //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_040_src_channel),                                //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p9_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p9_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p9_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p9_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p9_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p9_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p9_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p9_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p9_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p9_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p9_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p9_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p9_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p9_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p9_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p9_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p9_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p9_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p9_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p9_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p9_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p9_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p9_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p9_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p9_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p9_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p9_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated),                         
		.csr_read          (1'b0),                                                   // (terminated),                         
		.csr_write         (1'b0),                                                   // (terminated),                         
		.csr_readdata      (),                                                       // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                         
		.almost_full_data  (),                                                       // (terminated),                         
		.almost_empty_data (),                                                       // (terminated),                         
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_channel        (1'b0),                                                   // (terminated),                         
		.out_channel       ()                                                        // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p9_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                             //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p9_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p9_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p9_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p9_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p9_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p9_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                            // (terminated),                        
		.csr_read          (1'b0),                                             // (terminated),                        
		.csr_write         (1'b0),                                             // (terminated),                        
		.csr_readdata      (),                                                 // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),             // (terminated),                        
		.almost_full_data  (),                                                 // (terminated),                        
		.almost_empty_data (),                                                 // (terminated),                        
		.in_startofpacket  (1'b0),                                             // (terminated),                        
		.in_endofpacket    (1'b0),                                             // (terminated),                        
		.out_startofpacket (),                                                 // (terminated),                        
		.out_endofpacket   (),                                                 // (terminated),                        
		.in_empty          (1'b0),                                             // (terminated),                        
		.out_empty         (),                                                 // (terminated),                        
		.in_error          (1'b0),                                             // (terminated),                        
		.out_error         (),                                                 // (terminated),                        
		.in_channel        (1'b0),                                             // (terminated),                        
		.out_channel       ()                                                  // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p10_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p10_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p10_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p10_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p10_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p10_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p10_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p10_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p10_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p10_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p10_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p10_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p10_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p10_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p10_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p10_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p10_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_041_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_041_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_041_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_041_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_041_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_041_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p10_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p10_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p10_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p10_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p10_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p10_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p10_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p10_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p10_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p10_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p10_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p10_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p10_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p10_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p10_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p10_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p10_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p10_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p10_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p10_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p10_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p10_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p10_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p10_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p10_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p10_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p10_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p10_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p10_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p10_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p10_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p10_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p10_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p10_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p10_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p10_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p10_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p10_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p10_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p10_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p10_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p10_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_042_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_042_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_042_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_042_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_042_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_042_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p10_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p10_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p10_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p10_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p10_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p10_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p10_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p10_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p10_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p10_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p10_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p10_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p10_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p10_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p10_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p10_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p10_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p10_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p10_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p10_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p10_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p10_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p10_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p10_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p10_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p10_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p10_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p10_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p10_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p10_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p10_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_043_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_043_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_043_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_043_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_043_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_043_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p10_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p10_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p10_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p10_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p10_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p10_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p10_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p10_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p10_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p10_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p10_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p10_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p10_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p10_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p10_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p10_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p10_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p10_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p10_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p10_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p10_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p10_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p10_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p10_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p10_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p10_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p10_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p10_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p10_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p10_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p10_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p10_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p10_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p10_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p11_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p11_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p11_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p11_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p11_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p11_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p11_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p11_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p11_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p11_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p11_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p11_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p11_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p11_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p11_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p11_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p11_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_044_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_044_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_044_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_044_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_044_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_044_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p11_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p11_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p11_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p11_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p11_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p11_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p11_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p11_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p11_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p11_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p11_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p11_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p11_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p11_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p11_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p11_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p11_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p11_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p11_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p11_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p11_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p11_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p11_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p11_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p11_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p11_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p11_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p11_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p11_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p11_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p11_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p11_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p11_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p11_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p11_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p11_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p11_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p11_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p11_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p11_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p11_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p11_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_045_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_045_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_045_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_045_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_045_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_045_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p11_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p11_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p11_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p11_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p11_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p11_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p11_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p11_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p11_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p11_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p11_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p11_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p11_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p11_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p11_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p11_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p11_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p11_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p11_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p11_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p11_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p11_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p11_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p11_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p11_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p11_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p11_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p11_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p11_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p11_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p11_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_046_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_046_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_046_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_046_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_046_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_046_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p11_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p11_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p11_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p11_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p11_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p11_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p11_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p11_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p11_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p11_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p11_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p11_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p11_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p11_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p11_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p11_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p11_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p11_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p11_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p11_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p11_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p11_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p11_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p11_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p11_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p11_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p11_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p11_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p11_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p11_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p11_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p11_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p11_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p11_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p12_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p12_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p12_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p12_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p12_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p12_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p12_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p12_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p12_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p12_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p12_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p12_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p12_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p12_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p12_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p12_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p12_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_047_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_047_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_047_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_047_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_047_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_047_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p12_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p12_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p12_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p12_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p12_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p12_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p12_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p12_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p12_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p12_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p12_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p12_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p12_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p12_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p12_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p12_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p12_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p12_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p12_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p12_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p12_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p12_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p12_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p12_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p12_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p12_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p12_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p12_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p12_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p12_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p12_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p12_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p12_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p12_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p12_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p12_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p12_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p12_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p12_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p12_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p12_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p12_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_048_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_048_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_048_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_048_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_048_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_048_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p12_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p12_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p12_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p12_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p12_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p12_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p12_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p12_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p12_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p12_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p12_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p12_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p12_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p12_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p12_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p12_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p12_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p12_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p12_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p12_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p12_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p12_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p12_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p12_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p12_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p12_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p12_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p12_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p12_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p12_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p12_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_049_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_049_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_049_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_049_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_049_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_049_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p12_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p12_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p12_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p12_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p12_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p12_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p12_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p12_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p12_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p12_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p12_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p12_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p12_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p12_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p12_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p12_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p12_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p12_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p12_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p12_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p12_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p12_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p12_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p12_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p12_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p12_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p12_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p12_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p12_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p12_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p12_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p12_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p12_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p12_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p13_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p13_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p13_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p13_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p13_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p13_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p13_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p13_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p13_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p13_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p13_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p13_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p13_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p13_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p13_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p13_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p13_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_050_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_050_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_050_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_050_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_050_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_050_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p13_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p13_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p13_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p13_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p13_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p13_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p13_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p13_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p13_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p13_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p13_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p13_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p13_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p13_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p13_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p13_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p13_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p13_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p13_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p13_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p13_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p13_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p13_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p13_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p13_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p13_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p13_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p13_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p13_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p13_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p13_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p13_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p13_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p13_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p13_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p13_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p13_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p13_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p13_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p13_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p13_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p13_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_051_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_051_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_051_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_051_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_051_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_051_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p13_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p13_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p13_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p13_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p13_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p13_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p13_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p13_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p13_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p13_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p13_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p13_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p13_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p13_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p13_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p13_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p13_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p13_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p13_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p13_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p13_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p13_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p13_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p13_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p13_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p13_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p13_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p13_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p13_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p13_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p13_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_052_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_052_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_052_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_052_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_052_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_052_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p13_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p13_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p13_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p13_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p13_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p13_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p13_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p13_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p13_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p13_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p13_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p13_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p13_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p13_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p13_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p13_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p13_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p13_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p13_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p13_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p13_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p13_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p13_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p13_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p13_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p13_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p13_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p13_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p13_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p13_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p13_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p13_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p13_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p13_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p14_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p14_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p14_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p14_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p14_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p14_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p14_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p14_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p14_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p14_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p14_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p14_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p14_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p14_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p14_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p14_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p14_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_053_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_053_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_053_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_053_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_053_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_053_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p14_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p14_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p14_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p14_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p14_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p14_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p14_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p14_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p14_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p14_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p14_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p14_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p14_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p14_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p14_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p14_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p14_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p14_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p14_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p14_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p14_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p14_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p14_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p14_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p14_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p14_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p14_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p14_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p14_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p14_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p14_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p14_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p14_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p14_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p14_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p14_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p14_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p14_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p14_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p14_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p14_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p14_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_054_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_054_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_054_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_054_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_054_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_054_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p14_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p14_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p14_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p14_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p14_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p14_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p14_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p14_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p14_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p14_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p14_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p14_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p14_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p14_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p14_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p14_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p14_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p14_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p14_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p14_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p14_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p14_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p14_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p14_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p14_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p14_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p14_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p14_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p14_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p14_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p14_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_055_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_055_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_055_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_055_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_055_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_055_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p14_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p14_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p14_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p14_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p14_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p14_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p14_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p14_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p14_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p14_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p14_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p14_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p14_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p14_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p14_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p14_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p14_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p14_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p14_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p14_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p14_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p14_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p14_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p14_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p14_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p14_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p14_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p14_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p14_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p14_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p14_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p14_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p14_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p14_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p15_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p15_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p15_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p15_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p15_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p15_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p15_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p15_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p15_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p15_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p15_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p15_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p15_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p15_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p15_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p15_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p15_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_056_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_056_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_056_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_056_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_056_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_056_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p15_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p15_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p15_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p15_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p15_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p15_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p15_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p15_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p15_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p15_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p15_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p15_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p15_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p15_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p15_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p15_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p15_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p15_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p15_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p15_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p15_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p15_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p15_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p15_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p15_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p15_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p15_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p15_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p15_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p15_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p15_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p15_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p15_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p15_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p15_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p15_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p15_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p15_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p15_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p15_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p15_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p15_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_057_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_057_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_057_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_057_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_057_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_057_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p15_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p15_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p15_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p15_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p15_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p15_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p15_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p15_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p15_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p15_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p15_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p15_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p15_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p15_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p15_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p15_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p15_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p15_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p15_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p15_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p15_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p15_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p15_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p15_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p15_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p15_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p15_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p15_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p15_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p15_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p15_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_058_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_058_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_058_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_058_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_058_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_058_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p15_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p15_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p15_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p15_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p15_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p15_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p15_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p15_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p15_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p15_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p15_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p15_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p15_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p15_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p15_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p15_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p15_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p15_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p15_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p15_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p15_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p15_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p15_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p15_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p15_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p15_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p15_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p15_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p15_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p15_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p15_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p15_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p15_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p15_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p16_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p16_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p16_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p16_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p16_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p16_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p16_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p16_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p16_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p16_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p16_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p16_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p16_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p16_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p16_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p16_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p16_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_059_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_059_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_059_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_059_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_059_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_059_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p16_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p16_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p16_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p16_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p16_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p16_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p16_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p16_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p16_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p16_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p16_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p16_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p16_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p16_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p16_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p16_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p16_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p16_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p16_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p16_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p16_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p16_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p16_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p16_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p16_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p16_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p16_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p16_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p16_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p16_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p16_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p16_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p16_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p16_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p16_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p16_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p16_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p16_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p16_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p16_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p16_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p16_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_060_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_060_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_060_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_060_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_060_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_060_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p16_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p16_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p16_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p16_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p16_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p16_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p16_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p16_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p16_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p16_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p16_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p16_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p16_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p16_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p16_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p16_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p16_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p16_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p16_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p16_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p16_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p16_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p16_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p16_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p16_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p16_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p16_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p16_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p16_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p16_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p16_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_061_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_061_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_061_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_061_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_061_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_061_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p16_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p16_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p16_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p16_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p16_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p16_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p16_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p16_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p16_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p16_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p16_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p16_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p16_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p16_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p16_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p16_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p16_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p16_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p16_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p16_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p16_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p16_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p16_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p16_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p16_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p16_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p16_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p16_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p16_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p16_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p16_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p16_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p16_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p16_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p17_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p17_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p17_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p17_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p17_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p17_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p17_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p17_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p17_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p17_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p17_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p17_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p17_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p17_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p17_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p17_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p17_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_062_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_062_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_062_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_062_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_062_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_062_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p17_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p17_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p17_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p17_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p17_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p17_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p17_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p17_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p17_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p17_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p17_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p17_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p17_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p17_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p17_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p17_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p17_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p17_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p17_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p17_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p17_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p17_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p17_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p17_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p17_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p17_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p17_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p17_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p17_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p17_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p17_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p17_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p17_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p17_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p17_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p17_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p17_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p17_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p17_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p17_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p17_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p17_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_063_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_063_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_063_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_063_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_063_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_063_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p17_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p17_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p17_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p17_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p17_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p17_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p17_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p17_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p17_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p17_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p17_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p17_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p17_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p17_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p17_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p17_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p17_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p17_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p17_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p17_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p17_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p17_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p17_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p17_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p17_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p17_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p17_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p17_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p17_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p17_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p17_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_064_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_064_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_064_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_064_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_064_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_064_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p17_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p17_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p17_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p17_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p17_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p17_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p17_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p17_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p17_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p17_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p17_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p17_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p17_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p17_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p17_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p17_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p17_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p17_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p17_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p17_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p17_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p17_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p17_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p17_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p17_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p17_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p17_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p17_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p17_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p17_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p17_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p17_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p17_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p17_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p18_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p18_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p18_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p18_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p18_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p18_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p18_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p18_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p18_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p18_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p18_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p18_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p18_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p18_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p18_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p18_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p18_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_065_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_065_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_065_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_065_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_065_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_065_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p18_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p18_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p18_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p18_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p18_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p18_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p18_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p18_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p18_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p18_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p18_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p18_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p18_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p18_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p18_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p18_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p18_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p18_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p18_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p18_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p18_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p18_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p18_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p18_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p18_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p18_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p18_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p18_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p18_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p18_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p18_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p18_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p18_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p18_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p18_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p18_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p18_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p18_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p18_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p18_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p18_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p18_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_066_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_066_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_066_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_066_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_066_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_066_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p18_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p18_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p18_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p18_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p18_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p18_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p18_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p18_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p18_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p18_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p18_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p18_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p18_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p18_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p18_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p18_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p18_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p18_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p18_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p18_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p18_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p18_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p18_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p18_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p18_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p18_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p18_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p18_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p18_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p18_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p18_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_067_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_067_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_067_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_067_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_067_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_067_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p18_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p18_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p18_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p18_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p18_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p18_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p18_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p18_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p18_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p18_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p18_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p18_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p18_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p18_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p18_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p18_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p18_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p18_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p18_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p18_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p18_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p18_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p18_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p18_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p18_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p18_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p18_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p18_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p18_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p18_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p18_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p18_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p18_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p18_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p19_reset_pio_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p19_reset_pio_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p19_reset_pio_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p19_reset_pio_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p19_reset_pio_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p19_reset_pio_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p19_reset_pio_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p19_reset_pio_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p19_reset_pio_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p19_reset_pio_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p19_reset_pio_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p19_reset_pio_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p19_reset_pio_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p19_reset_pio_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p19_reset_pio_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p19_reset_pio_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p19_reset_pio_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_068_src_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_068_src_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_068_src_data),                                  //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_068_src_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_068_src_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_068_src_channel),                               //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p19_reset_pio_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p19_reset_pio_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p19_reset_pio_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p19_reset_pio_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p19_reset_pio_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p19_reset_pio_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p19_reset_pio_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p19_reset_pio_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p19_reset_pio_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p19_reset_pio_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p19_reset_pio_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                 // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                   // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p19_reset_pio_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p19_reset_pio_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p19_reset_pio_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p19_reset_pio_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p19_reset_pio_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p19_reset_pio_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p19_reset_pio_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated),                         
		.csr_read          (1'b0),                                                  // (terminated),                         
		.csr_write         (1'b0),                                                  // (terminated),                         
		.csr_readdata      (),                                                      // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated),                         
		.almost_full_data  (),                                                      // (terminated),                         
		.almost_empty_data (),                                                      // (terminated),                         
		.in_empty          (1'b0),                                                  // (terminated),                         
		.out_empty         (),                                                      // (terminated),                         
		.in_error          (1'b0),                                                  // (terminated),                         
		.out_error         (),                                                      // (terminated),                         
		.in_channel        (1'b0),                                                  // (terminated),                         
		.out_channel       ()                                                       // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p19_reset_pio_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                            //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p19_reset_pio_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p19_reset_pio_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p19_reset_pio_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p19_reset_pio_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p19_reset_pio_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p19_reset_pio_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                           // (terminated),                        
		.csr_read          (1'b0),                                            // (terminated),                        
		.csr_write         (1'b0),                                            // (terminated),                        
		.csr_readdata      (),                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),            // (terminated),                        
		.almost_full_data  (),                                                // (terminated),                        
		.almost_empty_data (),                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                            // (terminated),                        
		.out_startofpacket (),                                                // (terminated),                        
		.out_endofpacket   (),                                                // (terminated),                        
		.in_empty          (1'b0),                                            // (terminated),                        
		.out_empty         (),                                                // (terminated),                        
		.in_error          (1'b0),                                            // (terminated),                        
		.out_error         (),                                                // (terminated),                        
		.in_channel        (1'b0),                                            // (terminated),                        
		.out_channel       ()                                                 // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p19_reset_pio_ack_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                      //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p19_reset_pio_ack_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p19_reset_pio_ack_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p19_reset_pio_ack_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p19_reset_pio_ack_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p19_reset_pio_ack_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p19_reset_pio_ack_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p19_reset_pio_ack_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p19_reset_pio_ack_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p19_reset_pio_ack_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p19_reset_pio_ack_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p19_reset_pio_ack_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p19_reset_pio_ack_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p19_reset_pio_ack_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p19_reset_pio_ack_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p19_reset_pio_ack_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p19_reset_pio_ack_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_069_src_ready),                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_069_src_valid),                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_069_src_data),                                      //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_069_src_startofpacket),                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_069_src_endofpacket),                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_069_src_channel),                                   //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p19_reset_pio_ack_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p19_reset_pio_ack_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p19_reset_pio_ack_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p19_reset_pio_ack_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p19_reset_pio_ack_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p19_reset_pio_ack_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p19_reset_pio_ack_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p19_reset_pio_ack_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p19_reset_pio_ack_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p19_reset_pio_ack_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p19_reset_pio_ack_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p19_reset_pio_ack_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated),                         
		.csr_read          (1'b0),                                                      // (terminated),                         
		.csr_write         (1'b0),                                                      // (terminated),                         
		.csr_readdata      (),                                                          // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                         
		.almost_full_data  (),                                                          // (terminated),                         
		.almost_empty_data (),                                                          // (terminated),                         
		.in_empty          (1'b0),                                                      // (terminated),                         
		.out_empty         (),                                                          // (terminated),                         
		.in_error          (1'b0),                                                      // (terminated),                         
		.out_error         (),                                                          // (terminated),                         
		.in_channel        (1'b0),                                                      // (terminated),                         
		.out_channel       ()                                                           // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p19_reset_pio_ack_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                                //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),       //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p19_reset_pio_ack_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                               // (terminated),                        
		.csr_read          (1'b0),                                                // (terminated),                        
		.csr_write         (1'b0),                                                // (terminated),                        
		.csr_readdata      (),                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                        
		.almost_full_data  (),                                                    // (terminated),                        
		.almost_empty_data (),                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                // (terminated),                        
		.out_startofpacket (),                                                    // (terminated),                        
		.out_endofpacket   (),                                                    // (terminated),                        
		.in_empty          (1'b0),                                                // (terminated),                        
		.out_empty         (),                                                    // (terminated),                        
		.in_error          (1'b0),                                                // (terminated),                        
		.out_error         (),                                                    // (terminated),                        
		.in_channel        (1'b0),                                                // (terminated),                        
		.out_channel       ()                                                     // (terminated),                        
	);

	hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (113),
		.PKT_ORI_BURST_SIZE_L      (111),
		.PKT_RESPONSE_STATUS_H     (110),
		.PKT_RESPONSE_STATUS_L     (109),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (104),
		.PKT_PROTECTION_L          (102),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (93),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (100),
		.PKT_DEST_ID_L             (94),
		.PKT_POISON_H              (123),
		.PKT_POISON_L              (123),
		.PKT_DATACHK_H             (124),
		.PKT_DATACHK_L             (124),
		.PKT_SAI_H                 (128),
		.PKT_SAI_L                 (128),
		.PKT_ADDRCHK_H             (127),
		.PKT_ADDRCHK_L             (126),
		.PKT_USER_DATA_H           (125),
		.PKT_USER_DATA_L           (125),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (71),
		.ST_DATA_W                 (132),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_p19_port_params_s1_agent (
		.clk                     (clock_in_out_clk_clk),                                    //   input,    width = 1,             clk.clk
		.reset                   (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_p19_port_params_s1_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_p19_port_params_s1_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_p19_port_params_s1_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_p19_port_params_s1_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_p19_port_params_s1_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (cpu_p19_port_params_s1_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_p19_port_params_s1_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_p19_port_params_s1_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_p19_port_params_s1_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_p19_port_params_s1_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (cpu_p19_port_params_s1_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_p19_port_params_s1_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_p19_port_params_s1_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (cpu_p19_port_params_s1_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (cpu_p19_port_params_s1_agent_rp_data),                    //  output,  width = 132,                .data
		.rp_startofpacket        (cpu_p19_port_params_s1_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_070_src_ready),                                   //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_070_src_valid),                                   //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_070_src_data),                                    //   input,  width = 132,                .data
		.cp_startofpacket        (cmd_mux_070_src_startofpacket),                           //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_070_src_endofpacket),                             //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_070_src_channel),                                 //   input,   width = 71,                .channel
		.rf_sink_ready           (cpu_p19_port_params_s1_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_p19_port_params_s1_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_p19_port_params_s1_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_p19_port_params_s1_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_p19_port_params_s1_agent_rsp_fifo_out_data),          //   input,  width = 133,                .data
		.rf_source_ready         (cpu_p19_port_params_s1_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_p19_port_params_s1_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_p19_port_params_s1_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_p19_port_params_s1_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_p19_port_params_s1_agent_rf_source_data),             //  output,  width = 133,                .data
		.rdata_fifo_sink_ready   (cpu_p19_port_params_s1_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_p19_port_params_s1_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_p19_port_params_s1_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_p19_port_params_s1_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_p19_port_params_s1_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_p19_port_params_s1_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                     // (terminated),                               
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (133),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p19_port_params_s1_agent_rsp_fifo (
		.clk               (clock_in_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_p19_port_params_s1_agent_rf_source_data),             //   input,  width = 133,        in.data
		.in_valid          (cpu_p19_port_params_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_p19_port_params_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_p19_port_params_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_p19_port_params_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_p19_port_params_s1_agent_rsp_fifo_out_data),          //  output,  width = 133,       out.data
		.out_valid         (cpu_p19_port_params_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_p19_port_params_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_p19_port_params_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_p19_port_params_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated),                         
		.csr_read          (1'b0),                                                    // (terminated),                         
		.csr_write         (1'b0),                                                    // (terminated),                         
		.csr_readdata      (),                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated),                         
		.almost_full_data  (),                                                        // (terminated),                         
		.almost_empty_data (),                                                        // (terminated),                         
		.in_empty          (1'b0),                                                    // (terminated),                         
		.out_empty         (),                                                        // (terminated),                         
		.in_error          (1'b0),                                                    // (terminated),                         
		.out_error         (),                                                        // (terminated),                         
		.in_channel        (1'b0),                                                    // (terminated),                         
		.out_channel       ()                                                         // (terminated),                         
	);

	hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (0)
	) cpu_p19_port_params_s1_agent_rdata_fifo (
		.clk               (clock_in_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (intel_niosv_reset_reset_bridge_in_reset_reset),     //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_p19_port_params_s1_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_p19_port_params_s1_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_p19_port_params_s1_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_p19_port_params_s1_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_p19_port_params_s1_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_p19_port_params_s1_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                             // (terminated),                        
		.csr_read          (1'b0),                                              // (terminated),                        
		.csr_write         (1'b0),                                              // (terminated),                        
		.csr_readdata      (),                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),              // (terminated),                        
		.almost_full_data  (),                                                  // (terminated),                        
		.almost_empty_data (),                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                              // (terminated),                        
		.out_startofpacket (),                                                  // (terminated),                        
		.out_endofpacket   (),                                                  // (terminated),                        
		.in_empty          (1'b0),                                              // (terminated),                        
		.out_empty         (),                                                  // (terminated),                        
		.in_error          (1'b0),                                              // (terminated),                        
		.out_error         (),                                                  // (terminated),                        
		.in_channel        (1'b0),                                              // (terminated),                        
		.out_channel       ()                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_router_1921_5mkli3i router (
		.sink_ready         (intel_niosv_data_manager_agent_write_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (intel_niosv_data_manager_agent_write_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (intel_niosv_data_manager_agent_write_cp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (intel_niosv_data_manager_agent_write_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (intel_niosv_data_manager_agent_write_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                      //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                       //  output,  width = 132,          .data
		.src_channel        (router_src_channel),                                    //  output,   width = 71,          .channel
		.src_startofpacket  (router_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_5mkli3i router_001 (
		.sink_ready         (intel_niosv_data_manager_agent_read_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (intel_niosv_data_manager_agent_read_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (intel_niosv_data_manager_agent_read_cp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (intel_niosv_data_manager_agent_read_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (intel_niosv_data_manager_agent_read_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                 //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                 //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                  //  output,  width = 132,          .data
		.src_channel        (router_001_src_channel),                               //  output,   width = 71,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_002 (
		.sink_ready         (cpu_cmd_type_s1_agent_rp_ready),                //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_cmd_type_s1_agent_rp_valid),                //   input,    width = 1,          .valid
		.sink_data          (cpu_cmd_type_s1_agent_rp_data),                 //   input,  width = 132,          .data
		.sink_startofpacket (cpu_cmd_type_s1_agent_rp_startofpacket),        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_cmd_type_s1_agent_rp_endofpacket),          //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_002_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_003 (
		.sink_ready         (cpu_cmd_s1_agent_rp_ready),                     //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_cmd_s1_agent_rp_valid),                     //   input,    width = 1,          .valid
		.sink_data          (cpu_cmd_s1_agent_rp_data),                      //   input,  width = 132,          .data
		.sink_startofpacket (cpu_cmd_s1_agent_rp_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_cmd_s1_agent_rp_endofpacket),               //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_003_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_004 (
		.sink_ready         (cpu_wr_data_s1_agent_rp_ready),                 //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_wr_data_s1_agent_rp_valid),                 //   input,    width = 1,          .valid
		.sink_data          (cpu_wr_data_s1_agent_rp_data),                  //   input,  width = 132,          .data
		.sink_startofpacket (cpu_wr_data_s1_agent_rp_startofpacket),         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_wr_data_s1_agent_rp_endofpacket),           //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_004_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_005 (
		.sink_ready         (cpu_cmd_start_s1_agent_rp_ready),               //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_cmd_start_s1_agent_rp_valid),               //   input,    width = 1,          .valid
		.sink_data          (cpu_cmd_start_s1_agent_rp_data),                //   input,  width = 132,          .data
		.sink_startofpacket (cpu_cmd_start_s1_agent_rp_startofpacket),       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_cmd_start_s1_agent_rp_endofpacket),         //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_005_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_006 (
		.sink_ready         (cpu_cmd_complete_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_cmd_complete_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_cmd_complete_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_cmd_complete_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_cmd_complete_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_006_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_006_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_007 (
		.sink_ready         (cpu_rd_data_s1_agent_rp_ready),                 //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_rd_data_s1_agent_rp_valid),                 //   input,    width = 1,          .valid
		.sink_data          (cpu_rd_data_s1_agent_rp_data),                  //   input,  width = 132,          .data
		.sink_startofpacket (cpu_rd_data_s1_agent_rp_startofpacket),         //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_rd_data_s1_agent_rp_endofpacket),           //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_007_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_007_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_007_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_007_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_007_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_008 (
		.sink_ready         (dmem_s1_agent_rp_ready),                        //  output,    width = 1,      sink.ready
		.sink_valid         (dmem_s1_agent_rp_valid),                        //   input,    width = 1,          .valid
		.sink_data          (dmem_s1_agent_rp_data),                         //   input,  width = 132,          .data
		.sink_startofpacket (dmem_s1_agent_rp_startofpacket),                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dmem_s1_agent_rp_endofpacket),                  //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_008_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_008_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_008_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_008_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_008_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_009 (
		.sink_ready         (cpu_reconfig_avalon_anti_master_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_reconfig_avalon_anti_master_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_reconfig_avalon_anti_master_0_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_reconfig_avalon_anti_master_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_reconfig_avalon_anti_master_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.src_ready          (router_009_src_ready),                                     //   input,    width = 1,       src.ready
		.src_valid          (router_009_src_valid),                                     //  output,    width = 1,          .valid
		.src_data           (router_009_src_data),                                      //  output,  width = 132,          .data
		.src_channel        (router_009_src_channel),                                   //  output,   width = 71,          .channel
		.src_startofpacket  (router_009_src_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_010 (
		.sink_ready         (jtag_uart_0_avalon_jtag_slave_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (jtag_uart_0_avalon_jtag_slave_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (jtag_uart_0_avalon_jtag_slave_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (jtag_uart_0_avalon_jtag_slave_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (jtag_uart_0_avalon_jtag_slave_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                                 //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),        //   input,    width = 1, clk_reset.reset
		.src_ready          (router_010_src_ready),                                 //   input,    width = 1,       src.ready
		.src_valid          (router_010_src_valid),                                 //  output,    width = 1,          .valid
		.src_data           (router_010_src_data),                                  //  output,  width = 132,          .data
		.src_channel        (router_010_src_channel),                               //  output,   width = 71,          .channel
		.src_startofpacket  (router_010_src_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_011 (
		.sink_ready         (timer_0_s1_agent_rp_ready),                     //  output,    width = 1,      sink.ready
		.sink_valid         (timer_0_s1_agent_rp_valid),                     //   input,    width = 1,          .valid
		.sink_data          (timer_0_s1_agent_rp_data),                      //   input,  width = 132,          .data
		.sink_startofpacket (timer_0_s1_agent_rp_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (timer_0_s1_agent_rp_endofpacket),               //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_011_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_011_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_011_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_011_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_011_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_012 (
		.sink_ready         (timer_1_s1_agent_rp_ready),                     //  output,    width = 1,      sink.ready
		.sink_valid         (timer_1_s1_agent_rp_valid),                     //   input,    width = 1,          .valid
		.sink_data          (timer_1_s1_agent_rp_data),                      //   input,  width = 132,          .data
		.sink_startofpacket (timer_1_s1_agent_rp_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (timer_1_s1_agent_rp_endofpacket),               //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_012_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_012_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_012_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_012_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_012_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_013 (
		.sink_ready         (cpu_p0_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p0_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p0_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p0_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p0_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_013_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_013_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_013_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_013_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_013_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_014 (
		.sink_ready         (cpu_p0_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p0_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p0_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p0_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p0_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_014_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_014_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_014_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_014_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_014_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_015 (
		.sink_ready         (cpu_p0_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p0_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p0_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p0_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p0_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_015_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_015_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_015_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_015_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_015_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_016 (
		.sink_ready         (cpu_p1_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p1_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p1_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p1_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p1_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_016_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_016_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_016_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_016_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_016_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_017 (
		.sink_ready         (cpu_p1_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p1_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p1_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p1_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p1_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_017_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_017_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_017_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_017_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_017_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_017_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_018 (
		.sink_ready         (cpu_p1_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p1_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p1_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p1_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p1_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_018_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_018_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_018_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_018_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_018_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_018_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_019 (
		.sink_ready         (cpu_p2_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p2_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p2_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p2_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p2_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_019_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_019_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_019_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_019_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_019_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_019_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_020 (
		.sink_ready         (cpu_p2_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p2_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p2_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p2_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p2_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_020_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_020_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_020_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_020_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_020_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_020_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_021 (
		.sink_ready         (cpu_p2_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p2_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p2_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p2_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p2_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_021_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_021_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_021_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_021_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_021_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_021_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_022 (
		.sink_ready         (cpu_p3_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p3_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p3_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p3_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p3_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_022_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_022_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_022_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_022_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_022_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_022_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_023 (
		.sink_ready         (cpu_p3_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p3_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p3_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p3_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p3_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_023_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_023_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_023_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_023_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_023_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_023_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_024 (
		.sink_ready         (cpu_p3_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p3_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p3_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p3_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p3_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_024_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_024_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_024_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_024_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_024_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_024_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_025 (
		.sink_ready         (cpu_p4_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p4_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p4_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p4_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p4_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_025_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_025_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_025_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_025_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_025_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_025_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_026 (
		.sink_ready         (cpu_p4_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p4_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p4_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p4_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p4_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_026_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_026_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_026_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_026_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_026_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_026_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_027 (
		.sink_ready         (cpu_p4_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p4_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p4_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p4_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p4_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_027_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_027_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_027_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_027_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_027_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_027_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_028 (
		.sink_ready         (cpu_p5_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p5_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p5_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p5_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p5_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_028_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_028_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_028_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_028_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_028_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_028_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_029 (
		.sink_ready         (cpu_p5_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p5_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p5_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p5_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p5_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_029_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_029_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_029_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_029_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_029_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_029_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_030 (
		.sink_ready         (cpu_p5_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p5_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p5_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p5_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p5_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_030_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_030_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_030_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_030_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_030_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_030_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_031 (
		.sink_ready         (cpu_p6_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p6_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p6_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p6_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p6_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_031_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_031_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_031_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_031_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_031_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_031_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_032 (
		.sink_ready         (cpu_p6_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p6_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p6_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p6_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p6_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_032_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_032_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_032_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_032_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_032_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_032_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_033 (
		.sink_ready         (cpu_p6_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p6_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p6_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p6_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p6_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_033_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_033_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_033_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_033_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_033_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_033_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_034 (
		.sink_ready         (cpu_p7_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p7_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p7_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p7_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p7_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_034_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_034_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_034_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_034_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_034_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_034_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_035 (
		.sink_ready         (cpu_p7_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p7_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p7_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p7_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p7_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_035_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_035_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_035_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_035_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_035_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_035_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_036 (
		.sink_ready         (cpu_p7_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p7_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p7_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p7_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p7_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_036_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_036_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_036_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_036_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_036_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_036_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_037 (
		.sink_ready         (cpu_p8_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p8_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p8_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p8_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p8_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_037_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_037_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_037_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_037_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_037_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_037_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_038 (
		.sink_ready         (cpu_p8_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p8_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p8_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p8_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p8_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_038_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_038_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_038_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_038_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_038_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_038_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_039 (
		.sink_ready         (cpu_p8_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p8_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p8_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p8_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p8_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_039_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_039_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_039_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_039_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_039_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_039_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_040 (
		.sink_ready         (cpu_p9_reset_pio_s1_agent_rp_ready),            //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p9_reset_pio_s1_agent_rp_valid),            //   input,    width = 1,          .valid
		.sink_data          (cpu_p9_reset_pio_s1_agent_rp_data),             //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p9_reset_pio_s1_agent_rp_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p9_reset_pio_s1_agent_rp_endofpacket),      //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_040_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_040_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_040_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_040_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_040_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_040_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_041 (
		.sink_ready         (cpu_p9_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p9_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p9_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p9_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p9_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                           //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_041_src_ready),                           //   input,    width = 1,       src.ready
		.src_valid          (router_041_src_valid),                           //  output,    width = 1,          .valid
		.src_data           (router_041_src_data),                            //  output,  width = 132,          .data
		.src_channel        (router_041_src_channel),                         //  output,   width = 71,          .channel
		.src_startofpacket  (router_041_src_startofpacket),                   //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_041_src_endofpacket)                      //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_042 (
		.sink_ready         (cpu_p9_port_params_s1_agent_rp_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p9_port_params_s1_agent_rp_valid),          //   input,    width = 1,          .valid
		.sink_data          (cpu_p9_port_params_s1_agent_rp_data),           //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p9_port_params_s1_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p9_port_params_s1_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_042_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_042_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_042_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_042_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_042_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_042_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_043 (
		.sink_ready         (cpu_p10_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p10_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p10_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p10_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p10_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_043_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_043_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_043_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_043_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_043_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_043_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_044 (
		.sink_ready         (cpu_p10_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p10_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p10_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p10_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p10_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_044_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_044_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_044_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_044_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_044_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_044_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_045 (
		.sink_ready         (cpu_p10_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p10_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p10_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p10_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p10_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_045_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_045_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_045_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_045_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_045_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_045_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_046 (
		.sink_ready         (cpu_p11_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p11_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p11_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p11_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p11_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_046_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_046_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_046_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_046_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_046_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_046_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_047 (
		.sink_ready         (cpu_p11_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p11_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p11_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p11_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p11_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_047_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_047_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_047_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_047_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_047_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_047_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_048 (
		.sink_ready         (cpu_p11_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p11_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p11_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p11_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p11_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_048_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_048_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_048_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_048_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_048_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_048_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_049 (
		.sink_ready         (cpu_p12_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p12_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p12_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p12_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p12_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_049_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_049_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_049_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_049_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_049_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_049_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_050 (
		.sink_ready         (cpu_p12_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p12_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p12_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p12_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p12_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_050_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_050_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_050_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_050_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_050_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_050_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_051 (
		.sink_ready         (cpu_p12_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p12_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p12_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p12_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p12_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_051_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_051_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_051_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_051_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_051_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_051_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_052 (
		.sink_ready         (cpu_p13_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p13_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p13_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p13_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p13_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_052_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_052_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_052_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_052_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_052_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_052_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_053 (
		.sink_ready         (cpu_p13_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p13_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p13_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p13_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p13_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_053_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_053_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_053_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_053_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_053_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_053_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_054 (
		.sink_ready         (cpu_p13_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p13_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p13_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p13_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p13_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_054_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_054_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_054_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_054_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_054_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_054_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_055 (
		.sink_ready         (cpu_p14_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p14_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p14_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p14_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p14_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_055_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_055_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_055_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_055_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_055_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_055_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_056 (
		.sink_ready         (cpu_p14_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p14_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p14_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p14_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p14_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_056_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_056_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_056_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_056_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_056_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_056_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_057 (
		.sink_ready         (cpu_p14_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p14_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p14_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p14_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p14_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_057_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_057_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_057_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_057_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_057_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_057_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_058 (
		.sink_ready         (cpu_p15_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p15_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p15_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p15_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p15_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_058_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_058_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_058_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_058_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_058_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_058_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_059 (
		.sink_ready         (cpu_p15_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p15_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p15_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p15_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p15_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_059_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_059_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_059_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_059_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_059_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_059_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_060 (
		.sink_ready         (cpu_p15_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p15_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p15_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p15_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p15_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_060_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_060_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_060_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_060_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_060_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_060_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_061 (
		.sink_ready         (cpu_p16_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p16_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p16_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p16_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p16_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_061_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_061_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_061_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_061_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_061_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_061_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_062 (
		.sink_ready         (cpu_p16_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p16_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p16_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p16_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p16_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_062_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_062_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_062_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_062_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_062_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_062_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_063 (
		.sink_ready         (cpu_p16_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p16_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p16_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p16_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p16_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_063_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_063_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_063_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_063_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_063_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_063_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_064 (
		.sink_ready         (cpu_p17_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p17_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p17_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p17_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p17_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_064_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_064_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_064_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_064_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_064_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_064_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_065 (
		.sink_ready         (cpu_p17_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p17_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p17_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p17_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p17_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_065_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_065_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_065_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_065_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_065_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_065_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_066 (
		.sink_ready         (cpu_p17_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p17_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p17_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p17_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p17_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_066_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_066_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_066_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_066_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_066_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_066_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_067 (
		.sink_ready         (cpu_p18_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p18_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p18_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p18_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p18_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_067_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_067_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_067_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_067_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_067_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_067_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_068 (
		.sink_ready         (cpu_p18_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p18_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p18_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p18_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p18_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_068_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_068_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_068_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_068_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_068_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_068_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_069 (
		.sink_ready         (cpu_p18_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p18_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p18_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p18_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p18_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_069_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_069_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_069_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_069_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_069_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_069_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_070 (
		.sink_ready         (cpu_p19_reset_pio_s1_agent_rp_ready),           //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p19_reset_pio_s1_agent_rp_valid),           //   input,    width = 1,          .valid
		.sink_data          (cpu_p19_reset_pio_s1_agent_rp_data),            //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p19_reset_pio_s1_agent_rp_startofpacket),   //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p19_reset_pio_s1_agent_rp_endofpacket),     //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_070_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_070_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_070_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_070_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_070_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_070_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_071 (
		.sink_ready         (cpu_p19_reset_pio_ack_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p19_reset_pio_ack_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p19_reset_pio_ack_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p19_reset_pio_ack_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p19_reset_pio_ack_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                            //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.src_ready          (router_071_src_ready),                            //   input,    width = 1,       src.ready
		.src_valid          (router_071_src_valid),                            //  output,    width = 1,          .valid
		.src_data           (router_071_src_data),                             //  output,  width = 132,          .data
		.src_channel        (router_071_src_channel),                          //  output,   width = 71,          .channel
		.src_startofpacket  (router_071_src_startofpacket),                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_071_src_endofpacket)                       //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_router_1921_2zc2eiy router_072 (
		.sink_ready         (cpu_p19_port_params_s1_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_p19_port_params_s1_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (cpu_p19_port_params_s1_agent_rp_data),          //   input,  width = 132,          .data
		.sink_startofpacket (cpu_p19_port_params_s1_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_p19_port_params_s1_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_072_src_ready),                          //   input,    width = 1,       src.ready
		.src_valid          (router_072_src_valid),                          //  output,    width = 1,          .valid
		.src_data           (router_072_src_data),                           //  output,  width = 132,          .data
		.src_channel        (router_072_src_channel),                        //  output,   width = 71,          .channel
		.src_startofpacket  (router_072_src_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_072_src_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_h3ygrbi cmd_demux (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready          (router_src_ready),                              //  output,    width = 1,      sink.ready
		.sink_channel        (router_src_channel),                            //   input,   width = 71,          .channel
		.sink_data           (router_src_data),                               //   input,  width = 132,          .data
		.sink_startofpacket  (router_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.sink_endofpacket    (router_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.sink_valid          (router_src_valid),                              //   input,    width = 1,          .valid
		.src0_ready          (cmd_demux_src0_ready),                          //   input,    width = 1,      src0.ready
		.src0_valid          (cmd_demux_src0_valid),                          //  output,    width = 1,          .valid
		.src0_data           (cmd_demux_src0_data),                           //  output,  width = 132,          .data
		.src0_channel        (cmd_demux_src0_channel),                        //  output,   width = 71,          .channel
		.src0_startofpacket  (cmd_demux_src0_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src0_endofpacket    (cmd_demux_src0_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src1_ready          (cmd_demux_src1_ready),                          //   input,    width = 1,      src1.ready
		.src1_valid          (cmd_demux_src1_valid),                          //  output,    width = 1,          .valid
		.src1_data           (cmd_demux_src1_data),                           //  output,  width = 132,          .data
		.src1_channel        (cmd_demux_src1_channel),                        //  output,   width = 71,          .channel
		.src1_startofpacket  (cmd_demux_src1_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src1_endofpacket    (cmd_demux_src1_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src2_ready          (cmd_demux_src2_ready),                          //   input,    width = 1,      src2.ready
		.src2_valid          (cmd_demux_src2_valid),                          //  output,    width = 1,          .valid
		.src2_data           (cmd_demux_src2_data),                           //  output,  width = 132,          .data
		.src2_channel        (cmd_demux_src2_channel),                        //  output,   width = 71,          .channel
		.src2_startofpacket  (cmd_demux_src2_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src2_endofpacket    (cmd_demux_src2_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src3_ready          (cmd_demux_src3_ready),                          //   input,    width = 1,      src3.ready
		.src3_valid          (cmd_demux_src3_valid),                          //  output,    width = 1,          .valid
		.src3_data           (cmd_demux_src3_data),                           //  output,  width = 132,          .data
		.src3_channel        (cmd_demux_src3_channel),                        //  output,   width = 71,          .channel
		.src3_startofpacket  (cmd_demux_src3_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src3_endofpacket    (cmd_demux_src3_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src4_ready          (cmd_demux_src4_ready),                          //   input,    width = 1,      src4.ready
		.src4_valid          (cmd_demux_src4_valid),                          //  output,    width = 1,          .valid
		.src4_data           (cmd_demux_src4_data),                           //  output,  width = 132,          .data
		.src4_channel        (cmd_demux_src4_channel),                        //  output,   width = 71,          .channel
		.src4_startofpacket  (cmd_demux_src4_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src4_endofpacket    (cmd_demux_src4_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src5_ready          (cmd_demux_src5_ready),                          //   input,    width = 1,      src5.ready
		.src5_valid          (cmd_demux_src5_valid),                          //  output,    width = 1,          .valid
		.src5_data           (cmd_demux_src5_data),                           //  output,  width = 132,          .data
		.src5_channel        (cmd_demux_src5_channel),                        //  output,   width = 71,          .channel
		.src5_startofpacket  (cmd_demux_src5_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src5_endofpacket    (cmd_demux_src5_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src6_ready          (cmd_demux_src6_ready),                          //   input,    width = 1,      src6.ready
		.src6_valid          (cmd_demux_src6_valid),                          //  output,    width = 1,          .valid
		.src6_data           (cmd_demux_src6_data),                           //  output,  width = 132,          .data
		.src6_channel        (cmd_demux_src6_channel),                        //  output,   width = 71,          .channel
		.src6_startofpacket  (cmd_demux_src6_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src6_endofpacket    (cmd_demux_src6_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src7_ready          (cmd_demux_src7_ready),                          //   input,    width = 1,      src7.ready
		.src7_valid          (cmd_demux_src7_valid),                          //  output,    width = 1,          .valid
		.src7_data           (cmd_demux_src7_data),                           //  output,  width = 132,          .data
		.src7_channel        (cmd_demux_src7_channel),                        //  output,   width = 71,          .channel
		.src7_startofpacket  (cmd_demux_src7_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src7_endofpacket    (cmd_demux_src7_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src8_ready          (cmd_demux_src8_ready),                          //   input,    width = 1,      src8.ready
		.src8_valid          (cmd_demux_src8_valid),                          //  output,    width = 1,          .valid
		.src8_data           (cmd_demux_src8_data),                           //  output,  width = 132,          .data
		.src8_channel        (cmd_demux_src8_channel),                        //  output,   width = 71,          .channel
		.src8_startofpacket  (cmd_demux_src8_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src8_endofpacket    (cmd_demux_src8_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src9_ready          (cmd_demux_src9_ready),                          //   input,    width = 1,      src9.ready
		.src9_valid          (cmd_demux_src9_valid),                          //  output,    width = 1,          .valid
		.src9_data           (cmd_demux_src9_data),                           //  output,  width = 132,          .data
		.src9_channel        (cmd_demux_src9_channel),                        //  output,   width = 71,          .channel
		.src9_startofpacket  (cmd_demux_src9_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src9_endofpacket    (cmd_demux_src9_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src10_ready         (cmd_demux_src10_ready),                         //   input,    width = 1,     src10.ready
		.src10_valid         (cmd_demux_src10_valid),                         //  output,    width = 1,          .valid
		.src10_data          (cmd_demux_src10_data),                          //  output,  width = 132,          .data
		.src10_channel       (cmd_demux_src10_channel),                       //  output,   width = 71,          .channel
		.src10_startofpacket (cmd_demux_src10_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src10_endofpacket   (cmd_demux_src10_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src11_ready         (cmd_demux_src11_ready),                         //   input,    width = 1,     src11.ready
		.src11_valid         (cmd_demux_src11_valid),                         //  output,    width = 1,          .valid
		.src11_data          (cmd_demux_src11_data),                          //  output,  width = 132,          .data
		.src11_channel       (cmd_demux_src11_channel),                       //  output,   width = 71,          .channel
		.src11_startofpacket (cmd_demux_src11_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src11_endofpacket   (cmd_demux_src11_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src12_ready         (cmd_demux_src12_ready),                         //   input,    width = 1,     src12.ready
		.src12_valid         (cmd_demux_src12_valid),                         //  output,    width = 1,          .valid
		.src12_data          (cmd_demux_src12_data),                          //  output,  width = 132,          .data
		.src12_channel       (cmd_demux_src12_channel),                       //  output,   width = 71,          .channel
		.src12_startofpacket (cmd_demux_src12_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src12_endofpacket   (cmd_demux_src12_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src13_ready         (cmd_demux_src13_ready),                         //   input,    width = 1,     src13.ready
		.src13_valid         (cmd_demux_src13_valid),                         //  output,    width = 1,          .valid
		.src13_data          (cmd_demux_src13_data),                          //  output,  width = 132,          .data
		.src13_channel       (cmd_demux_src13_channel),                       //  output,   width = 71,          .channel
		.src13_startofpacket (cmd_demux_src13_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src13_endofpacket   (cmd_demux_src13_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src14_ready         (cmd_demux_src14_ready),                         //   input,    width = 1,     src14.ready
		.src14_valid         (cmd_demux_src14_valid),                         //  output,    width = 1,          .valid
		.src14_data          (cmd_demux_src14_data),                          //  output,  width = 132,          .data
		.src14_channel       (cmd_demux_src14_channel),                       //  output,   width = 71,          .channel
		.src14_startofpacket (cmd_demux_src14_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src14_endofpacket   (cmd_demux_src14_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src15_ready         (cmd_demux_src15_ready),                         //   input,    width = 1,     src15.ready
		.src15_valid         (cmd_demux_src15_valid),                         //  output,    width = 1,          .valid
		.src15_data          (cmd_demux_src15_data),                          //  output,  width = 132,          .data
		.src15_channel       (cmd_demux_src15_channel),                       //  output,   width = 71,          .channel
		.src15_startofpacket (cmd_demux_src15_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src15_endofpacket   (cmd_demux_src15_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src16_ready         (cmd_demux_src16_ready),                         //   input,    width = 1,     src16.ready
		.src16_valid         (cmd_demux_src16_valid),                         //  output,    width = 1,          .valid
		.src16_data          (cmd_demux_src16_data),                          //  output,  width = 132,          .data
		.src16_channel       (cmd_demux_src16_channel),                       //  output,   width = 71,          .channel
		.src16_startofpacket (cmd_demux_src16_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src16_endofpacket   (cmd_demux_src16_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src17_ready         (cmd_demux_src17_ready),                         //   input,    width = 1,     src17.ready
		.src17_valid         (cmd_demux_src17_valid),                         //  output,    width = 1,          .valid
		.src17_data          (cmd_demux_src17_data),                          //  output,  width = 132,          .data
		.src17_channel       (cmd_demux_src17_channel),                       //  output,   width = 71,          .channel
		.src17_startofpacket (cmd_demux_src17_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src17_endofpacket   (cmd_demux_src17_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src18_ready         (cmd_demux_src18_ready),                         //   input,    width = 1,     src18.ready
		.src18_valid         (cmd_demux_src18_valid),                         //  output,    width = 1,          .valid
		.src18_data          (cmd_demux_src18_data),                          //  output,  width = 132,          .data
		.src18_channel       (cmd_demux_src18_channel),                       //  output,   width = 71,          .channel
		.src18_startofpacket (cmd_demux_src18_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src18_endofpacket   (cmd_demux_src18_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src19_ready         (cmd_demux_src19_ready),                         //   input,    width = 1,     src19.ready
		.src19_valid         (cmd_demux_src19_valid),                         //  output,    width = 1,          .valid
		.src19_data          (cmd_demux_src19_data),                          //  output,  width = 132,          .data
		.src19_channel       (cmd_demux_src19_channel),                       //  output,   width = 71,          .channel
		.src19_startofpacket (cmd_demux_src19_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src19_endofpacket   (cmd_demux_src19_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src20_ready         (cmd_demux_src20_ready),                         //   input,    width = 1,     src20.ready
		.src20_valid         (cmd_demux_src20_valid),                         //  output,    width = 1,          .valid
		.src20_data          (cmd_demux_src20_data),                          //  output,  width = 132,          .data
		.src20_channel       (cmd_demux_src20_channel),                       //  output,   width = 71,          .channel
		.src20_startofpacket (cmd_demux_src20_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src20_endofpacket   (cmd_demux_src20_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src21_ready         (cmd_demux_src21_ready),                         //   input,    width = 1,     src21.ready
		.src21_valid         (cmd_demux_src21_valid),                         //  output,    width = 1,          .valid
		.src21_data          (cmd_demux_src21_data),                          //  output,  width = 132,          .data
		.src21_channel       (cmd_demux_src21_channel),                       //  output,   width = 71,          .channel
		.src21_startofpacket (cmd_demux_src21_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src21_endofpacket   (cmd_demux_src21_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src22_ready         (cmd_demux_src22_ready),                         //   input,    width = 1,     src22.ready
		.src22_valid         (cmd_demux_src22_valid),                         //  output,    width = 1,          .valid
		.src22_data          (cmd_demux_src22_data),                          //  output,  width = 132,          .data
		.src22_channel       (cmd_demux_src22_channel),                       //  output,   width = 71,          .channel
		.src22_startofpacket (cmd_demux_src22_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src22_endofpacket   (cmd_demux_src22_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src23_ready         (cmd_demux_src23_ready),                         //   input,    width = 1,     src23.ready
		.src23_valid         (cmd_demux_src23_valid),                         //  output,    width = 1,          .valid
		.src23_data          (cmd_demux_src23_data),                          //  output,  width = 132,          .data
		.src23_channel       (cmd_demux_src23_channel),                       //  output,   width = 71,          .channel
		.src23_startofpacket (cmd_demux_src23_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src23_endofpacket   (cmd_demux_src23_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src24_ready         (cmd_demux_src24_ready),                         //   input,    width = 1,     src24.ready
		.src24_valid         (cmd_demux_src24_valid),                         //  output,    width = 1,          .valid
		.src24_data          (cmd_demux_src24_data),                          //  output,  width = 132,          .data
		.src24_channel       (cmd_demux_src24_channel),                       //  output,   width = 71,          .channel
		.src24_startofpacket (cmd_demux_src24_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src24_endofpacket   (cmd_demux_src24_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src25_ready         (cmd_demux_src25_ready),                         //   input,    width = 1,     src25.ready
		.src25_valid         (cmd_demux_src25_valid),                         //  output,    width = 1,          .valid
		.src25_data          (cmd_demux_src25_data),                          //  output,  width = 132,          .data
		.src25_channel       (cmd_demux_src25_channel),                       //  output,   width = 71,          .channel
		.src25_startofpacket (cmd_demux_src25_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src25_endofpacket   (cmd_demux_src25_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src26_ready         (cmd_demux_src26_ready),                         //   input,    width = 1,     src26.ready
		.src26_valid         (cmd_demux_src26_valid),                         //  output,    width = 1,          .valid
		.src26_data          (cmd_demux_src26_data),                          //  output,  width = 132,          .data
		.src26_channel       (cmd_demux_src26_channel),                       //  output,   width = 71,          .channel
		.src26_startofpacket (cmd_demux_src26_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src26_endofpacket   (cmd_demux_src26_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src27_ready         (cmd_demux_src27_ready),                         //   input,    width = 1,     src27.ready
		.src27_valid         (cmd_demux_src27_valid),                         //  output,    width = 1,          .valid
		.src27_data          (cmd_demux_src27_data),                          //  output,  width = 132,          .data
		.src27_channel       (cmd_demux_src27_channel),                       //  output,   width = 71,          .channel
		.src27_startofpacket (cmd_demux_src27_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src27_endofpacket   (cmd_demux_src27_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src28_ready         (cmd_demux_src28_ready),                         //   input,    width = 1,     src28.ready
		.src28_valid         (cmd_demux_src28_valid),                         //  output,    width = 1,          .valid
		.src28_data          (cmd_demux_src28_data),                          //  output,  width = 132,          .data
		.src28_channel       (cmd_demux_src28_channel),                       //  output,   width = 71,          .channel
		.src28_startofpacket (cmd_demux_src28_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src28_endofpacket   (cmd_demux_src28_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src29_ready         (cmd_demux_src29_ready),                         //   input,    width = 1,     src29.ready
		.src29_valid         (cmd_demux_src29_valid),                         //  output,    width = 1,          .valid
		.src29_data          (cmd_demux_src29_data),                          //  output,  width = 132,          .data
		.src29_channel       (cmd_demux_src29_channel),                       //  output,   width = 71,          .channel
		.src29_startofpacket (cmd_demux_src29_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src29_endofpacket   (cmd_demux_src29_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src30_ready         (cmd_demux_src30_ready),                         //   input,    width = 1,     src30.ready
		.src30_valid         (cmd_demux_src30_valid),                         //  output,    width = 1,          .valid
		.src30_data          (cmd_demux_src30_data),                          //  output,  width = 132,          .data
		.src30_channel       (cmd_demux_src30_channel),                       //  output,   width = 71,          .channel
		.src30_startofpacket (cmd_demux_src30_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src30_endofpacket   (cmd_demux_src30_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src31_ready         (cmd_demux_src31_ready),                         //   input,    width = 1,     src31.ready
		.src31_valid         (cmd_demux_src31_valid),                         //  output,    width = 1,          .valid
		.src31_data          (cmd_demux_src31_data),                          //  output,  width = 132,          .data
		.src31_channel       (cmd_demux_src31_channel),                       //  output,   width = 71,          .channel
		.src31_startofpacket (cmd_demux_src31_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src31_endofpacket   (cmd_demux_src31_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src32_ready         (cmd_demux_src32_ready),                         //   input,    width = 1,     src32.ready
		.src32_valid         (cmd_demux_src32_valid),                         //  output,    width = 1,          .valid
		.src32_data          (cmd_demux_src32_data),                          //  output,  width = 132,          .data
		.src32_channel       (cmd_demux_src32_channel),                       //  output,   width = 71,          .channel
		.src32_startofpacket (cmd_demux_src32_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src32_endofpacket   (cmd_demux_src32_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src33_ready         (cmd_demux_src33_ready),                         //   input,    width = 1,     src33.ready
		.src33_valid         (cmd_demux_src33_valid),                         //  output,    width = 1,          .valid
		.src33_data          (cmd_demux_src33_data),                          //  output,  width = 132,          .data
		.src33_channel       (cmd_demux_src33_channel),                       //  output,   width = 71,          .channel
		.src33_startofpacket (cmd_demux_src33_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src33_endofpacket   (cmd_demux_src33_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src34_ready         (cmd_demux_src34_ready),                         //   input,    width = 1,     src34.ready
		.src34_valid         (cmd_demux_src34_valid),                         //  output,    width = 1,          .valid
		.src34_data          (cmd_demux_src34_data),                          //  output,  width = 132,          .data
		.src34_channel       (cmd_demux_src34_channel),                       //  output,   width = 71,          .channel
		.src34_startofpacket (cmd_demux_src34_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src34_endofpacket   (cmd_demux_src34_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src35_ready         (cmd_demux_src35_ready),                         //   input,    width = 1,     src35.ready
		.src35_valid         (cmd_demux_src35_valid),                         //  output,    width = 1,          .valid
		.src35_data          (cmd_demux_src35_data),                          //  output,  width = 132,          .data
		.src35_channel       (cmd_demux_src35_channel),                       //  output,   width = 71,          .channel
		.src35_startofpacket (cmd_demux_src35_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src35_endofpacket   (cmd_demux_src35_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src36_ready         (cmd_demux_src36_ready),                         //   input,    width = 1,     src36.ready
		.src36_valid         (cmd_demux_src36_valid),                         //  output,    width = 1,          .valid
		.src36_data          (cmd_demux_src36_data),                          //  output,  width = 132,          .data
		.src36_channel       (cmd_demux_src36_channel),                       //  output,   width = 71,          .channel
		.src36_startofpacket (cmd_demux_src36_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src36_endofpacket   (cmd_demux_src36_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src37_ready         (cmd_demux_src37_ready),                         //   input,    width = 1,     src37.ready
		.src37_valid         (cmd_demux_src37_valid),                         //  output,    width = 1,          .valid
		.src37_data          (cmd_demux_src37_data),                          //  output,  width = 132,          .data
		.src37_channel       (cmd_demux_src37_channel),                       //  output,   width = 71,          .channel
		.src37_startofpacket (cmd_demux_src37_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src37_endofpacket   (cmd_demux_src37_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src38_ready         (cmd_demux_src38_ready),                         //   input,    width = 1,     src38.ready
		.src38_valid         (cmd_demux_src38_valid),                         //  output,    width = 1,          .valid
		.src38_data          (cmd_demux_src38_data),                          //  output,  width = 132,          .data
		.src38_channel       (cmd_demux_src38_channel),                       //  output,   width = 71,          .channel
		.src38_startofpacket (cmd_demux_src38_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src38_endofpacket   (cmd_demux_src38_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src39_ready         (cmd_demux_src39_ready),                         //   input,    width = 1,     src39.ready
		.src39_valid         (cmd_demux_src39_valid),                         //  output,    width = 1,          .valid
		.src39_data          (cmd_demux_src39_data),                          //  output,  width = 132,          .data
		.src39_channel       (cmd_demux_src39_channel),                       //  output,   width = 71,          .channel
		.src39_startofpacket (cmd_demux_src39_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src39_endofpacket   (cmd_demux_src39_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src40_ready         (cmd_demux_src40_ready),                         //   input,    width = 1,     src40.ready
		.src40_valid         (cmd_demux_src40_valid),                         //  output,    width = 1,          .valid
		.src40_data          (cmd_demux_src40_data),                          //  output,  width = 132,          .data
		.src40_channel       (cmd_demux_src40_channel),                       //  output,   width = 71,          .channel
		.src40_startofpacket (cmd_demux_src40_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src40_endofpacket   (cmd_demux_src40_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src41_ready         (cmd_demux_src41_ready),                         //   input,    width = 1,     src41.ready
		.src41_valid         (cmd_demux_src41_valid),                         //  output,    width = 1,          .valid
		.src41_data          (cmd_demux_src41_data),                          //  output,  width = 132,          .data
		.src41_channel       (cmd_demux_src41_channel),                       //  output,   width = 71,          .channel
		.src41_startofpacket (cmd_demux_src41_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src41_endofpacket   (cmd_demux_src41_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src42_ready         (cmd_demux_src42_ready),                         //   input,    width = 1,     src42.ready
		.src42_valid         (cmd_demux_src42_valid),                         //  output,    width = 1,          .valid
		.src42_data          (cmd_demux_src42_data),                          //  output,  width = 132,          .data
		.src42_channel       (cmd_demux_src42_channel),                       //  output,   width = 71,          .channel
		.src42_startofpacket (cmd_demux_src42_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src42_endofpacket   (cmd_demux_src42_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src43_ready         (cmd_demux_src43_ready),                         //   input,    width = 1,     src43.ready
		.src43_valid         (cmd_demux_src43_valid),                         //  output,    width = 1,          .valid
		.src43_data          (cmd_demux_src43_data),                          //  output,  width = 132,          .data
		.src43_channel       (cmd_demux_src43_channel),                       //  output,   width = 71,          .channel
		.src43_startofpacket (cmd_demux_src43_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src43_endofpacket   (cmd_demux_src43_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src44_ready         (cmd_demux_src44_ready),                         //   input,    width = 1,     src44.ready
		.src44_valid         (cmd_demux_src44_valid),                         //  output,    width = 1,          .valid
		.src44_data          (cmd_demux_src44_data),                          //  output,  width = 132,          .data
		.src44_channel       (cmd_demux_src44_channel),                       //  output,   width = 71,          .channel
		.src44_startofpacket (cmd_demux_src44_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src44_endofpacket   (cmd_demux_src44_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src45_ready         (cmd_demux_src45_ready),                         //   input,    width = 1,     src45.ready
		.src45_valid         (cmd_demux_src45_valid),                         //  output,    width = 1,          .valid
		.src45_data          (cmd_demux_src45_data),                          //  output,  width = 132,          .data
		.src45_channel       (cmd_demux_src45_channel),                       //  output,   width = 71,          .channel
		.src45_startofpacket (cmd_demux_src45_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src45_endofpacket   (cmd_demux_src45_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src46_ready         (cmd_demux_src46_ready),                         //   input,    width = 1,     src46.ready
		.src46_valid         (cmd_demux_src46_valid),                         //  output,    width = 1,          .valid
		.src46_data          (cmd_demux_src46_data),                          //  output,  width = 132,          .data
		.src46_channel       (cmd_demux_src46_channel),                       //  output,   width = 71,          .channel
		.src46_startofpacket (cmd_demux_src46_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src46_endofpacket   (cmd_demux_src46_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src47_ready         (cmd_demux_src47_ready),                         //   input,    width = 1,     src47.ready
		.src47_valid         (cmd_demux_src47_valid),                         //  output,    width = 1,          .valid
		.src47_data          (cmd_demux_src47_data),                          //  output,  width = 132,          .data
		.src47_channel       (cmd_demux_src47_channel),                       //  output,   width = 71,          .channel
		.src47_startofpacket (cmd_demux_src47_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src47_endofpacket   (cmd_demux_src47_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src48_ready         (cmd_demux_src48_ready),                         //   input,    width = 1,     src48.ready
		.src48_valid         (cmd_demux_src48_valid),                         //  output,    width = 1,          .valid
		.src48_data          (cmd_demux_src48_data),                          //  output,  width = 132,          .data
		.src48_channel       (cmd_demux_src48_channel),                       //  output,   width = 71,          .channel
		.src48_startofpacket (cmd_demux_src48_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src48_endofpacket   (cmd_demux_src48_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src49_ready         (cmd_demux_src49_ready),                         //   input,    width = 1,     src49.ready
		.src49_valid         (cmd_demux_src49_valid),                         //  output,    width = 1,          .valid
		.src49_data          (cmd_demux_src49_data),                          //  output,  width = 132,          .data
		.src49_channel       (cmd_demux_src49_channel),                       //  output,   width = 71,          .channel
		.src49_startofpacket (cmd_demux_src49_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src49_endofpacket   (cmd_demux_src49_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src50_ready         (cmd_demux_src50_ready),                         //   input,    width = 1,     src50.ready
		.src50_valid         (cmd_demux_src50_valid),                         //  output,    width = 1,          .valid
		.src50_data          (cmd_demux_src50_data),                          //  output,  width = 132,          .data
		.src50_channel       (cmd_demux_src50_channel),                       //  output,   width = 71,          .channel
		.src50_startofpacket (cmd_demux_src50_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src50_endofpacket   (cmd_demux_src50_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src51_ready         (cmd_demux_src51_ready),                         //   input,    width = 1,     src51.ready
		.src51_valid         (cmd_demux_src51_valid),                         //  output,    width = 1,          .valid
		.src51_data          (cmd_demux_src51_data),                          //  output,  width = 132,          .data
		.src51_channel       (cmd_demux_src51_channel),                       //  output,   width = 71,          .channel
		.src51_startofpacket (cmd_demux_src51_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src51_endofpacket   (cmd_demux_src51_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src52_ready         (cmd_demux_src52_ready),                         //   input,    width = 1,     src52.ready
		.src52_valid         (cmd_demux_src52_valid),                         //  output,    width = 1,          .valid
		.src52_data          (cmd_demux_src52_data),                          //  output,  width = 132,          .data
		.src52_channel       (cmd_demux_src52_channel),                       //  output,   width = 71,          .channel
		.src52_startofpacket (cmd_demux_src52_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src52_endofpacket   (cmd_demux_src52_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src53_ready         (cmd_demux_src53_ready),                         //   input,    width = 1,     src53.ready
		.src53_valid         (cmd_demux_src53_valid),                         //  output,    width = 1,          .valid
		.src53_data          (cmd_demux_src53_data),                          //  output,  width = 132,          .data
		.src53_channel       (cmd_demux_src53_channel),                       //  output,   width = 71,          .channel
		.src53_startofpacket (cmd_demux_src53_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src53_endofpacket   (cmd_demux_src53_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src54_ready         (cmd_demux_src54_ready),                         //   input,    width = 1,     src54.ready
		.src54_valid         (cmd_demux_src54_valid),                         //  output,    width = 1,          .valid
		.src54_data          (cmd_demux_src54_data),                          //  output,  width = 132,          .data
		.src54_channel       (cmd_demux_src54_channel),                       //  output,   width = 71,          .channel
		.src54_startofpacket (cmd_demux_src54_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src54_endofpacket   (cmd_demux_src54_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src55_ready         (cmd_demux_src55_ready),                         //   input,    width = 1,     src55.ready
		.src55_valid         (cmd_demux_src55_valid),                         //  output,    width = 1,          .valid
		.src55_data          (cmd_demux_src55_data),                          //  output,  width = 132,          .data
		.src55_channel       (cmd_demux_src55_channel),                       //  output,   width = 71,          .channel
		.src55_startofpacket (cmd_demux_src55_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src55_endofpacket   (cmd_demux_src55_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src56_ready         (cmd_demux_src56_ready),                         //   input,    width = 1,     src56.ready
		.src56_valid         (cmd_demux_src56_valid),                         //  output,    width = 1,          .valid
		.src56_data          (cmd_demux_src56_data),                          //  output,  width = 132,          .data
		.src56_channel       (cmd_demux_src56_channel),                       //  output,   width = 71,          .channel
		.src56_startofpacket (cmd_demux_src56_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src56_endofpacket   (cmd_demux_src56_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src57_ready         (cmd_demux_src57_ready),                         //   input,    width = 1,     src57.ready
		.src57_valid         (cmd_demux_src57_valid),                         //  output,    width = 1,          .valid
		.src57_data          (cmd_demux_src57_data),                          //  output,  width = 132,          .data
		.src57_channel       (cmd_demux_src57_channel),                       //  output,   width = 71,          .channel
		.src57_startofpacket (cmd_demux_src57_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src57_endofpacket   (cmd_demux_src57_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src58_ready         (cmd_demux_src58_ready),                         //   input,    width = 1,     src58.ready
		.src58_valid         (cmd_demux_src58_valid),                         //  output,    width = 1,          .valid
		.src58_data          (cmd_demux_src58_data),                          //  output,  width = 132,          .data
		.src58_channel       (cmd_demux_src58_channel),                       //  output,   width = 71,          .channel
		.src58_startofpacket (cmd_demux_src58_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src58_endofpacket   (cmd_demux_src58_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src59_ready         (cmd_demux_src59_ready),                         //   input,    width = 1,     src59.ready
		.src59_valid         (cmd_demux_src59_valid),                         //  output,    width = 1,          .valid
		.src59_data          (cmd_demux_src59_data),                          //  output,  width = 132,          .data
		.src59_channel       (cmd_demux_src59_channel),                       //  output,   width = 71,          .channel
		.src59_startofpacket (cmd_demux_src59_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src59_endofpacket   (cmd_demux_src59_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src60_ready         (cmd_demux_src60_ready),                         //   input,    width = 1,     src60.ready
		.src60_valid         (cmd_demux_src60_valid),                         //  output,    width = 1,          .valid
		.src60_data          (cmd_demux_src60_data),                          //  output,  width = 132,          .data
		.src60_channel       (cmd_demux_src60_channel),                       //  output,   width = 71,          .channel
		.src60_startofpacket (cmd_demux_src60_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src60_endofpacket   (cmd_demux_src60_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src61_ready         (cmd_demux_src61_ready),                         //   input,    width = 1,     src61.ready
		.src61_valid         (cmd_demux_src61_valid),                         //  output,    width = 1,          .valid
		.src61_data          (cmd_demux_src61_data),                          //  output,  width = 132,          .data
		.src61_channel       (cmd_demux_src61_channel),                       //  output,   width = 71,          .channel
		.src61_startofpacket (cmd_demux_src61_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src61_endofpacket   (cmd_demux_src61_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src62_ready         (cmd_demux_src62_ready),                         //   input,    width = 1,     src62.ready
		.src62_valid         (cmd_demux_src62_valid),                         //  output,    width = 1,          .valid
		.src62_data          (cmd_demux_src62_data),                          //  output,  width = 132,          .data
		.src62_channel       (cmd_demux_src62_channel),                       //  output,   width = 71,          .channel
		.src62_startofpacket (cmd_demux_src62_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src62_endofpacket   (cmd_demux_src62_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src63_ready         (cmd_demux_src63_ready),                         //   input,    width = 1,     src63.ready
		.src63_valid         (cmd_demux_src63_valid),                         //  output,    width = 1,          .valid
		.src63_data          (cmd_demux_src63_data),                          //  output,  width = 132,          .data
		.src63_channel       (cmd_demux_src63_channel),                       //  output,   width = 71,          .channel
		.src63_startofpacket (cmd_demux_src63_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src63_endofpacket   (cmd_demux_src63_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src64_ready         (cmd_demux_src64_ready),                         //   input,    width = 1,     src64.ready
		.src64_valid         (cmd_demux_src64_valid),                         //  output,    width = 1,          .valid
		.src64_data          (cmd_demux_src64_data),                          //  output,  width = 132,          .data
		.src64_channel       (cmd_demux_src64_channel),                       //  output,   width = 71,          .channel
		.src64_startofpacket (cmd_demux_src64_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src64_endofpacket   (cmd_demux_src64_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src65_ready         (cmd_demux_src65_ready),                         //   input,    width = 1,     src65.ready
		.src65_valid         (cmd_demux_src65_valid),                         //  output,    width = 1,          .valid
		.src65_data          (cmd_demux_src65_data),                          //  output,  width = 132,          .data
		.src65_channel       (cmd_demux_src65_channel),                       //  output,   width = 71,          .channel
		.src65_startofpacket (cmd_demux_src65_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src65_endofpacket   (cmd_demux_src65_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src66_ready         (cmd_demux_src66_ready),                         //   input,    width = 1,     src66.ready
		.src66_valid         (cmd_demux_src66_valid),                         //  output,    width = 1,          .valid
		.src66_data          (cmd_demux_src66_data),                          //  output,  width = 132,          .data
		.src66_channel       (cmd_demux_src66_channel),                       //  output,   width = 71,          .channel
		.src66_startofpacket (cmd_demux_src66_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src66_endofpacket   (cmd_demux_src66_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src67_ready         (cmd_demux_src67_ready),                         //   input,    width = 1,     src67.ready
		.src67_valid         (cmd_demux_src67_valid),                         //  output,    width = 1,          .valid
		.src67_data          (cmd_demux_src67_data),                          //  output,  width = 132,          .data
		.src67_channel       (cmd_demux_src67_channel),                       //  output,   width = 71,          .channel
		.src67_startofpacket (cmd_demux_src67_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src67_endofpacket   (cmd_demux_src67_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src68_ready         (cmd_demux_src68_ready),                         //   input,    width = 1,     src68.ready
		.src68_valid         (cmd_demux_src68_valid),                         //  output,    width = 1,          .valid
		.src68_data          (cmd_demux_src68_data),                          //  output,  width = 132,          .data
		.src68_channel       (cmd_demux_src68_channel),                       //  output,   width = 71,          .channel
		.src68_startofpacket (cmd_demux_src68_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src68_endofpacket   (cmd_demux_src68_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src69_ready         (cmd_demux_src69_ready),                         //   input,    width = 1,     src69.ready
		.src69_valid         (cmd_demux_src69_valid),                         //  output,    width = 1,          .valid
		.src69_data          (cmd_demux_src69_data),                          //  output,  width = 132,          .data
		.src69_channel       (cmd_demux_src69_channel),                       //  output,   width = 71,          .channel
		.src69_startofpacket (cmd_demux_src69_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src69_endofpacket   (cmd_demux_src69_endofpacket),                   //  output,    width = 1,          .endofpacket
		.src70_ready         (cmd_demux_src70_ready),                         //   input,    width = 1,     src70.ready
		.src70_valid         (cmd_demux_src70_valid),                         //  output,    width = 1,          .valid
		.src70_data          (cmd_demux_src70_data),                          //  output,  width = 132,          .data
		.src70_channel       (cmd_demux_src70_channel),                       //  output,   width = 71,          .channel
		.src70_startofpacket (cmd_demux_src70_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src70_endofpacket   (cmd_demux_src70_endofpacket)                    //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_h3ygrbi cmd_demux_001 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready          (router_001_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel        (router_001_src_channel),                        //   input,   width = 71,          .channel
		.sink_data           (router_001_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket  (router_001_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket    (router_001_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid          (router_001_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready          (cmd_demux_001_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid          (cmd_demux_001_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data           (cmd_demux_001_src0_data),                       //  output,  width = 132,          .data
		.src0_channel        (cmd_demux_001_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket  (cmd_demux_001_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket    (cmd_demux_001_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready          (cmd_demux_001_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid          (cmd_demux_001_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data           (cmd_demux_001_src1_data),                       //  output,  width = 132,          .data
		.src1_channel        (cmd_demux_001_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket  (cmd_demux_001_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket    (cmd_demux_001_src1_endofpacket),                //  output,    width = 1,          .endofpacket
		.src2_ready          (cmd_demux_001_src2_ready),                      //   input,    width = 1,      src2.ready
		.src2_valid          (cmd_demux_001_src2_valid),                      //  output,    width = 1,          .valid
		.src2_data           (cmd_demux_001_src2_data),                       //  output,  width = 132,          .data
		.src2_channel        (cmd_demux_001_src2_channel),                    //  output,   width = 71,          .channel
		.src2_startofpacket  (cmd_demux_001_src2_startofpacket),              //  output,    width = 1,          .startofpacket
		.src2_endofpacket    (cmd_demux_001_src2_endofpacket),                //  output,    width = 1,          .endofpacket
		.src3_ready          (cmd_demux_001_src3_ready),                      //   input,    width = 1,      src3.ready
		.src3_valid          (cmd_demux_001_src3_valid),                      //  output,    width = 1,          .valid
		.src3_data           (cmd_demux_001_src3_data),                       //  output,  width = 132,          .data
		.src3_channel        (cmd_demux_001_src3_channel),                    //  output,   width = 71,          .channel
		.src3_startofpacket  (cmd_demux_001_src3_startofpacket),              //  output,    width = 1,          .startofpacket
		.src3_endofpacket    (cmd_demux_001_src3_endofpacket),                //  output,    width = 1,          .endofpacket
		.src4_ready          (cmd_demux_001_src4_ready),                      //   input,    width = 1,      src4.ready
		.src4_valid          (cmd_demux_001_src4_valid),                      //  output,    width = 1,          .valid
		.src4_data           (cmd_demux_001_src4_data),                       //  output,  width = 132,          .data
		.src4_channel        (cmd_demux_001_src4_channel),                    //  output,   width = 71,          .channel
		.src4_startofpacket  (cmd_demux_001_src4_startofpacket),              //  output,    width = 1,          .startofpacket
		.src4_endofpacket    (cmd_demux_001_src4_endofpacket),                //  output,    width = 1,          .endofpacket
		.src5_ready          (cmd_demux_001_src5_ready),                      //   input,    width = 1,      src5.ready
		.src5_valid          (cmd_demux_001_src5_valid),                      //  output,    width = 1,          .valid
		.src5_data           (cmd_demux_001_src5_data),                       //  output,  width = 132,          .data
		.src5_channel        (cmd_demux_001_src5_channel),                    //  output,   width = 71,          .channel
		.src5_startofpacket  (cmd_demux_001_src5_startofpacket),              //  output,    width = 1,          .startofpacket
		.src5_endofpacket    (cmd_demux_001_src5_endofpacket),                //  output,    width = 1,          .endofpacket
		.src6_ready          (cmd_demux_001_src6_ready),                      //   input,    width = 1,      src6.ready
		.src6_valid          (cmd_demux_001_src6_valid),                      //  output,    width = 1,          .valid
		.src6_data           (cmd_demux_001_src6_data),                       //  output,  width = 132,          .data
		.src6_channel        (cmd_demux_001_src6_channel),                    //  output,   width = 71,          .channel
		.src6_startofpacket  (cmd_demux_001_src6_startofpacket),              //  output,    width = 1,          .startofpacket
		.src6_endofpacket    (cmd_demux_001_src6_endofpacket),                //  output,    width = 1,          .endofpacket
		.src7_ready          (cmd_demux_001_src7_ready),                      //   input,    width = 1,      src7.ready
		.src7_valid          (cmd_demux_001_src7_valid),                      //  output,    width = 1,          .valid
		.src7_data           (cmd_demux_001_src7_data),                       //  output,  width = 132,          .data
		.src7_channel        (cmd_demux_001_src7_channel),                    //  output,   width = 71,          .channel
		.src7_startofpacket  (cmd_demux_001_src7_startofpacket),              //  output,    width = 1,          .startofpacket
		.src7_endofpacket    (cmd_demux_001_src7_endofpacket),                //  output,    width = 1,          .endofpacket
		.src8_ready          (cmd_demux_001_src8_ready),                      //   input,    width = 1,      src8.ready
		.src8_valid          (cmd_demux_001_src8_valid),                      //  output,    width = 1,          .valid
		.src8_data           (cmd_demux_001_src8_data),                       //  output,  width = 132,          .data
		.src8_channel        (cmd_demux_001_src8_channel),                    //  output,   width = 71,          .channel
		.src8_startofpacket  (cmd_demux_001_src8_startofpacket),              //  output,    width = 1,          .startofpacket
		.src8_endofpacket    (cmd_demux_001_src8_endofpacket),                //  output,    width = 1,          .endofpacket
		.src9_ready          (cmd_demux_001_src9_ready),                      //   input,    width = 1,      src9.ready
		.src9_valid          (cmd_demux_001_src9_valid),                      //  output,    width = 1,          .valid
		.src9_data           (cmd_demux_001_src9_data),                       //  output,  width = 132,          .data
		.src9_channel        (cmd_demux_001_src9_channel),                    //  output,   width = 71,          .channel
		.src9_startofpacket  (cmd_demux_001_src9_startofpacket),              //  output,    width = 1,          .startofpacket
		.src9_endofpacket    (cmd_demux_001_src9_endofpacket),                //  output,    width = 1,          .endofpacket
		.src10_ready         (cmd_demux_001_src10_ready),                     //   input,    width = 1,     src10.ready
		.src10_valid         (cmd_demux_001_src10_valid),                     //  output,    width = 1,          .valid
		.src10_data          (cmd_demux_001_src10_data),                      //  output,  width = 132,          .data
		.src10_channel       (cmd_demux_001_src10_channel),                   //  output,   width = 71,          .channel
		.src10_startofpacket (cmd_demux_001_src10_startofpacket),             //  output,    width = 1,          .startofpacket
		.src10_endofpacket   (cmd_demux_001_src10_endofpacket),               //  output,    width = 1,          .endofpacket
		.src11_ready         (cmd_demux_001_src11_ready),                     //   input,    width = 1,     src11.ready
		.src11_valid         (cmd_demux_001_src11_valid),                     //  output,    width = 1,          .valid
		.src11_data          (cmd_demux_001_src11_data),                      //  output,  width = 132,          .data
		.src11_channel       (cmd_demux_001_src11_channel),                   //  output,   width = 71,          .channel
		.src11_startofpacket (cmd_demux_001_src11_startofpacket),             //  output,    width = 1,          .startofpacket
		.src11_endofpacket   (cmd_demux_001_src11_endofpacket),               //  output,    width = 1,          .endofpacket
		.src12_ready         (cmd_demux_001_src12_ready),                     //   input,    width = 1,     src12.ready
		.src12_valid         (cmd_demux_001_src12_valid),                     //  output,    width = 1,          .valid
		.src12_data          (cmd_demux_001_src12_data),                      //  output,  width = 132,          .data
		.src12_channel       (cmd_demux_001_src12_channel),                   //  output,   width = 71,          .channel
		.src12_startofpacket (cmd_demux_001_src12_startofpacket),             //  output,    width = 1,          .startofpacket
		.src12_endofpacket   (cmd_demux_001_src12_endofpacket),               //  output,    width = 1,          .endofpacket
		.src13_ready         (cmd_demux_001_src13_ready),                     //   input,    width = 1,     src13.ready
		.src13_valid         (cmd_demux_001_src13_valid),                     //  output,    width = 1,          .valid
		.src13_data          (cmd_demux_001_src13_data),                      //  output,  width = 132,          .data
		.src13_channel       (cmd_demux_001_src13_channel),                   //  output,   width = 71,          .channel
		.src13_startofpacket (cmd_demux_001_src13_startofpacket),             //  output,    width = 1,          .startofpacket
		.src13_endofpacket   (cmd_demux_001_src13_endofpacket),               //  output,    width = 1,          .endofpacket
		.src14_ready         (cmd_demux_001_src14_ready),                     //   input,    width = 1,     src14.ready
		.src14_valid         (cmd_demux_001_src14_valid),                     //  output,    width = 1,          .valid
		.src14_data          (cmd_demux_001_src14_data),                      //  output,  width = 132,          .data
		.src14_channel       (cmd_demux_001_src14_channel),                   //  output,   width = 71,          .channel
		.src14_startofpacket (cmd_demux_001_src14_startofpacket),             //  output,    width = 1,          .startofpacket
		.src14_endofpacket   (cmd_demux_001_src14_endofpacket),               //  output,    width = 1,          .endofpacket
		.src15_ready         (cmd_demux_001_src15_ready),                     //   input,    width = 1,     src15.ready
		.src15_valid         (cmd_demux_001_src15_valid),                     //  output,    width = 1,          .valid
		.src15_data          (cmd_demux_001_src15_data),                      //  output,  width = 132,          .data
		.src15_channel       (cmd_demux_001_src15_channel),                   //  output,   width = 71,          .channel
		.src15_startofpacket (cmd_demux_001_src15_startofpacket),             //  output,    width = 1,          .startofpacket
		.src15_endofpacket   (cmd_demux_001_src15_endofpacket),               //  output,    width = 1,          .endofpacket
		.src16_ready         (cmd_demux_001_src16_ready),                     //   input,    width = 1,     src16.ready
		.src16_valid         (cmd_demux_001_src16_valid),                     //  output,    width = 1,          .valid
		.src16_data          (cmd_demux_001_src16_data),                      //  output,  width = 132,          .data
		.src16_channel       (cmd_demux_001_src16_channel),                   //  output,   width = 71,          .channel
		.src16_startofpacket (cmd_demux_001_src16_startofpacket),             //  output,    width = 1,          .startofpacket
		.src16_endofpacket   (cmd_demux_001_src16_endofpacket),               //  output,    width = 1,          .endofpacket
		.src17_ready         (cmd_demux_001_src17_ready),                     //   input,    width = 1,     src17.ready
		.src17_valid         (cmd_demux_001_src17_valid),                     //  output,    width = 1,          .valid
		.src17_data          (cmd_demux_001_src17_data),                      //  output,  width = 132,          .data
		.src17_channel       (cmd_demux_001_src17_channel),                   //  output,   width = 71,          .channel
		.src17_startofpacket (cmd_demux_001_src17_startofpacket),             //  output,    width = 1,          .startofpacket
		.src17_endofpacket   (cmd_demux_001_src17_endofpacket),               //  output,    width = 1,          .endofpacket
		.src18_ready         (cmd_demux_001_src18_ready),                     //   input,    width = 1,     src18.ready
		.src18_valid         (cmd_demux_001_src18_valid),                     //  output,    width = 1,          .valid
		.src18_data          (cmd_demux_001_src18_data),                      //  output,  width = 132,          .data
		.src18_channel       (cmd_demux_001_src18_channel),                   //  output,   width = 71,          .channel
		.src18_startofpacket (cmd_demux_001_src18_startofpacket),             //  output,    width = 1,          .startofpacket
		.src18_endofpacket   (cmd_demux_001_src18_endofpacket),               //  output,    width = 1,          .endofpacket
		.src19_ready         (cmd_demux_001_src19_ready),                     //   input,    width = 1,     src19.ready
		.src19_valid         (cmd_demux_001_src19_valid),                     //  output,    width = 1,          .valid
		.src19_data          (cmd_demux_001_src19_data),                      //  output,  width = 132,          .data
		.src19_channel       (cmd_demux_001_src19_channel),                   //  output,   width = 71,          .channel
		.src19_startofpacket (cmd_demux_001_src19_startofpacket),             //  output,    width = 1,          .startofpacket
		.src19_endofpacket   (cmd_demux_001_src19_endofpacket),               //  output,    width = 1,          .endofpacket
		.src20_ready         (cmd_demux_001_src20_ready),                     //   input,    width = 1,     src20.ready
		.src20_valid         (cmd_demux_001_src20_valid),                     //  output,    width = 1,          .valid
		.src20_data          (cmd_demux_001_src20_data),                      //  output,  width = 132,          .data
		.src20_channel       (cmd_demux_001_src20_channel),                   //  output,   width = 71,          .channel
		.src20_startofpacket (cmd_demux_001_src20_startofpacket),             //  output,    width = 1,          .startofpacket
		.src20_endofpacket   (cmd_demux_001_src20_endofpacket),               //  output,    width = 1,          .endofpacket
		.src21_ready         (cmd_demux_001_src21_ready),                     //   input,    width = 1,     src21.ready
		.src21_valid         (cmd_demux_001_src21_valid),                     //  output,    width = 1,          .valid
		.src21_data          (cmd_demux_001_src21_data),                      //  output,  width = 132,          .data
		.src21_channel       (cmd_demux_001_src21_channel),                   //  output,   width = 71,          .channel
		.src21_startofpacket (cmd_demux_001_src21_startofpacket),             //  output,    width = 1,          .startofpacket
		.src21_endofpacket   (cmd_demux_001_src21_endofpacket),               //  output,    width = 1,          .endofpacket
		.src22_ready         (cmd_demux_001_src22_ready),                     //   input,    width = 1,     src22.ready
		.src22_valid         (cmd_demux_001_src22_valid),                     //  output,    width = 1,          .valid
		.src22_data          (cmd_demux_001_src22_data),                      //  output,  width = 132,          .data
		.src22_channel       (cmd_demux_001_src22_channel),                   //  output,   width = 71,          .channel
		.src22_startofpacket (cmd_demux_001_src22_startofpacket),             //  output,    width = 1,          .startofpacket
		.src22_endofpacket   (cmd_demux_001_src22_endofpacket),               //  output,    width = 1,          .endofpacket
		.src23_ready         (cmd_demux_001_src23_ready),                     //   input,    width = 1,     src23.ready
		.src23_valid         (cmd_demux_001_src23_valid),                     //  output,    width = 1,          .valid
		.src23_data          (cmd_demux_001_src23_data),                      //  output,  width = 132,          .data
		.src23_channel       (cmd_demux_001_src23_channel),                   //  output,   width = 71,          .channel
		.src23_startofpacket (cmd_demux_001_src23_startofpacket),             //  output,    width = 1,          .startofpacket
		.src23_endofpacket   (cmd_demux_001_src23_endofpacket),               //  output,    width = 1,          .endofpacket
		.src24_ready         (cmd_demux_001_src24_ready),                     //   input,    width = 1,     src24.ready
		.src24_valid         (cmd_demux_001_src24_valid),                     //  output,    width = 1,          .valid
		.src24_data          (cmd_demux_001_src24_data),                      //  output,  width = 132,          .data
		.src24_channel       (cmd_demux_001_src24_channel),                   //  output,   width = 71,          .channel
		.src24_startofpacket (cmd_demux_001_src24_startofpacket),             //  output,    width = 1,          .startofpacket
		.src24_endofpacket   (cmd_demux_001_src24_endofpacket),               //  output,    width = 1,          .endofpacket
		.src25_ready         (cmd_demux_001_src25_ready),                     //   input,    width = 1,     src25.ready
		.src25_valid         (cmd_demux_001_src25_valid),                     //  output,    width = 1,          .valid
		.src25_data          (cmd_demux_001_src25_data),                      //  output,  width = 132,          .data
		.src25_channel       (cmd_demux_001_src25_channel),                   //  output,   width = 71,          .channel
		.src25_startofpacket (cmd_demux_001_src25_startofpacket),             //  output,    width = 1,          .startofpacket
		.src25_endofpacket   (cmd_demux_001_src25_endofpacket),               //  output,    width = 1,          .endofpacket
		.src26_ready         (cmd_demux_001_src26_ready),                     //   input,    width = 1,     src26.ready
		.src26_valid         (cmd_demux_001_src26_valid),                     //  output,    width = 1,          .valid
		.src26_data          (cmd_demux_001_src26_data),                      //  output,  width = 132,          .data
		.src26_channel       (cmd_demux_001_src26_channel),                   //  output,   width = 71,          .channel
		.src26_startofpacket (cmd_demux_001_src26_startofpacket),             //  output,    width = 1,          .startofpacket
		.src26_endofpacket   (cmd_demux_001_src26_endofpacket),               //  output,    width = 1,          .endofpacket
		.src27_ready         (cmd_demux_001_src27_ready),                     //   input,    width = 1,     src27.ready
		.src27_valid         (cmd_demux_001_src27_valid),                     //  output,    width = 1,          .valid
		.src27_data          (cmd_demux_001_src27_data),                      //  output,  width = 132,          .data
		.src27_channel       (cmd_demux_001_src27_channel),                   //  output,   width = 71,          .channel
		.src27_startofpacket (cmd_demux_001_src27_startofpacket),             //  output,    width = 1,          .startofpacket
		.src27_endofpacket   (cmd_demux_001_src27_endofpacket),               //  output,    width = 1,          .endofpacket
		.src28_ready         (cmd_demux_001_src28_ready),                     //   input,    width = 1,     src28.ready
		.src28_valid         (cmd_demux_001_src28_valid),                     //  output,    width = 1,          .valid
		.src28_data          (cmd_demux_001_src28_data),                      //  output,  width = 132,          .data
		.src28_channel       (cmd_demux_001_src28_channel),                   //  output,   width = 71,          .channel
		.src28_startofpacket (cmd_demux_001_src28_startofpacket),             //  output,    width = 1,          .startofpacket
		.src28_endofpacket   (cmd_demux_001_src28_endofpacket),               //  output,    width = 1,          .endofpacket
		.src29_ready         (cmd_demux_001_src29_ready),                     //   input,    width = 1,     src29.ready
		.src29_valid         (cmd_demux_001_src29_valid),                     //  output,    width = 1,          .valid
		.src29_data          (cmd_demux_001_src29_data),                      //  output,  width = 132,          .data
		.src29_channel       (cmd_demux_001_src29_channel),                   //  output,   width = 71,          .channel
		.src29_startofpacket (cmd_demux_001_src29_startofpacket),             //  output,    width = 1,          .startofpacket
		.src29_endofpacket   (cmd_demux_001_src29_endofpacket),               //  output,    width = 1,          .endofpacket
		.src30_ready         (cmd_demux_001_src30_ready),                     //   input,    width = 1,     src30.ready
		.src30_valid         (cmd_demux_001_src30_valid),                     //  output,    width = 1,          .valid
		.src30_data          (cmd_demux_001_src30_data),                      //  output,  width = 132,          .data
		.src30_channel       (cmd_demux_001_src30_channel),                   //  output,   width = 71,          .channel
		.src30_startofpacket (cmd_demux_001_src30_startofpacket),             //  output,    width = 1,          .startofpacket
		.src30_endofpacket   (cmd_demux_001_src30_endofpacket),               //  output,    width = 1,          .endofpacket
		.src31_ready         (cmd_demux_001_src31_ready),                     //   input,    width = 1,     src31.ready
		.src31_valid         (cmd_demux_001_src31_valid),                     //  output,    width = 1,          .valid
		.src31_data          (cmd_demux_001_src31_data),                      //  output,  width = 132,          .data
		.src31_channel       (cmd_demux_001_src31_channel),                   //  output,   width = 71,          .channel
		.src31_startofpacket (cmd_demux_001_src31_startofpacket),             //  output,    width = 1,          .startofpacket
		.src31_endofpacket   (cmd_demux_001_src31_endofpacket),               //  output,    width = 1,          .endofpacket
		.src32_ready         (cmd_demux_001_src32_ready),                     //   input,    width = 1,     src32.ready
		.src32_valid         (cmd_demux_001_src32_valid),                     //  output,    width = 1,          .valid
		.src32_data          (cmd_demux_001_src32_data),                      //  output,  width = 132,          .data
		.src32_channel       (cmd_demux_001_src32_channel),                   //  output,   width = 71,          .channel
		.src32_startofpacket (cmd_demux_001_src32_startofpacket),             //  output,    width = 1,          .startofpacket
		.src32_endofpacket   (cmd_demux_001_src32_endofpacket),               //  output,    width = 1,          .endofpacket
		.src33_ready         (cmd_demux_001_src33_ready),                     //   input,    width = 1,     src33.ready
		.src33_valid         (cmd_demux_001_src33_valid),                     //  output,    width = 1,          .valid
		.src33_data          (cmd_demux_001_src33_data),                      //  output,  width = 132,          .data
		.src33_channel       (cmd_demux_001_src33_channel),                   //  output,   width = 71,          .channel
		.src33_startofpacket (cmd_demux_001_src33_startofpacket),             //  output,    width = 1,          .startofpacket
		.src33_endofpacket   (cmd_demux_001_src33_endofpacket),               //  output,    width = 1,          .endofpacket
		.src34_ready         (cmd_demux_001_src34_ready),                     //   input,    width = 1,     src34.ready
		.src34_valid         (cmd_demux_001_src34_valid),                     //  output,    width = 1,          .valid
		.src34_data          (cmd_demux_001_src34_data),                      //  output,  width = 132,          .data
		.src34_channel       (cmd_demux_001_src34_channel),                   //  output,   width = 71,          .channel
		.src34_startofpacket (cmd_demux_001_src34_startofpacket),             //  output,    width = 1,          .startofpacket
		.src34_endofpacket   (cmd_demux_001_src34_endofpacket),               //  output,    width = 1,          .endofpacket
		.src35_ready         (cmd_demux_001_src35_ready),                     //   input,    width = 1,     src35.ready
		.src35_valid         (cmd_demux_001_src35_valid),                     //  output,    width = 1,          .valid
		.src35_data          (cmd_demux_001_src35_data),                      //  output,  width = 132,          .data
		.src35_channel       (cmd_demux_001_src35_channel),                   //  output,   width = 71,          .channel
		.src35_startofpacket (cmd_demux_001_src35_startofpacket),             //  output,    width = 1,          .startofpacket
		.src35_endofpacket   (cmd_demux_001_src35_endofpacket),               //  output,    width = 1,          .endofpacket
		.src36_ready         (cmd_demux_001_src36_ready),                     //   input,    width = 1,     src36.ready
		.src36_valid         (cmd_demux_001_src36_valid),                     //  output,    width = 1,          .valid
		.src36_data          (cmd_demux_001_src36_data),                      //  output,  width = 132,          .data
		.src36_channel       (cmd_demux_001_src36_channel),                   //  output,   width = 71,          .channel
		.src36_startofpacket (cmd_demux_001_src36_startofpacket),             //  output,    width = 1,          .startofpacket
		.src36_endofpacket   (cmd_demux_001_src36_endofpacket),               //  output,    width = 1,          .endofpacket
		.src37_ready         (cmd_demux_001_src37_ready),                     //   input,    width = 1,     src37.ready
		.src37_valid         (cmd_demux_001_src37_valid),                     //  output,    width = 1,          .valid
		.src37_data          (cmd_demux_001_src37_data),                      //  output,  width = 132,          .data
		.src37_channel       (cmd_demux_001_src37_channel),                   //  output,   width = 71,          .channel
		.src37_startofpacket (cmd_demux_001_src37_startofpacket),             //  output,    width = 1,          .startofpacket
		.src37_endofpacket   (cmd_demux_001_src37_endofpacket),               //  output,    width = 1,          .endofpacket
		.src38_ready         (cmd_demux_001_src38_ready),                     //   input,    width = 1,     src38.ready
		.src38_valid         (cmd_demux_001_src38_valid),                     //  output,    width = 1,          .valid
		.src38_data          (cmd_demux_001_src38_data),                      //  output,  width = 132,          .data
		.src38_channel       (cmd_demux_001_src38_channel),                   //  output,   width = 71,          .channel
		.src38_startofpacket (cmd_demux_001_src38_startofpacket),             //  output,    width = 1,          .startofpacket
		.src38_endofpacket   (cmd_demux_001_src38_endofpacket),               //  output,    width = 1,          .endofpacket
		.src39_ready         (cmd_demux_001_src39_ready),                     //   input,    width = 1,     src39.ready
		.src39_valid         (cmd_demux_001_src39_valid),                     //  output,    width = 1,          .valid
		.src39_data          (cmd_demux_001_src39_data),                      //  output,  width = 132,          .data
		.src39_channel       (cmd_demux_001_src39_channel),                   //  output,   width = 71,          .channel
		.src39_startofpacket (cmd_demux_001_src39_startofpacket),             //  output,    width = 1,          .startofpacket
		.src39_endofpacket   (cmd_demux_001_src39_endofpacket),               //  output,    width = 1,          .endofpacket
		.src40_ready         (cmd_demux_001_src40_ready),                     //   input,    width = 1,     src40.ready
		.src40_valid         (cmd_demux_001_src40_valid),                     //  output,    width = 1,          .valid
		.src40_data          (cmd_demux_001_src40_data),                      //  output,  width = 132,          .data
		.src40_channel       (cmd_demux_001_src40_channel),                   //  output,   width = 71,          .channel
		.src40_startofpacket (cmd_demux_001_src40_startofpacket),             //  output,    width = 1,          .startofpacket
		.src40_endofpacket   (cmd_demux_001_src40_endofpacket),               //  output,    width = 1,          .endofpacket
		.src41_ready         (cmd_demux_001_src41_ready),                     //   input,    width = 1,     src41.ready
		.src41_valid         (cmd_demux_001_src41_valid),                     //  output,    width = 1,          .valid
		.src41_data          (cmd_demux_001_src41_data),                      //  output,  width = 132,          .data
		.src41_channel       (cmd_demux_001_src41_channel),                   //  output,   width = 71,          .channel
		.src41_startofpacket (cmd_demux_001_src41_startofpacket),             //  output,    width = 1,          .startofpacket
		.src41_endofpacket   (cmd_demux_001_src41_endofpacket),               //  output,    width = 1,          .endofpacket
		.src42_ready         (cmd_demux_001_src42_ready),                     //   input,    width = 1,     src42.ready
		.src42_valid         (cmd_demux_001_src42_valid),                     //  output,    width = 1,          .valid
		.src42_data          (cmd_demux_001_src42_data),                      //  output,  width = 132,          .data
		.src42_channel       (cmd_demux_001_src42_channel),                   //  output,   width = 71,          .channel
		.src42_startofpacket (cmd_demux_001_src42_startofpacket),             //  output,    width = 1,          .startofpacket
		.src42_endofpacket   (cmd_demux_001_src42_endofpacket),               //  output,    width = 1,          .endofpacket
		.src43_ready         (cmd_demux_001_src43_ready),                     //   input,    width = 1,     src43.ready
		.src43_valid         (cmd_demux_001_src43_valid),                     //  output,    width = 1,          .valid
		.src43_data          (cmd_demux_001_src43_data),                      //  output,  width = 132,          .data
		.src43_channel       (cmd_demux_001_src43_channel),                   //  output,   width = 71,          .channel
		.src43_startofpacket (cmd_demux_001_src43_startofpacket),             //  output,    width = 1,          .startofpacket
		.src43_endofpacket   (cmd_demux_001_src43_endofpacket),               //  output,    width = 1,          .endofpacket
		.src44_ready         (cmd_demux_001_src44_ready),                     //   input,    width = 1,     src44.ready
		.src44_valid         (cmd_demux_001_src44_valid),                     //  output,    width = 1,          .valid
		.src44_data          (cmd_demux_001_src44_data),                      //  output,  width = 132,          .data
		.src44_channel       (cmd_demux_001_src44_channel),                   //  output,   width = 71,          .channel
		.src44_startofpacket (cmd_demux_001_src44_startofpacket),             //  output,    width = 1,          .startofpacket
		.src44_endofpacket   (cmd_demux_001_src44_endofpacket),               //  output,    width = 1,          .endofpacket
		.src45_ready         (cmd_demux_001_src45_ready),                     //   input,    width = 1,     src45.ready
		.src45_valid         (cmd_demux_001_src45_valid),                     //  output,    width = 1,          .valid
		.src45_data          (cmd_demux_001_src45_data),                      //  output,  width = 132,          .data
		.src45_channel       (cmd_demux_001_src45_channel),                   //  output,   width = 71,          .channel
		.src45_startofpacket (cmd_demux_001_src45_startofpacket),             //  output,    width = 1,          .startofpacket
		.src45_endofpacket   (cmd_demux_001_src45_endofpacket),               //  output,    width = 1,          .endofpacket
		.src46_ready         (cmd_demux_001_src46_ready),                     //   input,    width = 1,     src46.ready
		.src46_valid         (cmd_demux_001_src46_valid),                     //  output,    width = 1,          .valid
		.src46_data          (cmd_demux_001_src46_data),                      //  output,  width = 132,          .data
		.src46_channel       (cmd_demux_001_src46_channel),                   //  output,   width = 71,          .channel
		.src46_startofpacket (cmd_demux_001_src46_startofpacket),             //  output,    width = 1,          .startofpacket
		.src46_endofpacket   (cmd_demux_001_src46_endofpacket),               //  output,    width = 1,          .endofpacket
		.src47_ready         (cmd_demux_001_src47_ready),                     //   input,    width = 1,     src47.ready
		.src47_valid         (cmd_demux_001_src47_valid),                     //  output,    width = 1,          .valid
		.src47_data          (cmd_demux_001_src47_data),                      //  output,  width = 132,          .data
		.src47_channel       (cmd_demux_001_src47_channel),                   //  output,   width = 71,          .channel
		.src47_startofpacket (cmd_demux_001_src47_startofpacket),             //  output,    width = 1,          .startofpacket
		.src47_endofpacket   (cmd_demux_001_src47_endofpacket),               //  output,    width = 1,          .endofpacket
		.src48_ready         (cmd_demux_001_src48_ready),                     //   input,    width = 1,     src48.ready
		.src48_valid         (cmd_demux_001_src48_valid),                     //  output,    width = 1,          .valid
		.src48_data          (cmd_demux_001_src48_data),                      //  output,  width = 132,          .data
		.src48_channel       (cmd_demux_001_src48_channel),                   //  output,   width = 71,          .channel
		.src48_startofpacket (cmd_demux_001_src48_startofpacket),             //  output,    width = 1,          .startofpacket
		.src48_endofpacket   (cmd_demux_001_src48_endofpacket),               //  output,    width = 1,          .endofpacket
		.src49_ready         (cmd_demux_001_src49_ready),                     //   input,    width = 1,     src49.ready
		.src49_valid         (cmd_demux_001_src49_valid),                     //  output,    width = 1,          .valid
		.src49_data          (cmd_demux_001_src49_data),                      //  output,  width = 132,          .data
		.src49_channel       (cmd_demux_001_src49_channel),                   //  output,   width = 71,          .channel
		.src49_startofpacket (cmd_demux_001_src49_startofpacket),             //  output,    width = 1,          .startofpacket
		.src49_endofpacket   (cmd_demux_001_src49_endofpacket),               //  output,    width = 1,          .endofpacket
		.src50_ready         (cmd_demux_001_src50_ready),                     //   input,    width = 1,     src50.ready
		.src50_valid         (cmd_demux_001_src50_valid),                     //  output,    width = 1,          .valid
		.src50_data          (cmd_demux_001_src50_data),                      //  output,  width = 132,          .data
		.src50_channel       (cmd_demux_001_src50_channel),                   //  output,   width = 71,          .channel
		.src50_startofpacket (cmd_demux_001_src50_startofpacket),             //  output,    width = 1,          .startofpacket
		.src50_endofpacket   (cmd_demux_001_src50_endofpacket),               //  output,    width = 1,          .endofpacket
		.src51_ready         (cmd_demux_001_src51_ready),                     //   input,    width = 1,     src51.ready
		.src51_valid         (cmd_demux_001_src51_valid),                     //  output,    width = 1,          .valid
		.src51_data          (cmd_demux_001_src51_data),                      //  output,  width = 132,          .data
		.src51_channel       (cmd_demux_001_src51_channel),                   //  output,   width = 71,          .channel
		.src51_startofpacket (cmd_demux_001_src51_startofpacket),             //  output,    width = 1,          .startofpacket
		.src51_endofpacket   (cmd_demux_001_src51_endofpacket),               //  output,    width = 1,          .endofpacket
		.src52_ready         (cmd_demux_001_src52_ready),                     //   input,    width = 1,     src52.ready
		.src52_valid         (cmd_demux_001_src52_valid),                     //  output,    width = 1,          .valid
		.src52_data          (cmd_demux_001_src52_data),                      //  output,  width = 132,          .data
		.src52_channel       (cmd_demux_001_src52_channel),                   //  output,   width = 71,          .channel
		.src52_startofpacket (cmd_demux_001_src52_startofpacket),             //  output,    width = 1,          .startofpacket
		.src52_endofpacket   (cmd_demux_001_src52_endofpacket),               //  output,    width = 1,          .endofpacket
		.src53_ready         (cmd_demux_001_src53_ready),                     //   input,    width = 1,     src53.ready
		.src53_valid         (cmd_demux_001_src53_valid),                     //  output,    width = 1,          .valid
		.src53_data          (cmd_demux_001_src53_data),                      //  output,  width = 132,          .data
		.src53_channel       (cmd_demux_001_src53_channel),                   //  output,   width = 71,          .channel
		.src53_startofpacket (cmd_demux_001_src53_startofpacket),             //  output,    width = 1,          .startofpacket
		.src53_endofpacket   (cmd_demux_001_src53_endofpacket),               //  output,    width = 1,          .endofpacket
		.src54_ready         (cmd_demux_001_src54_ready),                     //   input,    width = 1,     src54.ready
		.src54_valid         (cmd_demux_001_src54_valid),                     //  output,    width = 1,          .valid
		.src54_data          (cmd_demux_001_src54_data),                      //  output,  width = 132,          .data
		.src54_channel       (cmd_demux_001_src54_channel),                   //  output,   width = 71,          .channel
		.src54_startofpacket (cmd_demux_001_src54_startofpacket),             //  output,    width = 1,          .startofpacket
		.src54_endofpacket   (cmd_demux_001_src54_endofpacket),               //  output,    width = 1,          .endofpacket
		.src55_ready         (cmd_demux_001_src55_ready),                     //   input,    width = 1,     src55.ready
		.src55_valid         (cmd_demux_001_src55_valid),                     //  output,    width = 1,          .valid
		.src55_data          (cmd_demux_001_src55_data),                      //  output,  width = 132,          .data
		.src55_channel       (cmd_demux_001_src55_channel),                   //  output,   width = 71,          .channel
		.src55_startofpacket (cmd_demux_001_src55_startofpacket),             //  output,    width = 1,          .startofpacket
		.src55_endofpacket   (cmd_demux_001_src55_endofpacket),               //  output,    width = 1,          .endofpacket
		.src56_ready         (cmd_demux_001_src56_ready),                     //   input,    width = 1,     src56.ready
		.src56_valid         (cmd_demux_001_src56_valid),                     //  output,    width = 1,          .valid
		.src56_data          (cmd_demux_001_src56_data),                      //  output,  width = 132,          .data
		.src56_channel       (cmd_demux_001_src56_channel),                   //  output,   width = 71,          .channel
		.src56_startofpacket (cmd_demux_001_src56_startofpacket),             //  output,    width = 1,          .startofpacket
		.src56_endofpacket   (cmd_demux_001_src56_endofpacket),               //  output,    width = 1,          .endofpacket
		.src57_ready         (cmd_demux_001_src57_ready),                     //   input,    width = 1,     src57.ready
		.src57_valid         (cmd_demux_001_src57_valid),                     //  output,    width = 1,          .valid
		.src57_data          (cmd_demux_001_src57_data),                      //  output,  width = 132,          .data
		.src57_channel       (cmd_demux_001_src57_channel),                   //  output,   width = 71,          .channel
		.src57_startofpacket (cmd_demux_001_src57_startofpacket),             //  output,    width = 1,          .startofpacket
		.src57_endofpacket   (cmd_demux_001_src57_endofpacket),               //  output,    width = 1,          .endofpacket
		.src58_ready         (cmd_demux_001_src58_ready),                     //   input,    width = 1,     src58.ready
		.src58_valid         (cmd_demux_001_src58_valid),                     //  output,    width = 1,          .valid
		.src58_data          (cmd_demux_001_src58_data),                      //  output,  width = 132,          .data
		.src58_channel       (cmd_demux_001_src58_channel),                   //  output,   width = 71,          .channel
		.src58_startofpacket (cmd_demux_001_src58_startofpacket),             //  output,    width = 1,          .startofpacket
		.src58_endofpacket   (cmd_demux_001_src58_endofpacket),               //  output,    width = 1,          .endofpacket
		.src59_ready         (cmd_demux_001_src59_ready),                     //   input,    width = 1,     src59.ready
		.src59_valid         (cmd_demux_001_src59_valid),                     //  output,    width = 1,          .valid
		.src59_data          (cmd_demux_001_src59_data),                      //  output,  width = 132,          .data
		.src59_channel       (cmd_demux_001_src59_channel),                   //  output,   width = 71,          .channel
		.src59_startofpacket (cmd_demux_001_src59_startofpacket),             //  output,    width = 1,          .startofpacket
		.src59_endofpacket   (cmd_demux_001_src59_endofpacket),               //  output,    width = 1,          .endofpacket
		.src60_ready         (cmd_demux_001_src60_ready),                     //   input,    width = 1,     src60.ready
		.src60_valid         (cmd_demux_001_src60_valid),                     //  output,    width = 1,          .valid
		.src60_data          (cmd_demux_001_src60_data),                      //  output,  width = 132,          .data
		.src60_channel       (cmd_demux_001_src60_channel),                   //  output,   width = 71,          .channel
		.src60_startofpacket (cmd_demux_001_src60_startofpacket),             //  output,    width = 1,          .startofpacket
		.src60_endofpacket   (cmd_demux_001_src60_endofpacket),               //  output,    width = 1,          .endofpacket
		.src61_ready         (cmd_demux_001_src61_ready),                     //   input,    width = 1,     src61.ready
		.src61_valid         (cmd_demux_001_src61_valid),                     //  output,    width = 1,          .valid
		.src61_data          (cmd_demux_001_src61_data),                      //  output,  width = 132,          .data
		.src61_channel       (cmd_demux_001_src61_channel),                   //  output,   width = 71,          .channel
		.src61_startofpacket (cmd_demux_001_src61_startofpacket),             //  output,    width = 1,          .startofpacket
		.src61_endofpacket   (cmd_demux_001_src61_endofpacket),               //  output,    width = 1,          .endofpacket
		.src62_ready         (cmd_demux_001_src62_ready),                     //   input,    width = 1,     src62.ready
		.src62_valid         (cmd_demux_001_src62_valid),                     //  output,    width = 1,          .valid
		.src62_data          (cmd_demux_001_src62_data),                      //  output,  width = 132,          .data
		.src62_channel       (cmd_demux_001_src62_channel),                   //  output,   width = 71,          .channel
		.src62_startofpacket (cmd_demux_001_src62_startofpacket),             //  output,    width = 1,          .startofpacket
		.src62_endofpacket   (cmd_demux_001_src62_endofpacket),               //  output,    width = 1,          .endofpacket
		.src63_ready         (cmd_demux_001_src63_ready),                     //   input,    width = 1,     src63.ready
		.src63_valid         (cmd_demux_001_src63_valid),                     //  output,    width = 1,          .valid
		.src63_data          (cmd_demux_001_src63_data),                      //  output,  width = 132,          .data
		.src63_channel       (cmd_demux_001_src63_channel),                   //  output,   width = 71,          .channel
		.src63_startofpacket (cmd_demux_001_src63_startofpacket),             //  output,    width = 1,          .startofpacket
		.src63_endofpacket   (cmd_demux_001_src63_endofpacket),               //  output,    width = 1,          .endofpacket
		.src64_ready         (cmd_demux_001_src64_ready),                     //   input,    width = 1,     src64.ready
		.src64_valid         (cmd_demux_001_src64_valid),                     //  output,    width = 1,          .valid
		.src64_data          (cmd_demux_001_src64_data),                      //  output,  width = 132,          .data
		.src64_channel       (cmd_demux_001_src64_channel),                   //  output,   width = 71,          .channel
		.src64_startofpacket (cmd_demux_001_src64_startofpacket),             //  output,    width = 1,          .startofpacket
		.src64_endofpacket   (cmd_demux_001_src64_endofpacket),               //  output,    width = 1,          .endofpacket
		.src65_ready         (cmd_demux_001_src65_ready),                     //   input,    width = 1,     src65.ready
		.src65_valid         (cmd_demux_001_src65_valid),                     //  output,    width = 1,          .valid
		.src65_data          (cmd_demux_001_src65_data),                      //  output,  width = 132,          .data
		.src65_channel       (cmd_demux_001_src65_channel),                   //  output,   width = 71,          .channel
		.src65_startofpacket (cmd_demux_001_src65_startofpacket),             //  output,    width = 1,          .startofpacket
		.src65_endofpacket   (cmd_demux_001_src65_endofpacket),               //  output,    width = 1,          .endofpacket
		.src66_ready         (cmd_demux_001_src66_ready),                     //   input,    width = 1,     src66.ready
		.src66_valid         (cmd_demux_001_src66_valid),                     //  output,    width = 1,          .valid
		.src66_data          (cmd_demux_001_src66_data),                      //  output,  width = 132,          .data
		.src66_channel       (cmd_demux_001_src66_channel),                   //  output,   width = 71,          .channel
		.src66_startofpacket (cmd_demux_001_src66_startofpacket),             //  output,    width = 1,          .startofpacket
		.src66_endofpacket   (cmd_demux_001_src66_endofpacket),               //  output,    width = 1,          .endofpacket
		.src67_ready         (cmd_demux_001_src67_ready),                     //   input,    width = 1,     src67.ready
		.src67_valid         (cmd_demux_001_src67_valid),                     //  output,    width = 1,          .valid
		.src67_data          (cmd_demux_001_src67_data),                      //  output,  width = 132,          .data
		.src67_channel       (cmd_demux_001_src67_channel),                   //  output,   width = 71,          .channel
		.src67_startofpacket (cmd_demux_001_src67_startofpacket),             //  output,    width = 1,          .startofpacket
		.src67_endofpacket   (cmd_demux_001_src67_endofpacket),               //  output,    width = 1,          .endofpacket
		.src68_ready         (cmd_demux_001_src68_ready),                     //   input,    width = 1,     src68.ready
		.src68_valid         (cmd_demux_001_src68_valid),                     //  output,    width = 1,          .valid
		.src68_data          (cmd_demux_001_src68_data),                      //  output,  width = 132,          .data
		.src68_channel       (cmd_demux_001_src68_channel),                   //  output,   width = 71,          .channel
		.src68_startofpacket (cmd_demux_001_src68_startofpacket),             //  output,    width = 1,          .startofpacket
		.src68_endofpacket   (cmd_demux_001_src68_endofpacket),               //  output,    width = 1,          .endofpacket
		.src69_ready         (cmd_demux_001_src69_ready),                     //   input,    width = 1,     src69.ready
		.src69_valid         (cmd_demux_001_src69_valid),                     //  output,    width = 1,          .valid
		.src69_data          (cmd_demux_001_src69_data),                      //  output,  width = 132,          .data
		.src69_channel       (cmd_demux_001_src69_channel),                   //  output,   width = 71,          .channel
		.src69_startofpacket (cmd_demux_001_src69_startofpacket),             //  output,    width = 1,          .startofpacket
		.src69_endofpacket   (cmd_demux_001_src69_endofpacket),               //  output,    width = 1,          .endofpacket
		.src70_ready         (cmd_demux_001_src70_ready),                     //   input,    width = 1,     src70.ready
		.src70_valid         (cmd_demux_001_src70_valid),                     //  output,    width = 1,          .valid
		.src70_data          (cmd_demux_001_src70_data),                      //  output,  width = 132,          .data
		.src70_channel       (cmd_demux_001_src70_channel),                   //  output,   width = 71,          .channel
		.src70_startofpacket (cmd_demux_001_src70_startofpacket),             //  output,    width = 1,          .startofpacket
		.src70_endofpacket   (cmd_demux_001_src70_endofpacket)                //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                             //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                             //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                              //  output,  width = 132,          .data
		.src_channel         (cmd_mux_src_channel),                           //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                     //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                       //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src0_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src0_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_001 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_001_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src1_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src1_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_002 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_002_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src2_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src2_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_003 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_003_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src3_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src3_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src3_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_004 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_004_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_004_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_004_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src4_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src4_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src4_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src4_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src4_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src4_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src4_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src4_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src4_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src4_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src4_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src4_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_005 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_005_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_005_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_005_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src5_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src5_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src5_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src5_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src5_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src5_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src5_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src5_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src5_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src5_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src5_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src5_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_006 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_006_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_006_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_006_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src6_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src6_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src6_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src6_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src6_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src6_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src6_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src6_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src6_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src6_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src6_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src6_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_007 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_007_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_007_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_007_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src7_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src7_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src7_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src7_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src7_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src7_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src7_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src7_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src7_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src7_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src7_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src7_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_008 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_008_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_008_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_008_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src8_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src8_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src8_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src8_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src8_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src8_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src8_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src8_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src8_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src8_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src8_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src8_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_009 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_009_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_009_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_009_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src9_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src9_valid),                          //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src9_channel),                        //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src9_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src9_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src9_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src9_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src9_valid),                      //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src9_channel),                    //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src9_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src9_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src9_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_010 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_010_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_010_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_010_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src10_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src10_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src10_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src10_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src10_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src10_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src10_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src10_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src10_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src10_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src10_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src10_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_011 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_011_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_011_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_011_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_011_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_011_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_011_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src11_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src11_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src11_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src11_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src11_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src11_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src11_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src11_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src11_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src11_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src11_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src11_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_012 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_012_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_012_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_012_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_012_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_012_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_012_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src12_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src12_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src12_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src12_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src12_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src12_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src12_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src12_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src12_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src12_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src12_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src12_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_013 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_013_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_013_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_013_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_013_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_013_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_013_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src13_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src13_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src13_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src13_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src13_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src13_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src13_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src13_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src13_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src13_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src13_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src13_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_014 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_014_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_014_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_014_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_014_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_014_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_014_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src14_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src14_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src14_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src14_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src14_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src14_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src14_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src14_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src14_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src14_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src14_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src14_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_015 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_015_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_015_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_015_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_015_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_015_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_015_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src15_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src15_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src15_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src15_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src15_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src15_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src15_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src15_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src15_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src15_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src15_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src15_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_016 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_016_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_016_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_016_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_016_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_016_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_016_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src16_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src16_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src16_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src16_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src16_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src16_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src16_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src16_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src16_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src16_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src16_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src16_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_017 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_017_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_017_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_017_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_017_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_017_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_017_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src17_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src17_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src17_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src17_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src17_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src17_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src17_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src17_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src17_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src17_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src17_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src17_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_018 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_018_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_018_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_018_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_018_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_018_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_018_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src18_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src18_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src18_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src18_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src18_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src18_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src18_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src18_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src18_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src18_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src18_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src18_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_019 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_019_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_019_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_019_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_019_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_019_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_019_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src19_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src19_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src19_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src19_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src19_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src19_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src19_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src19_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src19_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src19_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src19_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src19_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_020 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_020_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_020_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_020_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_020_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_020_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_020_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src20_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src20_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src20_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src20_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src20_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src20_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src20_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src20_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src20_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src20_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src20_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src20_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_021 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_021_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_021_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_021_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_021_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_021_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_021_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src21_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src21_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src21_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src21_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src21_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src21_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src21_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src21_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src21_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src21_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src21_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src21_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_022 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_022_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_022_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_022_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_022_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_022_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_022_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src22_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src22_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src22_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src22_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src22_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src22_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src22_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src22_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src22_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src22_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src22_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src22_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_023 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_023_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_023_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_023_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_023_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_023_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_023_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src23_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src23_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src23_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src23_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src23_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src23_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src23_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src23_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src23_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src23_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src23_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src23_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_024 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_024_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_024_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_024_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_024_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_024_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_024_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src24_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src24_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src24_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src24_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src24_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src24_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src24_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src24_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src24_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src24_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src24_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src24_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_025 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_025_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_025_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_025_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_025_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_025_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_025_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src25_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src25_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src25_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src25_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src25_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src25_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src25_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src25_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src25_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src25_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src25_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src25_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_026 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_026_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_026_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_026_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_026_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_026_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_026_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src26_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src26_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src26_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src26_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src26_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src26_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src26_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src26_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src26_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src26_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src26_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src26_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_027 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_027_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_027_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_027_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_027_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_027_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_027_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src27_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src27_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src27_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src27_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src27_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src27_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src27_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src27_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src27_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src27_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src27_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src27_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_028 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_028_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_028_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_028_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_028_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_028_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_028_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src28_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src28_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src28_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src28_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src28_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src28_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src28_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src28_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src28_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src28_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src28_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src28_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_029 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_029_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_029_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_029_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_029_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_029_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_029_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src29_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src29_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src29_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src29_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src29_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src29_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src29_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src29_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src29_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src29_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src29_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src29_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_030 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_030_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_030_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_030_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_030_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_030_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_030_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src30_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src30_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src30_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src30_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src30_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src30_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src30_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src30_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src30_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src30_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src30_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src30_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_031 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_031_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_031_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_031_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_031_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_031_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_031_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src31_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src31_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src31_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src31_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src31_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src31_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src31_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src31_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src31_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src31_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src31_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src31_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_032 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_032_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_032_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_032_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_032_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_032_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_032_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src32_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src32_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src32_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src32_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src32_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src32_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src32_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src32_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src32_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src32_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src32_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src32_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_033 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_033_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_033_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_033_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_033_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_033_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_033_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src33_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src33_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src33_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src33_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src33_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src33_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src33_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src33_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src33_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src33_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src33_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src33_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_034 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_034_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_034_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_034_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_034_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_034_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_034_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src34_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src34_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src34_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src34_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src34_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src34_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src34_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src34_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src34_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src34_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src34_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src34_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_035 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_035_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_035_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_035_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_035_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_035_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_035_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src35_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src35_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src35_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src35_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src35_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src35_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src35_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src35_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src35_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src35_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src35_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src35_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_036 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_036_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_036_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_036_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_036_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_036_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_036_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src36_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src36_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src36_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src36_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src36_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src36_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src36_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src36_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src36_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src36_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src36_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src36_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_037 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_037_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_037_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_037_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_037_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_037_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_037_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src37_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src37_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src37_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src37_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src37_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src37_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src37_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src37_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src37_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src37_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src37_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src37_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_038 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_038_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_038_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_038_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_038_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_038_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_038_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src38_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src38_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src38_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src38_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src38_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src38_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src38_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src38_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src38_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src38_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src38_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src38_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_039 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_039_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_039_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_039_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_039_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_039_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_039_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src39_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src39_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src39_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src39_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src39_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src39_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src39_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src39_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src39_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src39_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src39_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src39_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_040 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_040_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_040_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_040_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_040_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_040_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_040_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src40_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src40_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src40_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src40_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src40_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src40_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src40_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src40_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src40_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src40_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src40_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src40_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_041 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_041_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_041_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_041_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_041_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_041_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_041_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src41_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src41_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src41_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src41_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src41_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src41_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src41_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src41_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src41_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src41_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src41_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src41_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_042 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_042_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_042_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_042_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_042_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_042_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_042_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src42_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src42_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src42_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src42_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src42_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src42_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src42_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src42_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src42_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src42_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src42_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src42_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_043 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_043_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_043_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_043_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_043_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_043_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_043_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src43_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src43_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src43_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src43_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src43_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src43_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src43_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src43_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src43_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src43_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src43_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src43_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_044 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_044_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_044_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_044_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_044_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_044_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_044_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src44_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src44_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src44_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src44_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src44_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src44_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src44_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src44_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src44_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src44_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src44_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src44_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_045 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_045_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_045_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_045_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_045_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_045_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_045_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src45_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src45_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src45_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src45_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src45_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src45_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src45_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src45_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src45_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src45_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src45_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src45_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_046 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_046_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_046_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_046_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_046_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_046_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_046_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src46_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src46_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src46_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src46_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src46_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src46_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src46_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src46_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src46_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src46_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src46_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src46_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_047 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_047_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_047_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_047_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_047_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_047_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_047_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src47_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src47_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src47_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src47_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src47_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src47_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src47_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src47_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src47_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src47_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src47_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src47_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_048 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_048_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_048_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_048_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_048_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_048_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_048_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src48_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src48_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src48_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src48_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src48_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src48_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src48_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src48_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src48_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src48_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src48_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src48_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_049 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_049_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_049_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_049_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_049_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_049_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_049_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src49_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src49_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src49_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src49_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src49_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src49_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src49_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src49_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src49_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src49_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src49_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src49_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_050 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_050_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_050_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_050_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_050_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_050_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_050_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src50_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src50_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src50_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src50_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src50_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src50_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src50_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src50_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src50_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src50_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src50_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src50_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_051 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_051_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_051_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_051_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_051_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_051_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_051_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src51_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src51_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src51_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src51_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src51_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src51_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src51_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src51_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src51_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src51_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src51_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src51_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_052 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_052_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_052_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_052_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_052_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_052_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_052_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src52_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src52_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src52_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src52_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src52_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src52_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src52_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src52_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src52_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src52_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src52_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src52_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_053 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_053_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_053_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_053_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_053_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_053_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_053_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src53_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src53_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src53_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src53_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src53_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src53_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src53_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src53_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src53_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src53_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src53_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src53_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_054 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_054_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_054_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_054_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_054_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_054_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_054_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src54_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src54_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src54_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src54_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src54_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src54_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src54_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src54_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src54_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src54_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src54_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src54_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_055 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_055_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_055_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_055_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_055_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_055_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_055_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src55_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src55_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src55_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src55_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src55_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src55_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src55_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src55_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src55_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src55_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src55_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src55_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_056 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_056_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_056_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_056_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_056_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_056_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_056_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src56_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src56_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src56_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src56_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src56_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src56_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src56_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src56_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src56_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src56_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src56_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src56_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_057 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_057_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_057_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_057_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_057_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_057_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_057_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src57_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src57_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src57_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src57_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src57_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src57_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src57_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src57_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src57_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src57_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src57_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src57_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_058 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_058_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_058_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_058_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_058_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_058_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_058_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src58_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src58_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src58_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src58_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src58_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src58_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src58_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src58_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src58_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src58_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src58_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src58_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_059 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_059_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_059_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_059_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_059_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_059_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_059_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src59_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src59_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src59_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src59_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src59_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src59_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src59_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src59_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src59_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src59_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src59_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src59_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_060 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_060_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_060_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_060_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_060_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_060_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_060_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src60_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src60_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src60_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src60_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src60_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src60_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src60_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src60_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src60_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src60_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src60_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src60_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_061 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_061_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_061_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_061_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_061_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_061_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_061_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src61_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src61_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src61_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src61_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src61_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src61_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src61_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src61_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src61_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src61_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src61_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src61_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_062 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_062_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_062_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_062_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_062_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_062_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_062_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src62_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src62_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src62_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src62_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src62_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src62_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src62_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src62_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src62_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src62_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src62_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src62_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_063 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_063_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_063_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_063_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_063_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_063_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_063_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src63_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src63_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src63_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src63_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src63_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src63_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src63_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src63_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src63_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src63_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src63_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src63_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_064 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_064_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_064_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_064_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_064_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_064_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_064_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src64_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src64_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src64_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src64_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src64_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src64_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src64_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src64_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src64_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src64_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src64_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src64_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_065 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_065_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_065_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_065_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_065_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_065_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_065_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src65_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src65_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src65_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src65_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src65_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src65_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src65_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src65_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src65_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src65_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src65_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src65_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_066 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_066_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_066_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_066_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_066_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_066_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_066_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src66_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src66_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src66_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src66_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src66_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src66_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src66_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src66_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src66_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src66_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src66_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src66_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_067 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_067_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_067_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_067_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_067_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_067_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_067_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src67_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src67_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src67_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src67_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src67_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src67_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src67_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src67_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src67_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src67_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src67_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src67_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_068 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_068_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_068_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_068_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_068_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_068_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_068_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src68_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src68_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src68_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src68_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src68_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src68_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src68_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src68_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src68_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src68_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src68_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src68_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_069 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_069_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_069_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_069_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_069_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_069_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_069_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src69_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src69_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src69_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src69_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src69_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src69_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src69_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src69_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src69_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src69_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src69_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src69_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi cmd_mux_070 (
		.clk                 (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_070_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_070_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_070_src_data),                          //  output,  width = 132,          .data
		.src_channel         (cmd_mux_070_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket   (cmd_mux_070_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_070_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src70_ready),                         //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src70_valid),                         //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src70_channel),                       //   input,   width = 71,          .channel
		.sink0_data          (cmd_demux_src70_data),                          //   input,  width = 132,          .data
		.sink0_startofpacket (cmd_demux_src70_startofpacket),                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src70_endofpacket),                   //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src70_ready),                     //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src70_valid),                     //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src70_channel),                   //   input,   width = 71,          .channel
		.sink1_data          (cmd_demux_001_src70_data),                      //   input,  width = 132,          .data
		.sink1_startofpacket (cmd_demux_001_src70_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src70_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_002_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_002_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                          //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                          //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                           //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_src0_channel),                        //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                    //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                          //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                          //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                           //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_src1_channel),                        //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                  //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                     //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_001 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_003_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_003_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_002 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_004_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_004_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_002_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_002_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_003 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_005_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_005_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_005_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_005_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_005_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_003_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_003_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_004 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_006_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_006_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_006_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_006_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_006_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_004_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_004_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_004_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_004_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_005 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_007_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_007_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_007_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_007_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_007_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_005_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_005_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_005_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_005_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_006 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_008_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_008_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_008_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_008_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_008_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_006_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_006_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_006_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_006_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_007 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_009_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_009_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_009_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_009_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_009_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_007_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_007_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_007_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_007_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_008 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_010_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_010_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_010_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_010_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_010_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_008_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_008_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_008_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_008_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_009 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_011_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_011_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_011_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_011_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_011_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_009_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_009_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_009_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_009_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_009_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_009_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_009_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_009_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_010 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_012_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_012_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_012_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_012_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_012_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_010_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_010_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_010_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_010_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_010_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_010_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_010_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_010_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_011 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_013_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_013_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_013_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_013_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_013_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_011_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_011_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_011_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_011_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_011_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_011_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_011_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_011_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_011_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_011_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_011_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_011_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_012 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_014_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_014_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_014_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_014_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_014_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_012_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_012_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_012_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_012_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_012_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_012_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_012_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_012_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_012_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_012_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_012_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_012_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_013 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_015_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_015_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_015_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_015_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_015_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_013_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_013_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_013_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_013_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_013_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_013_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_013_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_013_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_013_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_013_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_013_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_013_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_014 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_016_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_016_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_016_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_016_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_016_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_014_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_014_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_014_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_014_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_014_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_014_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_014_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_014_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_014_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_014_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_014_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_014_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_015 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_017_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_017_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_017_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_017_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_017_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_017_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_015_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_015_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_015_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_015_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_015_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_015_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_015_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_015_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_015_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_015_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_015_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_015_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_016 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_018_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_018_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_018_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_018_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_018_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_018_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_016_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_016_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_016_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_016_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_016_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_016_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_016_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_016_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_016_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_016_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_016_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_016_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_017 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_019_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_019_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_019_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_019_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_019_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_019_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_017_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_017_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_017_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_017_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_017_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_017_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_017_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_017_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_017_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_017_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_017_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_017_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_018 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_020_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_020_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_020_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_020_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_020_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_020_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_018_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_018_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_018_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_018_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_018_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_018_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_018_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_018_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_018_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_018_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_018_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_018_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_019 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_021_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_021_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_021_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_021_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_021_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_021_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_019_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_019_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_019_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_019_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_019_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_019_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_019_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_019_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_019_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_019_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_019_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_019_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_020 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_022_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_022_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_022_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_022_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_022_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_022_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_020_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_020_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_020_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_020_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_020_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_020_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_020_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_020_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_020_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_020_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_020_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_020_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_021 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_023_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_023_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_023_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_023_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_023_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_023_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_021_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_021_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_021_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_021_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_021_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_021_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_021_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_021_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_021_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_021_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_021_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_021_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_022 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_024_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_024_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_024_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_024_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_024_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_024_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_022_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_022_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_022_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_022_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_022_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_022_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_022_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_022_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_022_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_022_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_022_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_022_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_023 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_025_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_025_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_025_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_025_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_025_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_025_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_023_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_023_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_023_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_023_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_023_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_023_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_023_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_023_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_023_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_023_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_023_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_023_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_024 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_026_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_026_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_026_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_026_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_026_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_026_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_024_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_024_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_024_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_024_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_024_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_024_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_024_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_024_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_024_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_024_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_024_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_024_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_025 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_027_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_027_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_027_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_027_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_027_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_027_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_025_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_025_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_025_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_025_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_025_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_025_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_025_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_025_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_025_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_025_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_025_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_025_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_026 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_028_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_028_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_028_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_028_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_028_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_028_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_026_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_026_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_026_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_026_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_026_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_026_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_026_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_026_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_026_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_026_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_026_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_026_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_027 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_029_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_029_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_029_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_029_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_029_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_029_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_027_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_027_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_027_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_027_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_027_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_027_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_027_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_027_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_027_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_027_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_027_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_027_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_028 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_030_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_030_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_030_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_030_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_030_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_030_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_028_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_028_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_028_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_028_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_028_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_028_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_028_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_028_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_028_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_028_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_028_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_028_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_029 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_031_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_031_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_031_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_031_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_031_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_031_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_029_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_029_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_029_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_029_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_029_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_029_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_029_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_029_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_029_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_029_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_029_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_029_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_030 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_032_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_032_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_032_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_032_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_032_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_032_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_030_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_030_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_030_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_030_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_030_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_030_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_030_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_030_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_030_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_030_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_030_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_030_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_031 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_033_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_033_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_033_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_033_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_033_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_033_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_031_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_031_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_031_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_031_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_031_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_031_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_031_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_031_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_031_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_031_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_031_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_031_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_032 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_034_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_034_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_034_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_034_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_034_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_034_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_032_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_032_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_032_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_032_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_032_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_032_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_032_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_032_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_032_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_032_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_032_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_032_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_033 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_035_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_035_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_035_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_035_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_035_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_035_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_033_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_033_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_033_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_033_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_033_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_033_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_033_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_033_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_033_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_033_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_033_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_033_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_034 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_036_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_036_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_036_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_036_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_036_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_036_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_034_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_034_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_034_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_034_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_034_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_034_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_034_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_034_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_034_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_034_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_034_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_034_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_035 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_037_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_037_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_037_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_037_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_037_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_037_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_035_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_035_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_035_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_035_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_035_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_035_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_035_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_035_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_035_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_035_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_035_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_035_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_036 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_038_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_038_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_038_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_038_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_038_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_038_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_036_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_036_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_036_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_036_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_036_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_036_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_036_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_036_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_036_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_036_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_036_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_036_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_037 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_039_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_039_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_039_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_039_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_039_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_039_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_037_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_037_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_037_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_037_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_037_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_037_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_037_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_037_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_037_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_037_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_037_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_037_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_038 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_040_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_040_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_040_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_040_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_040_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_040_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_038_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_038_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_038_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_038_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_038_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_038_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_038_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_038_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_038_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_038_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_038_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_038_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_039 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_041_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_041_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_041_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_041_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_041_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_041_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_039_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_039_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_039_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_039_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_039_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_039_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_039_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_039_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_039_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_039_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_039_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_039_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_040 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_042_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_042_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_042_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_042_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_042_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_042_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_040_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_040_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_040_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_040_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_040_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_040_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_040_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_040_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_040_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_040_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_040_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_040_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_041 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_043_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_043_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_043_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_043_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_043_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_043_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_041_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_041_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_041_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_041_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_041_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_041_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_041_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_041_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_041_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_041_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_041_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_041_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_042 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_044_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_044_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_044_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_044_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_044_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_044_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_042_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_042_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_042_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_042_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_042_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_042_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_042_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_042_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_042_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_042_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_042_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_042_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_043 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_045_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_045_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_045_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_045_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_045_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_045_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_043_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_043_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_043_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_043_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_043_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_043_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_043_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_043_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_043_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_043_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_043_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_043_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_044 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_046_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_046_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_046_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_046_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_046_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_046_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_044_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_044_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_044_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_044_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_044_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_044_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_044_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_044_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_044_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_044_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_044_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_044_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_045 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_047_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_047_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_047_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_047_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_047_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_047_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_045_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_045_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_045_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_045_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_045_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_045_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_045_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_045_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_045_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_045_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_045_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_045_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_046 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_048_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_048_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_048_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_048_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_048_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_048_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_046_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_046_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_046_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_046_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_046_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_046_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_046_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_046_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_046_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_046_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_046_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_046_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_047 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_049_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_049_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_049_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_049_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_049_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_049_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_047_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_047_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_047_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_047_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_047_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_047_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_047_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_047_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_047_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_047_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_047_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_047_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_048 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_050_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_050_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_050_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_050_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_050_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_050_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_048_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_048_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_048_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_048_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_048_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_048_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_048_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_048_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_048_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_048_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_048_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_048_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_049 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_051_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_051_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_051_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_051_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_051_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_051_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_049_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_049_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_049_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_049_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_049_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_049_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_049_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_049_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_049_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_049_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_049_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_049_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_050 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_052_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_052_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_052_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_052_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_052_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_052_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_050_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_050_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_050_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_050_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_050_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_050_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_050_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_050_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_050_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_050_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_050_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_050_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_051 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_053_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_053_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_053_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_053_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_053_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_053_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_051_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_051_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_051_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_051_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_051_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_051_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_051_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_051_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_051_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_051_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_051_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_051_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_052 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_054_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_054_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_054_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_054_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_054_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_054_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_052_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_052_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_052_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_052_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_052_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_052_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_052_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_052_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_052_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_052_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_052_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_052_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_053 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_055_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_055_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_055_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_055_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_055_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_055_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_053_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_053_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_053_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_053_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_053_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_053_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_053_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_053_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_053_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_053_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_053_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_053_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_054 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_056_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_056_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_056_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_056_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_056_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_056_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_054_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_054_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_054_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_054_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_054_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_054_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_054_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_054_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_054_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_054_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_054_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_054_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_055 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_057_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_057_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_057_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_057_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_057_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_057_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_055_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_055_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_055_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_055_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_055_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_055_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_055_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_055_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_055_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_055_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_055_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_055_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_056 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_058_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_058_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_058_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_058_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_058_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_058_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_056_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_056_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_056_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_056_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_056_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_056_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_056_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_056_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_056_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_056_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_056_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_056_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_057 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_059_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_059_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_059_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_059_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_059_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_059_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_057_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_057_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_057_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_057_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_057_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_057_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_057_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_057_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_057_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_057_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_057_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_057_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_058 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_060_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_060_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_060_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_060_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_060_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_060_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_058_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_058_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_058_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_058_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_058_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_058_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_058_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_058_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_058_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_058_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_058_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_058_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_059 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_061_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_061_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_061_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_061_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_061_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_061_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_059_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_059_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_059_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_059_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_059_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_059_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_059_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_059_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_059_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_059_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_059_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_059_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_060 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_062_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_062_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_062_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_062_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_062_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_062_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_060_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_060_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_060_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_060_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_060_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_060_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_060_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_060_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_060_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_060_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_060_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_060_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_061 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_063_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_063_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_063_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_063_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_063_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_063_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_061_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_061_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_061_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_061_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_061_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_061_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_061_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_061_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_061_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_061_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_061_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_061_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_062 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_064_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_064_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_064_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_064_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_064_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_064_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_062_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_062_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_062_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_062_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_062_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_062_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_062_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_062_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_062_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_062_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_062_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_062_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_063 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_065_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_065_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_065_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_065_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_065_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_065_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_063_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_063_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_063_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_063_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_063_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_063_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_063_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_063_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_063_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_063_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_063_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_063_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_064 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_066_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_066_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_066_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_066_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_066_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_066_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_064_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_064_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_064_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_064_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_064_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_064_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_064_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_064_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_064_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_064_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_064_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_064_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_065 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_067_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_067_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_067_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_067_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_067_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_067_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_065_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_065_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_065_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_065_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_065_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_065_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_065_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_065_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_065_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_065_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_065_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_065_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_066 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_068_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_068_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_068_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_068_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_068_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_068_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_066_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_066_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_066_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_066_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_066_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_066_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_066_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_066_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_066_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_066_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_066_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_066_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_067 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_069_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_069_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_069_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_069_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_069_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_069_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_067_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_067_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_067_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_067_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_067_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_067_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_067_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_067_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_067_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_067_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_067_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_067_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_068 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_070_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_070_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_070_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_070_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_070_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_070_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_068_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_068_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_068_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_068_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_068_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_068_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_068_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_068_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_068_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_068_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_068_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_068_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_069 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_071_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_071_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_071_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_071_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_071_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_071_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_069_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_069_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_069_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_069_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_069_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_069_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_069_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_069_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_069_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_069_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_069_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_069_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea rsp_demux_070 (
		.clk                (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_072_src_ready),                          //  output,    width = 1,      sink.ready
		.sink_channel       (router_072_src_channel),                        //   input,   width = 71,          .channel
		.sink_data          (router_072_src_data),                           //   input,  width = 132,          .data
		.sink_startofpacket (router_072_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_072_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink_valid         (router_072_src_valid),                          //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_070_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_070_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_070_src0_data),                       //  output,  width = 132,          .data
		.src0_channel       (rsp_demux_070_src0_channel),                    //  output,   width = 71,          .channel
		.src0_startofpacket (rsp_demux_070_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_070_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_070_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_070_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_070_src1_data),                       //  output,  width = 132,          .data
		.src1_channel       (rsp_demux_070_src1_channel),                    //  output,   width = 71,          .channel
		.src1_startofpacket (rsp_demux_070_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_070_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_hodf5mq rsp_mux (
		.clk                  (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset                (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready            (rsp_mux_src_ready),                             //   input,    width = 1,       src.ready
		.src_valid            (rsp_mux_src_valid),                             //  output,    width = 1,          .valid
		.src_data             (rsp_mux_src_data),                              //  output,  width = 132,          .data
		.src_channel          (rsp_mux_src_channel),                           //  output,   width = 71,          .channel
		.src_startofpacket    (rsp_mux_src_startofpacket),                     //  output,    width = 1,          .startofpacket
		.src_endofpacket      (rsp_mux_src_endofpacket),                       //  output,    width = 1,          .endofpacket
		.sink0_ready          (rsp_demux_src0_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid          (rsp_demux_src0_valid),                          //   input,    width = 1,          .valid
		.sink0_channel        (rsp_demux_src0_channel),                        //   input,   width = 71,          .channel
		.sink0_data           (rsp_demux_src0_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket  (rsp_demux_src0_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket    (rsp_demux_src0_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready          (rsp_demux_001_src0_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid          (rsp_demux_001_src0_valid),                      //   input,    width = 1,          .valid
		.sink1_channel        (rsp_demux_001_src0_channel),                    //   input,   width = 71,          .channel
		.sink1_data           (rsp_demux_001_src0_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket  (rsp_demux_001_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink2_ready          (rsp_demux_002_src0_ready),                      //  output,    width = 1,     sink2.ready
		.sink2_valid          (rsp_demux_002_src0_valid),                      //   input,    width = 1,          .valid
		.sink2_channel        (rsp_demux_002_src0_channel),                    //   input,   width = 71,          .channel
		.sink2_data           (rsp_demux_002_src0_data),                       //   input,  width = 132,          .data
		.sink2_startofpacket  (rsp_demux_002_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink3_ready          (rsp_demux_003_src0_ready),                      //  output,    width = 1,     sink3.ready
		.sink3_valid          (rsp_demux_003_src0_valid),                      //   input,    width = 1,          .valid
		.sink3_channel        (rsp_demux_003_src0_channel),                    //   input,   width = 71,          .channel
		.sink3_data           (rsp_demux_003_src0_data),                       //   input,  width = 132,          .data
		.sink3_startofpacket  (rsp_demux_003_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink4_ready          (rsp_demux_004_src0_ready),                      //  output,    width = 1,     sink4.ready
		.sink4_valid          (rsp_demux_004_src0_valid),                      //   input,    width = 1,          .valid
		.sink4_channel        (rsp_demux_004_src0_channel),                    //   input,   width = 71,          .channel
		.sink4_data           (rsp_demux_004_src0_data),                       //   input,  width = 132,          .data
		.sink4_startofpacket  (rsp_demux_004_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink5_ready          (rsp_demux_005_src0_ready),                      //  output,    width = 1,     sink5.ready
		.sink5_valid          (rsp_demux_005_src0_valid),                      //   input,    width = 1,          .valid
		.sink5_channel        (rsp_demux_005_src0_channel),                    //   input,   width = 71,          .channel
		.sink5_data           (rsp_demux_005_src0_data),                       //   input,  width = 132,          .data
		.sink5_startofpacket  (rsp_demux_005_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink6_ready          (rsp_demux_006_src0_ready),                      //  output,    width = 1,     sink6.ready
		.sink6_valid          (rsp_demux_006_src0_valid),                      //   input,    width = 1,          .valid
		.sink6_channel        (rsp_demux_006_src0_channel),                    //   input,   width = 71,          .channel
		.sink6_data           (rsp_demux_006_src0_data),                       //   input,  width = 132,          .data
		.sink6_startofpacket  (rsp_demux_006_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink7_ready          (rsp_demux_007_src0_ready),                      //  output,    width = 1,     sink7.ready
		.sink7_valid          (rsp_demux_007_src0_valid),                      //   input,    width = 1,          .valid
		.sink7_channel        (rsp_demux_007_src0_channel),                    //   input,   width = 71,          .channel
		.sink7_data           (rsp_demux_007_src0_data),                       //   input,  width = 132,          .data
		.sink7_startofpacket  (rsp_demux_007_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink8_ready          (rsp_demux_008_src0_ready),                      //  output,    width = 1,     sink8.ready
		.sink8_valid          (rsp_demux_008_src0_valid),                      //   input,    width = 1,          .valid
		.sink8_channel        (rsp_demux_008_src0_channel),                    //   input,   width = 71,          .channel
		.sink8_data           (rsp_demux_008_src0_data),                       //   input,  width = 132,          .data
		.sink8_startofpacket  (rsp_demux_008_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink9_ready          (rsp_demux_009_src0_ready),                      //  output,    width = 1,     sink9.ready
		.sink9_valid          (rsp_demux_009_src0_valid),                      //   input,    width = 1,          .valid
		.sink9_channel        (rsp_demux_009_src0_channel),                    //   input,   width = 71,          .channel
		.sink9_data           (rsp_demux_009_src0_data),                       //   input,  width = 132,          .data
		.sink9_startofpacket  (rsp_demux_009_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink10_ready         (rsp_demux_010_src0_ready),                      //  output,    width = 1,    sink10.ready
		.sink10_valid         (rsp_demux_010_src0_valid),                      //   input,    width = 1,          .valid
		.sink10_channel       (rsp_demux_010_src0_channel),                    //   input,   width = 71,          .channel
		.sink10_data          (rsp_demux_010_src0_data),                       //   input,  width = 132,          .data
		.sink10_startofpacket (rsp_demux_010_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink11_ready         (rsp_demux_011_src0_ready),                      //  output,    width = 1,    sink11.ready
		.sink11_valid         (rsp_demux_011_src0_valid),                      //   input,    width = 1,          .valid
		.sink11_channel       (rsp_demux_011_src0_channel),                    //   input,   width = 71,          .channel
		.sink11_data          (rsp_demux_011_src0_data),                       //   input,  width = 132,          .data
		.sink11_startofpacket (rsp_demux_011_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink12_ready         (rsp_demux_012_src0_ready),                      //  output,    width = 1,    sink12.ready
		.sink12_valid         (rsp_demux_012_src0_valid),                      //   input,    width = 1,          .valid
		.sink12_channel       (rsp_demux_012_src0_channel),                    //   input,   width = 71,          .channel
		.sink12_data          (rsp_demux_012_src0_data),                       //   input,  width = 132,          .data
		.sink12_startofpacket (rsp_demux_012_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink13_ready         (rsp_demux_013_src0_ready),                      //  output,    width = 1,    sink13.ready
		.sink13_valid         (rsp_demux_013_src0_valid),                      //   input,    width = 1,          .valid
		.sink13_channel       (rsp_demux_013_src0_channel),                    //   input,   width = 71,          .channel
		.sink13_data          (rsp_demux_013_src0_data),                       //   input,  width = 132,          .data
		.sink13_startofpacket (rsp_demux_013_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink14_ready         (rsp_demux_014_src0_ready),                      //  output,    width = 1,    sink14.ready
		.sink14_valid         (rsp_demux_014_src0_valid),                      //   input,    width = 1,          .valid
		.sink14_channel       (rsp_demux_014_src0_channel),                    //   input,   width = 71,          .channel
		.sink14_data          (rsp_demux_014_src0_data),                       //   input,  width = 132,          .data
		.sink14_startofpacket (rsp_demux_014_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink15_ready         (rsp_demux_015_src0_ready),                      //  output,    width = 1,    sink15.ready
		.sink15_valid         (rsp_demux_015_src0_valid),                      //   input,    width = 1,          .valid
		.sink15_channel       (rsp_demux_015_src0_channel),                    //   input,   width = 71,          .channel
		.sink15_data          (rsp_demux_015_src0_data),                       //   input,  width = 132,          .data
		.sink15_startofpacket (rsp_demux_015_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink16_ready         (rsp_demux_016_src0_ready),                      //  output,    width = 1,    sink16.ready
		.sink16_valid         (rsp_demux_016_src0_valid),                      //   input,    width = 1,          .valid
		.sink16_channel       (rsp_demux_016_src0_channel),                    //   input,   width = 71,          .channel
		.sink16_data          (rsp_demux_016_src0_data),                       //   input,  width = 132,          .data
		.sink16_startofpacket (rsp_demux_016_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink17_ready         (rsp_demux_017_src0_ready),                      //  output,    width = 1,    sink17.ready
		.sink17_valid         (rsp_demux_017_src0_valid),                      //   input,    width = 1,          .valid
		.sink17_channel       (rsp_demux_017_src0_channel),                    //   input,   width = 71,          .channel
		.sink17_data          (rsp_demux_017_src0_data),                       //   input,  width = 132,          .data
		.sink17_startofpacket (rsp_demux_017_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink17_endofpacket   (rsp_demux_017_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink18_ready         (rsp_demux_018_src0_ready),                      //  output,    width = 1,    sink18.ready
		.sink18_valid         (rsp_demux_018_src0_valid),                      //   input,    width = 1,          .valid
		.sink18_channel       (rsp_demux_018_src0_channel),                    //   input,   width = 71,          .channel
		.sink18_data          (rsp_demux_018_src0_data),                       //   input,  width = 132,          .data
		.sink18_startofpacket (rsp_demux_018_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink18_endofpacket   (rsp_demux_018_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink19_ready         (rsp_demux_019_src0_ready),                      //  output,    width = 1,    sink19.ready
		.sink19_valid         (rsp_demux_019_src0_valid),                      //   input,    width = 1,          .valid
		.sink19_channel       (rsp_demux_019_src0_channel),                    //   input,   width = 71,          .channel
		.sink19_data          (rsp_demux_019_src0_data),                       //   input,  width = 132,          .data
		.sink19_startofpacket (rsp_demux_019_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink19_endofpacket   (rsp_demux_019_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink20_ready         (rsp_demux_020_src0_ready),                      //  output,    width = 1,    sink20.ready
		.sink20_valid         (rsp_demux_020_src0_valid),                      //   input,    width = 1,          .valid
		.sink20_channel       (rsp_demux_020_src0_channel),                    //   input,   width = 71,          .channel
		.sink20_data          (rsp_demux_020_src0_data),                       //   input,  width = 132,          .data
		.sink20_startofpacket (rsp_demux_020_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink20_endofpacket   (rsp_demux_020_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink21_ready         (rsp_demux_021_src0_ready),                      //  output,    width = 1,    sink21.ready
		.sink21_valid         (rsp_demux_021_src0_valid),                      //   input,    width = 1,          .valid
		.sink21_channel       (rsp_demux_021_src0_channel),                    //   input,   width = 71,          .channel
		.sink21_data          (rsp_demux_021_src0_data),                       //   input,  width = 132,          .data
		.sink21_startofpacket (rsp_demux_021_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink21_endofpacket   (rsp_demux_021_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink22_ready         (rsp_demux_022_src0_ready),                      //  output,    width = 1,    sink22.ready
		.sink22_valid         (rsp_demux_022_src0_valid),                      //   input,    width = 1,          .valid
		.sink22_channel       (rsp_demux_022_src0_channel),                    //   input,   width = 71,          .channel
		.sink22_data          (rsp_demux_022_src0_data),                       //   input,  width = 132,          .data
		.sink22_startofpacket (rsp_demux_022_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink22_endofpacket   (rsp_demux_022_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink23_ready         (rsp_demux_023_src0_ready),                      //  output,    width = 1,    sink23.ready
		.sink23_valid         (rsp_demux_023_src0_valid),                      //   input,    width = 1,          .valid
		.sink23_channel       (rsp_demux_023_src0_channel),                    //   input,   width = 71,          .channel
		.sink23_data          (rsp_demux_023_src0_data),                       //   input,  width = 132,          .data
		.sink23_startofpacket (rsp_demux_023_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink23_endofpacket   (rsp_demux_023_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink24_ready         (rsp_demux_024_src0_ready),                      //  output,    width = 1,    sink24.ready
		.sink24_valid         (rsp_demux_024_src0_valid),                      //   input,    width = 1,          .valid
		.sink24_channel       (rsp_demux_024_src0_channel),                    //   input,   width = 71,          .channel
		.sink24_data          (rsp_demux_024_src0_data),                       //   input,  width = 132,          .data
		.sink24_startofpacket (rsp_demux_024_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink24_endofpacket   (rsp_demux_024_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink25_ready         (rsp_demux_025_src0_ready),                      //  output,    width = 1,    sink25.ready
		.sink25_valid         (rsp_demux_025_src0_valid),                      //   input,    width = 1,          .valid
		.sink25_channel       (rsp_demux_025_src0_channel),                    //   input,   width = 71,          .channel
		.sink25_data          (rsp_demux_025_src0_data),                       //   input,  width = 132,          .data
		.sink25_startofpacket (rsp_demux_025_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink25_endofpacket   (rsp_demux_025_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink26_ready         (rsp_demux_026_src0_ready),                      //  output,    width = 1,    sink26.ready
		.sink26_valid         (rsp_demux_026_src0_valid),                      //   input,    width = 1,          .valid
		.sink26_channel       (rsp_demux_026_src0_channel),                    //   input,   width = 71,          .channel
		.sink26_data          (rsp_demux_026_src0_data),                       //   input,  width = 132,          .data
		.sink26_startofpacket (rsp_demux_026_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink26_endofpacket   (rsp_demux_026_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink27_ready         (rsp_demux_027_src0_ready),                      //  output,    width = 1,    sink27.ready
		.sink27_valid         (rsp_demux_027_src0_valid),                      //   input,    width = 1,          .valid
		.sink27_channel       (rsp_demux_027_src0_channel),                    //   input,   width = 71,          .channel
		.sink27_data          (rsp_demux_027_src0_data),                       //   input,  width = 132,          .data
		.sink27_startofpacket (rsp_demux_027_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink27_endofpacket   (rsp_demux_027_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink28_ready         (rsp_demux_028_src0_ready),                      //  output,    width = 1,    sink28.ready
		.sink28_valid         (rsp_demux_028_src0_valid),                      //   input,    width = 1,          .valid
		.sink28_channel       (rsp_demux_028_src0_channel),                    //   input,   width = 71,          .channel
		.sink28_data          (rsp_demux_028_src0_data),                       //   input,  width = 132,          .data
		.sink28_startofpacket (rsp_demux_028_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink28_endofpacket   (rsp_demux_028_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink29_ready         (rsp_demux_029_src0_ready),                      //  output,    width = 1,    sink29.ready
		.sink29_valid         (rsp_demux_029_src0_valid),                      //   input,    width = 1,          .valid
		.sink29_channel       (rsp_demux_029_src0_channel),                    //   input,   width = 71,          .channel
		.sink29_data          (rsp_demux_029_src0_data),                       //   input,  width = 132,          .data
		.sink29_startofpacket (rsp_demux_029_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink29_endofpacket   (rsp_demux_029_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink30_ready         (rsp_demux_030_src0_ready),                      //  output,    width = 1,    sink30.ready
		.sink30_valid         (rsp_demux_030_src0_valid),                      //   input,    width = 1,          .valid
		.sink30_channel       (rsp_demux_030_src0_channel),                    //   input,   width = 71,          .channel
		.sink30_data          (rsp_demux_030_src0_data),                       //   input,  width = 132,          .data
		.sink30_startofpacket (rsp_demux_030_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink30_endofpacket   (rsp_demux_030_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink31_ready         (rsp_demux_031_src0_ready),                      //  output,    width = 1,    sink31.ready
		.sink31_valid         (rsp_demux_031_src0_valid),                      //   input,    width = 1,          .valid
		.sink31_channel       (rsp_demux_031_src0_channel),                    //   input,   width = 71,          .channel
		.sink31_data          (rsp_demux_031_src0_data),                       //   input,  width = 132,          .data
		.sink31_startofpacket (rsp_demux_031_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink31_endofpacket   (rsp_demux_031_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink32_ready         (rsp_demux_032_src0_ready),                      //  output,    width = 1,    sink32.ready
		.sink32_valid         (rsp_demux_032_src0_valid),                      //   input,    width = 1,          .valid
		.sink32_channel       (rsp_demux_032_src0_channel),                    //   input,   width = 71,          .channel
		.sink32_data          (rsp_demux_032_src0_data),                       //   input,  width = 132,          .data
		.sink32_startofpacket (rsp_demux_032_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink32_endofpacket   (rsp_demux_032_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink33_ready         (rsp_demux_033_src0_ready),                      //  output,    width = 1,    sink33.ready
		.sink33_valid         (rsp_demux_033_src0_valid),                      //   input,    width = 1,          .valid
		.sink33_channel       (rsp_demux_033_src0_channel),                    //   input,   width = 71,          .channel
		.sink33_data          (rsp_demux_033_src0_data),                       //   input,  width = 132,          .data
		.sink33_startofpacket (rsp_demux_033_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink33_endofpacket   (rsp_demux_033_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink34_ready         (rsp_demux_034_src0_ready),                      //  output,    width = 1,    sink34.ready
		.sink34_valid         (rsp_demux_034_src0_valid),                      //   input,    width = 1,          .valid
		.sink34_channel       (rsp_demux_034_src0_channel),                    //   input,   width = 71,          .channel
		.sink34_data          (rsp_demux_034_src0_data),                       //   input,  width = 132,          .data
		.sink34_startofpacket (rsp_demux_034_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink34_endofpacket   (rsp_demux_034_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink35_ready         (rsp_demux_035_src0_ready),                      //  output,    width = 1,    sink35.ready
		.sink35_valid         (rsp_demux_035_src0_valid),                      //   input,    width = 1,          .valid
		.sink35_channel       (rsp_demux_035_src0_channel),                    //   input,   width = 71,          .channel
		.sink35_data          (rsp_demux_035_src0_data),                       //   input,  width = 132,          .data
		.sink35_startofpacket (rsp_demux_035_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink35_endofpacket   (rsp_demux_035_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink36_ready         (rsp_demux_036_src0_ready),                      //  output,    width = 1,    sink36.ready
		.sink36_valid         (rsp_demux_036_src0_valid),                      //   input,    width = 1,          .valid
		.sink36_channel       (rsp_demux_036_src0_channel),                    //   input,   width = 71,          .channel
		.sink36_data          (rsp_demux_036_src0_data),                       //   input,  width = 132,          .data
		.sink36_startofpacket (rsp_demux_036_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink36_endofpacket   (rsp_demux_036_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink37_ready         (rsp_demux_037_src0_ready),                      //  output,    width = 1,    sink37.ready
		.sink37_valid         (rsp_demux_037_src0_valid),                      //   input,    width = 1,          .valid
		.sink37_channel       (rsp_demux_037_src0_channel),                    //   input,   width = 71,          .channel
		.sink37_data          (rsp_demux_037_src0_data),                       //   input,  width = 132,          .data
		.sink37_startofpacket (rsp_demux_037_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink37_endofpacket   (rsp_demux_037_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink38_ready         (rsp_demux_038_src0_ready),                      //  output,    width = 1,    sink38.ready
		.sink38_valid         (rsp_demux_038_src0_valid),                      //   input,    width = 1,          .valid
		.sink38_channel       (rsp_demux_038_src0_channel),                    //   input,   width = 71,          .channel
		.sink38_data          (rsp_demux_038_src0_data),                       //   input,  width = 132,          .data
		.sink38_startofpacket (rsp_demux_038_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink38_endofpacket   (rsp_demux_038_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink39_ready         (rsp_demux_039_src0_ready),                      //  output,    width = 1,    sink39.ready
		.sink39_valid         (rsp_demux_039_src0_valid),                      //   input,    width = 1,          .valid
		.sink39_channel       (rsp_demux_039_src0_channel),                    //   input,   width = 71,          .channel
		.sink39_data          (rsp_demux_039_src0_data),                       //   input,  width = 132,          .data
		.sink39_startofpacket (rsp_demux_039_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink39_endofpacket   (rsp_demux_039_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink40_ready         (rsp_demux_040_src0_ready),                      //  output,    width = 1,    sink40.ready
		.sink40_valid         (rsp_demux_040_src0_valid),                      //   input,    width = 1,          .valid
		.sink40_channel       (rsp_demux_040_src0_channel),                    //   input,   width = 71,          .channel
		.sink40_data          (rsp_demux_040_src0_data),                       //   input,  width = 132,          .data
		.sink40_startofpacket (rsp_demux_040_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink40_endofpacket   (rsp_demux_040_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink41_ready         (rsp_demux_041_src0_ready),                      //  output,    width = 1,    sink41.ready
		.sink41_valid         (rsp_demux_041_src0_valid),                      //   input,    width = 1,          .valid
		.sink41_channel       (rsp_demux_041_src0_channel),                    //   input,   width = 71,          .channel
		.sink41_data          (rsp_demux_041_src0_data),                       //   input,  width = 132,          .data
		.sink41_startofpacket (rsp_demux_041_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink41_endofpacket   (rsp_demux_041_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink42_ready         (rsp_demux_042_src0_ready),                      //  output,    width = 1,    sink42.ready
		.sink42_valid         (rsp_demux_042_src0_valid),                      //   input,    width = 1,          .valid
		.sink42_channel       (rsp_demux_042_src0_channel),                    //   input,   width = 71,          .channel
		.sink42_data          (rsp_demux_042_src0_data),                       //   input,  width = 132,          .data
		.sink42_startofpacket (rsp_demux_042_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink42_endofpacket   (rsp_demux_042_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink43_ready         (rsp_demux_043_src0_ready),                      //  output,    width = 1,    sink43.ready
		.sink43_valid         (rsp_demux_043_src0_valid),                      //   input,    width = 1,          .valid
		.sink43_channel       (rsp_demux_043_src0_channel),                    //   input,   width = 71,          .channel
		.sink43_data          (rsp_demux_043_src0_data),                       //   input,  width = 132,          .data
		.sink43_startofpacket (rsp_demux_043_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink43_endofpacket   (rsp_demux_043_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink44_ready         (rsp_demux_044_src0_ready),                      //  output,    width = 1,    sink44.ready
		.sink44_valid         (rsp_demux_044_src0_valid),                      //   input,    width = 1,          .valid
		.sink44_channel       (rsp_demux_044_src0_channel),                    //   input,   width = 71,          .channel
		.sink44_data          (rsp_demux_044_src0_data),                       //   input,  width = 132,          .data
		.sink44_startofpacket (rsp_demux_044_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink44_endofpacket   (rsp_demux_044_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink45_ready         (rsp_demux_045_src0_ready),                      //  output,    width = 1,    sink45.ready
		.sink45_valid         (rsp_demux_045_src0_valid),                      //   input,    width = 1,          .valid
		.sink45_channel       (rsp_demux_045_src0_channel),                    //   input,   width = 71,          .channel
		.sink45_data          (rsp_demux_045_src0_data),                       //   input,  width = 132,          .data
		.sink45_startofpacket (rsp_demux_045_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink45_endofpacket   (rsp_demux_045_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink46_ready         (rsp_demux_046_src0_ready),                      //  output,    width = 1,    sink46.ready
		.sink46_valid         (rsp_demux_046_src0_valid),                      //   input,    width = 1,          .valid
		.sink46_channel       (rsp_demux_046_src0_channel),                    //   input,   width = 71,          .channel
		.sink46_data          (rsp_demux_046_src0_data),                       //   input,  width = 132,          .data
		.sink46_startofpacket (rsp_demux_046_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink46_endofpacket   (rsp_demux_046_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink47_ready         (rsp_demux_047_src0_ready),                      //  output,    width = 1,    sink47.ready
		.sink47_valid         (rsp_demux_047_src0_valid),                      //   input,    width = 1,          .valid
		.sink47_channel       (rsp_demux_047_src0_channel),                    //   input,   width = 71,          .channel
		.sink47_data          (rsp_demux_047_src0_data),                       //   input,  width = 132,          .data
		.sink47_startofpacket (rsp_demux_047_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink47_endofpacket   (rsp_demux_047_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink48_ready         (rsp_demux_048_src0_ready),                      //  output,    width = 1,    sink48.ready
		.sink48_valid         (rsp_demux_048_src0_valid),                      //   input,    width = 1,          .valid
		.sink48_channel       (rsp_demux_048_src0_channel),                    //   input,   width = 71,          .channel
		.sink48_data          (rsp_demux_048_src0_data),                       //   input,  width = 132,          .data
		.sink48_startofpacket (rsp_demux_048_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink48_endofpacket   (rsp_demux_048_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink49_ready         (rsp_demux_049_src0_ready),                      //  output,    width = 1,    sink49.ready
		.sink49_valid         (rsp_demux_049_src0_valid),                      //   input,    width = 1,          .valid
		.sink49_channel       (rsp_demux_049_src0_channel),                    //   input,   width = 71,          .channel
		.sink49_data          (rsp_demux_049_src0_data),                       //   input,  width = 132,          .data
		.sink49_startofpacket (rsp_demux_049_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink49_endofpacket   (rsp_demux_049_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink50_ready         (rsp_demux_050_src0_ready),                      //  output,    width = 1,    sink50.ready
		.sink50_valid         (rsp_demux_050_src0_valid),                      //   input,    width = 1,          .valid
		.sink50_channel       (rsp_demux_050_src0_channel),                    //   input,   width = 71,          .channel
		.sink50_data          (rsp_demux_050_src0_data),                       //   input,  width = 132,          .data
		.sink50_startofpacket (rsp_demux_050_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink50_endofpacket   (rsp_demux_050_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink51_ready         (rsp_demux_051_src0_ready),                      //  output,    width = 1,    sink51.ready
		.sink51_valid         (rsp_demux_051_src0_valid),                      //   input,    width = 1,          .valid
		.sink51_channel       (rsp_demux_051_src0_channel),                    //   input,   width = 71,          .channel
		.sink51_data          (rsp_demux_051_src0_data),                       //   input,  width = 132,          .data
		.sink51_startofpacket (rsp_demux_051_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink51_endofpacket   (rsp_demux_051_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink52_ready         (rsp_demux_052_src0_ready),                      //  output,    width = 1,    sink52.ready
		.sink52_valid         (rsp_demux_052_src0_valid),                      //   input,    width = 1,          .valid
		.sink52_channel       (rsp_demux_052_src0_channel),                    //   input,   width = 71,          .channel
		.sink52_data          (rsp_demux_052_src0_data),                       //   input,  width = 132,          .data
		.sink52_startofpacket (rsp_demux_052_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink52_endofpacket   (rsp_demux_052_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink53_ready         (rsp_demux_053_src0_ready),                      //  output,    width = 1,    sink53.ready
		.sink53_valid         (rsp_demux_053_src0_valid),                      //   input,    width = 1,          .valid
		.sink53_channel       (rsp_demux_053_src0_channel),                    //   input,   width = 71,          .channel
		.sink53_data          (rsp_demux_053_src0_data),                       //   input,  width = 132,          .data
		.sink53_startofpacket (rsp_demux_053_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink53_endofpacket   (rsp_demux_053_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink54_ready         (rsp_demux_054_src0_ready),                      //  output,    width = 1,    sink54.ready
		.sink54_valid         (rsp_demux_054_src0_valid),                      //   input,    width = 1,          .valid
		.sink54_channel       (rsp_demux_054_src0_channel),                    //   input,   width = 71,          .channel
		.sink54_data          (rsp_demux_054_src0_data),                       //   input,  width = 132,          .data
		.sink54_startofpacket (rsp_demux_054_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink54_endofpacket   (rsp_demux_054_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink55_ready         (rsp_demux_055_src0_ready),                      //  output,    width = 1,    sink55.ready
		.sink55_valid         (rsp_demux_055_src0_valid),                      //   input,    width = 1,          .valid
		.sink55_channel       (rsp_demux_055_src0_channel),                    //   input,   width = 71,          .channel
		.sink55_data          (rsp_demux_055_src0_data),                       //   input,  width = 132,          .data
		.sink55_startofpacket (rsp_demux_055_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink55_endofpacket   (rsp_demux_055_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink56_ready         (rsp_demux_056_src0_ready),                      //  output,    width = 1,    sink56.ready
		.sink56_valid         (rsp_demux_056_src0_valid),                      //   input,    width = 1,          .valid
		.sink56_channel       (rsp_demux_056_src0_channel),                    //   input,   width = 71,          .channel
		.sink56_data          (rsp_demux_056_src0_data),                       //   input,  width = 132,          .data
		.sink56_startofpacket (rsp_demux_056_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink56_endofpacket   (rsp_demux_056_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink57_ready         (rsp_demux_057_src0_ready),                      //  output,    width = 1,    sink57.ready
		.sink57_valid         (rsp_demux_057_src0_valid),                      //   input,    width = 1,          .valid
		.sink57_channel       (rsp_demux_057_src0_channel),                    //   input,   width = 71,          .channel
		.sink57_data          (rsp_demux_057_src0_data),                       //   input,  width = 132,          .data
		.sink57_startofpacket (rsp_demux_057_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink57_endofpacket   (rsp_demux_057_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink58_ready         (rsp_demux_058_src0_ready),                      //  output,    width = 1,    sink58.ready
		.sink58_valid         (rsp_demux_058_src0_valid),                      //   input,    width = 1,          .valid
		.sink58_channel       (rsp_demux_058_src0_channel),                    //   input,   width = 71,          .channel
		.sink58_data          (rsp_demux_058_src0_data),                       //   input,  width = 132,          .data
		.sink58_startofpacket (rsp_demux_058_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink58_endofpacket   (rsp_demux_058_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink59_ready         (rsp_demux_059_src0_ready),                      //  output,    width = 1,    sink59.ready
		.sink59_valid         (rsp_demux_059_src0_valid),                      //   input,    width = 1,          .valid
		.sink59_channel       (rsp_demux_059_src0_channel),                    //   input,   width = 71,          .channel
		.sink59_data          (rsp_demux_059_src0_data),                       //   input,  width = 132,          .data
		.sink59_startofpacket (rsp_demux_059_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink59_endofpacket   (rsp_demux_059_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink60_ready         (rsp_demux_060_src0_ready),                      //  output,    width = 1,    sink60.ready
		.sink60_valid         (rsp_demux_060_src0_valid),                      //   input,    width = 1,          .valid
		.sink60_channel       (rsp_demux_060_src0_channel),                    //   input,   width = 71,          .channel
		.sink60_data          (rsp_demux_060_src0_data),                       //   input,  width = 132,          .data
		.sink60_startofpacket (rsp_demux_060_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink60_endofpacket   (rsp_demux_060_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink61_ready         (rsp_demux_061_src0_ready),                      //  output,    width = 1,    sink61.ready
		.sink61_valid         (rsp_demux_061_src0_valid),                      //   input,    width = 1,          .valid
		.sink61_channel       (rsp_demux_061_src0_channel),                    //   input,   width = 71,          .channel
		.sink61_data          (rsp_demux_061_src0_data),                       //   input,  width = 132,          .data
		.sink61_startofpacket (rsp_demux_061_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink61_endofpacket   (rsp_demux_061_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink62_ready         (rsp_demux_062_src0_ready),                      //  output,    width = 1,    sink62.ready
		.sink62_valid         (rsp_demux_062_src0_valid),                      //   input,    width = 1,          .valid
		.sink62_channel       (rsp_demux_062_src0_channel),                    //   input,   width = 71,          .channel
		.sink62_data          (rsp_demux_062_src0_data),                       //   input,  width = 132,          .data
		.sink62_startofpacket (rsp_demux_062_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink62_endofpacket   (rsp_demux_062_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink63_ready         (rsp_demux_063_src0_ready),                      //  output,    width = 1,    sink63.ready
		.sink63_valid         (rsp_demux_063_src0_valid),                      //   input,    width = 1,          .valid
		.sink63_channel       (rsp_demux_063_src0_channel),                    //   input,   width = 71,          .channel
		.sink63_data          (rsp_demux_063_src0_data),                       //   input,  width = 132,          .data
		.sink63_startofpacket (rsp_demux_063_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink63_endofpacket   (rsp_demux_063_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink64_ready         (rsp_demux_064_src0_ready),                      //  output,    width = 1,    sink64.ready
		.sink64_valid         (rsp_demux_064_src0_valid),                      //   input,    width = 1,          .valid
		.sink64_channel       (rsp_demux_064_src0_channel),                    //   input,   width = 71,          .channel
		.sink64_data          (rsp_demux_064_src0_data),                       //   input,  width = 132,          .data
		.sink64_startofpacket (rsp_demux_064_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink64_endofpacket   (rsp_demux_064_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink65_ready         (rsp_demux_065_src0_ready),                      //  output,    width = 1,    sink65.ready
		.sink65_valid         (rsp_demux_065_src0_valid),                      //   input,    width = 1,          .valid
		.sink65_channel       (rsp_demux_065_src0_channel),                    //   input,   width = 71,          .channel
		.sink65_data          (rsp_demux_065_src0_data),                       //   input,  width = 132,          .data
		.sink65_startofpacket (rsp_demux_065_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink65_endofpacket   (rsp_demux_065_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink66_ready         (rsp_demux_066_src0_ready),                      //  output,    width = 1,    sink66.ready
		.sink66_valid         (rsp_demux_066_src0_valid),                      //   input,    width = 1,          .valid
		.sink66_channel       (rsp_demux_066_src0_channel),                    //   input,   width = 71,          .channel
		.sink66_data          (rsp_demux_066_src0_data),                       //   input,  width = 132,          .data
		.sink66_startofpacket (rsp_demux_066_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink66_endofpacket   (rsp_demux_066_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink67_ready         (rsp_demux_067_src0_ready),                      //  output,    width = 1,    sink67.ready
		.sink67_valid         (rsp_demux_067_src0_valid),                      //   input,    width = 1,          .valid
		.sink67_channel       (rsp_demux_067_src0_channel),                    //   input,   width = 71,          .channel
		.sink67_data          (rsp_demux_067_src0_data),                       //   input,  width = 132,          .data
		.sink67_startofpacket (rsp_demux_067_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink67_endofpacket   (rsp_demux_067_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink68_ready         (rsp_demux_068_src0_ready),                      //  output,    width = 1,    sink68.ready
		.sink68_valid         (rsp_demux_068_src0_valid),                      //   input,    width = 1,          .valid
		.sink68_channel       (rsp_demux_068_src0_channel),                    //   input,   width = 71,          .channel
		.sink68_data          (rsp_demux_068_src0_data),                       //   input,  width = 132,          .data
		.sink68_startofpacket (rsp_demux_068_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink68_endofpacket   (rsp_demux_068_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink69_ready         (rsp_demux_069_src0_ready),                      //  output,    width = 1,    sink69.ready
		.sink69_valid         (rsp_demux_069_src0_valid),                      //   input,    width = 1,          .valid
		.sink69_channel       (rsp_demux_069_src0_channel),                    //   input,   width = 71,          .channel
		.sink69_data          (rsp_demux_069_src0_data),                       //   input,  width = 132,          .data
		.sink69_startofpacket (rsp_demux_069_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink69_endofpacket   (rsp_demux_069_src0_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink70_ready         (rsp_demux_070_src0_ready),                      //  output,    width = 1,    sink70.ready
		.sink70_valid         (rsp_demux_070_src0_valid),                      //   input,    width = 1,          .valid
		.sink70_channel       (rsp_demux_070_src0_channel),                    //   input,   width = 71,          .channel
		.sink70_data          (rsp_demux_070_src0_data),                       //   input,  width = 132,          .data
		.sink70_startofpacket (rsp_demux_070_src0_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink70_endofpacket   (rsp_demux_070_src0_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

	hssi_ss_1_altera_merlin_multiplexer_1922_hodf5mq rsp_mux_001 (
		.clk                  (clock_in_out_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset                (intel_niosv_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready            (rsp_mux_001_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid            (rsp_mux_001_src_valid),                         //  output,    width = 1,          .valid
		.src_data             (rsp_mux_001_src_data),                          //  output,  width = 132,          .data
		.src_channel          (rsp_mux_001_src_channel),                       //  output,   width = 71,          .channel
		.src_startofpacket    (rsp_mux_001_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket      (rsp_mux_001_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready          (rsp_demux_src1_ready),                          //  output,    width = 1,     sink0.ready
		.sink0_valid          (rsp_demux_src1_valid),                          //   input,    width = 1,          .valid
		.sink0_channel        (rsp_demux_src1_channel),                        //   input,   width = 71,          .channel
		.sink0_data           (rsp_demux_src1_data),                           //   input,  width = 132,          .data
		.sink0_startofpacket  (rsp_demux_src1_startofpacket),                  //   input,    width = 1,          .startofpacket
		.sink0_endofpacket    (rsp_demux_src1_endofpacket),                    //   input,    width = 1,          .endofpacket
		.sink1_ready          (rsp_demux_001_src1_ready),                      //  output,    width = 1,     sink1.ready
		.sink1_valid          (rsp_demux_001_src1_valid),                      //   input,    width = 1,          .valid
		.sink1_channel        (rsp_demux_001_src1_channel),                    //   input,   width = 71,          .channel
		.sink1_data           (rsp_demux_001_src1_data),                       //   input,  width = 132,          .data
		.sink1_startofpacket  (rsp_demux_001_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink1_endofpacket    (rsp_demux_001_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink2_ready          (rsp_demux_002_src1_ready),                      //  output,    width = 1,     sink2.ready
		.sink2_valid          (rsp_demux_002_src1_valid),                      //   input,    width = 1,          .valid
		.sink2_channel        (rsp_demux_002_src1_channel),                    //   input,   width = 71,          .channel
		.sink2_data           (rsp_demux_002_src1_data),                       //   input,  width = 132,          .data
		.sink2_startofpacket  (rsp_demux_002_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink2_endofpacket    (rsp_demux_002_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink3_ready          (rsp_demux_003_src1_ready),                      //  output,    width = 1,     sink3.ready
		.sink3_valid          (rsp_demux_003_src1_valid),                      //   input,    width = 1,          .valid
		.sink3_channel        (rsp_demux_003_src1_channel),                    //   input,   width = 71,          .channel
		.sink3_data           (rsp_demux_003_src1_data),                       //   input,  width = 132,          .data
		.sink3_startofpacket  (rsp_demux_003_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink3_endofpacket    (rsp_demux_003_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink4_ready          (rsp_demux_004_src1_ready),                      //  output,    width = 1,     sink4.ready
		.sink4_valid          (rsp_demux_004_src1_valid),                      //   input,    width = 1,          .valid
		.sink4_channel        (rsp_demux_004_src1_channel),                    //   input,   width = 71,          .channel
		.sink4_data           (rsp_demux_004_src1_data),                       //   input,  width = 132,          .data
		.sink4_startofpacket  (rsp_demux_004_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink4_endofpacket    (rsp_demux_004_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink5_ready          (rsp_demux_005_src1_ready),                      //  output,    width = 1,     sink5.ready
		.sink5_valid          (rsp_demux_005_src1_valid),                      //   input,    width = 1,          .valid
		.sink5_channel        (rsp_demux_005_src1_channel),                    //   input,   width = 71,          .channel
		.sink5_data           (rsp_demux_005_src1_data),                       //   input,  width = 132,          .data
		.sink5_startofpacket  (rsp_demux_005_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink5_endofpacket    (rsp_demux_005_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink6_ready          (rsp_demux_006_src1_ready),                      //  output,    width = 1,     sink6.ready
		.sink6_valid          (rsp_demux_006_src1_valid),                      //   input,    width = 1,          .valid
		.sink6_channel        (rsp_demux_006_src1_channel),                    //   input,   width = 71,          .channel
		.sink6_data           (rsp_demux_006_src1_data),                       //   input,  width = 132,          .data
		.sink6_startofpacket  (rsp_demux_006_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink6_endofpacket    (rsp_demux_006_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink7_ready          (rsp_demux_007_src1_ready),                      //  output,    width = 1,     sink7.ready
		.sink7_valid          (rsp_demux_007_src1_valid),                      //   input,    width = 1,          .valid
		.sink7_channel        (rsp_demux_007_src1_channel),                    //   input,   width = 71,          .channel
		.sink7_data           (rsp_demux_007_src1_data),                       //   input,  width = 132,          .data
		.sink7_startofpacket  (rsp_demux_007_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink7_endofpacket    (rsp_demux_007_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink8_ready          (rsp_demux_008_src1_ready),                      //  output,    width = 1,     sink8.ready
		.sink8_valid          (rsp_demux_008_src1_valid),                      //   input,    width = 1,          .valid
		.sink8_channel        (rsp_demux_008_src1_channel),                    //   input,   width = 71,          .channel
		.sink8_data           (rsp_demux_008_src1_data),                       //   input,  width = 132,          .data
		.sink8_startofpacket  (rsp_demux_008_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink8_endofpacket    (rsp_demux_008_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink9_ready          (rsp_demux_009_src1_ready),                      //  output,    width = 1,     sink9.ready
		.sink9_valid          (rsp_demux_009_src1_valid),                      //   input,    width = 1,          .valid
		.sink9_channel        (rsp_demux_009_src1_channel),                    //   input,   width = 71,          .channel
		.sink9_data           (rsp_demux_009_src1_data),                       //   input,  width = 132,          .data
		.sink9_startofpacket  (rsp_demux_009_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink9_endofpacket    (rsp_demux_009_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink10_ready         (rsp_demux_010_src1_ready),                      //  output,    width = 1,    sink10.ready
		.sink10_valid         (rsp_demux_010_src1_valid),                      //   input,    width = 1,          .valid
		.sink10_channel       (rsp_demux_010_src1_channel),                    //   input,   width = 71,          .channel
		.sink10_data          (rsp_demux_010_src1_data),                       //   input,  width = 132,          .data
		.sink10_startofpacket (rsp_demux_010_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink10_endofpacket   (rsp_demux_010_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink11_ready         (rsp_demux_011_src1_ready),                      //  output,    width = 1,    sink11.ready
		.sink11_valid         (rsp_demux_011_src1_valid),                      //   input,    width = 1,          .valid
		.sink11_channel       (rsp_demux_011_src1_channel),                    //   input,   width = 71,          .channel
		.sink11_data          (rsp_demux_011_src1_data),                       //   input,  width = 132,          .data
		.sink11_startofpacket (rsp_demux_011_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink11_endofpacket   (rsp_demux_011_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink12_ready         (rsp_demux_012_src1_ready),                      //  output,    width = 1,    sink12.ready
		.sink12_valid         (rsp_demux_012_src1_valid),                      //   input,    width = 1,          .valid
		.sink12_channel       (rsp_demux_012_src1_channel),                    //   input,   width = 71,          .channel
		.sink12_data          (rsp_demux_012_src1_data),                       //   input,  width = 132,          .data
		.sink12_startofpacket (rsp_demux_012_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink12_endofpacket   (rsp_demux_012_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink13_ready         (rsp_demux_013_src1_ready),                      //  output,    width = 1,    sink13.ready
		.sink13_valid         (rsp_demux_013_src1_valid),                      //   input,    width = 1,          .valid
		.sink13_channel       (rsp_demux_013_src1_channel),                    //   input,   width = 71,          .channel
		.sink13_data          (rsp_demux_013_src1_data),                       //   input,  width = 132,          .data
		.sink13_startofpacket (rsp_demux_013_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink13_endofpacket   (rsp_demux_013_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink14_ready         (rsp_demux_014_src1_ready),                      //  output,    width = 1,    sink14.ready
		.sink14_valid         (rsp_demux_014_src1_valid),                      //   input,    width = 1,          .valid
		.sink14_channel       (rsp_demux_014_src1_channel),                    //   input,   width = 71,          .channel
		.sink14_data          (rsp_demux_014_src1_data),                       //   input,  width = 132,          .data
		.sink14_startofpacket (rsp_demux_014_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink14_endofpacket   (rsp_demux_014_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink15_ready         (rsp_demux_015_src1_ready),                      //  output,    width = 1,    sink15.ready
		.sink15_valid         (rsp_demux_015_src1_valid),                      //   input,    width = 1,          .valid
		.sink15_channel       (rsp_demux_015_src1_channel),                    //   input,   width = 71,          .channel
		.sink15_data          (rsp_demux_015_src1_data),                       //   input,  width = 132,          .data
		.sink15_startofpacket (rsp_demux_015_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink15_endofpacket   (rsp_demux_015_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink16_ready         (rsp_demux_016_src1_ready),                      //  output,    width = 1,    sink16.ready
		.sink16_valid         (rsp_demux_016_src1_valid),                      //   input,    width = 1,          .valid
		.sink16_channel       (rsp_demux_016_src1_channel),                    //   input,   width = 71,          .channel
		.sink16_data          (rsp_demux_016_src1_data),                       //   input,  width = 132,          .data
		.sink16_startofpacket (rsp_demux_016_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink16_endofpacket   (rsp_demux_016_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink17_ready         (rsp_demux_017_src1_ready),                      //  output,    width = 1,    sink17.ready
		.sink17_valid         (rsp_demux_017_src1_valid),                      //   input,    width = 1,          .valid
		.sink17_channel       (rsp_demux_017_src1_channel),                    //   input,   width = 71,          .channel
		.sink17_data          (rsp_demux_017_src1_data),                       //   input,  width = 132,          .data
		.sink17_startofpacket (rsp_demux_017_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink17_endofpacket   (rsp_demux_017_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink18_ready         (rsp_demux_018_src1_ready),                      //  output,    width = 1,    sink18.ready
		.sink18_valid         (rsp_demux_018_src1_valid),                      //   input,    width = 1,          .valid
		.sink18_channel       (rsp_demux_018_src1_channel),                    //   input,   width = 71,          .channel
		.sink18_data          (rsp_demux_018_src1_data),                       //   input,  width = 132,          .data
		.sink18_startofpacket (rsp_demux_018_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink18_endofpacket   (rsp_demux_018_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink19_ready         (rsp_demux_019_src1_ready),                      //  output,    width = 1,    sink19.ready
		.sink19_valid         (rsp_demux_019_src1_valid),                      //   input,    width = 1,          .valid
		.sink19_channel       (rsp_demux_019_src1_channel),                    //   input,   width = 71,          .channel
		.sink19_data          (rsp_demux_019_src1_data),                       //   input,  width = 132,          .data
		.sink19_startofpacket (rsp_demux_019_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink19_endofpacket   (rsp_demux_019_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink20_ready         (rsp_demux_020_src1_ready),                      //  output,    width = 1,    sink20.ready
		.sink20_valid         (rsp_demux_020_src1_valid),                      //   input,    width = 1,          .valid
		.sink20_channel       (rsp_demux_020_src1_channel),                    //   input,   width = 71,          .channel
		.sink20_data          (rsp_demux_020_src1_data),                       //   input,  width = 132,          .data
		.sink20_startofpacket (rsp_demux_020_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink20_endofpacket   (rsp_demux_020_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink21_ready         (rsp_demux_021_src1_ready),                      //  output,    width = 1,    sink21.ready
		.sink21_valid         (rsp_demux_021_src1_valid),                      //   input,    width = 1,          .valid
		.sink21_channel       (rsp_demux_021_src1_channel),                    //   input,   width = 71,          .channel
		.sink21_data          (rsp_demux_021_src1_data),                       //   input,  width = 132,          .data
		.sink21_startofpacket (rsp_demux_021_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink21_endofpacket   (rsp_demux_021_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink22_ready         (rsp_demux_022_src1_ready),                      //  output,    width = 1,    sink22.ready
		.sink22_valid         (rsp_demux_022_src1_valid),                      //   input,    width = 1,          .valid
		.sink22_channel       (rsp_demux_022_src1_channel),                    //   input,   width = 71,          .channel
		.sink22_data          (rsp_demux_022_src1_data),                       //   input,  width = 132,          .data
		.sink22_startofpacket (rsp_demux_022_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink22_endofpacket   (rsp_demux_022_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink23_ready         (rsp_demux_023_src1_ready),                      //  output,    width = 1,    sink23.ready
		.sink23_valid         (rsp_demux_023_src1_valid),                      //   input,    width = 1,          .valid
		.sink23_channel       (rsp_demux_023_src1_channel),                    //   input,   width = 71,          .channel
		.sink23_data          (rsp_demux_023_src1_data),                       //   input,  width = 132,          .data
		.sink23_startofpacket (rsp_demux_023_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink23_endofpacket   (rsp_demux_023_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink24_ready         (rsp_demux_024_src1_ready),                      //  output,    width = 1,    sink24.ready
		.sink24_valid         (rsp_demux_024_src1_valid),                      //   input,    width = 1,          .valid
		.sink24_channel       (rsp_demux_024_src1_channel),                    //   input,   width = 71,          .channel
		.sink24_data          (rsp_demux_024_src1_data),                       //   input,  width = 132,          .data
		.sink24_startofpacket (rsp_demux_024_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink24_endofpacket   (rsp_demux_024_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink25_ready         (rsp_demux_025_src1_ready),                      //  output,    width = 1,    sink25.ready
		.sink25_valid         (rsp_demux_025_src1_valid),                      //   input,    width = 1,          .valid
		.sink25_channel       (rsp_demux_025_src1_channel),                    //   input,   width = 71,          .channel
		.sink25_data          (rsp_demux_025_src1_data),                       //   input,  width = 132,          .data
		.sink25_startofpacket (rsp_demux_025_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink25_endofpacket   (rsp_demux_025_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink26_ready         (rsp_demux_026_src1_ready),                      //  output,    width = 1,    sink26.ready
		.sink26_valid         (rsp_demux_026_src1_valid),                      //   input,    width = 1,          .valid
		.sink26_channel       (rsp_demux_026_src1_channel),                    //   input,   width = 71,          .channel
		.sink26_data          (rsp_demux_026_src1_data),                       //   input,  width = 132,          .data
		.sink26_startofpacket (rsp_demux_026_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink26_endofpacket   (rsp_demux_026_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink27_ready         (rsp_demux_027_src1_ready),                      //  output,    width = 1,    sink27.ready
		.sink27_valid         (rsp_demux_027_src1_valid),                      //   input,    width = 1,          .valid
		.sink27_channel       (rsp_demux_027_src1_channel),                    //   input,   width = 71,          .channel
		.sink27_data          (rsp_demux_027_src1_data),                       //   input,  width = 132,          .data
		.sink27_startofpacket (rsp_demux_027_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink27_endofpacket   (rsp_demux_027_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink28_ready         (rsp_demux_028_src1_ready),                      //  output,    width = 1,    sink28.ready
		.sink28_valid         (rsp_demux_028_src1_valid),                      //   input,    width = 1,          .valid
		.sink28_channel       (rsp_demux_028_src1_channel),                    //   input,   width = 71,          .channel
		.sink28_data          (rsp_demux_028_src1_data),                       //   input,  width = 132,          .data
		.sink28_startofpacket (rsp_demux_028_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink28_endofpacket   (rsp_demux_028_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink29_ready         (rsp_demux_029_src1_ready),                      //  output,    width = 1,    sink29.ready
		.sink29_valid         (rsp_demux_029_src1_valid),                      //   input,    width = 1,          .valid
		.sink29_channel       (rsp_demux_029_src1_channel),                    //   input,   width = 71,          .channel
		.sink29_data          (rsp_demux_029_src1_data),                       //   input,  width = 132,          .data
		.sink29_startofpacket (rsp_demux_029_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink29_endofpacket   (rsp_demux_029_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink30_ready         (rsp_demux_030_src1_ready),                      //  output,    width = 1,    sink30.ready
		.sink30_valid         (rsp_demux_030_src1_valid),                      //   input,    width = 1,          .valid
		.sink30_channel       (rsp_demux_030_src1_channel),                    //   input,   width = 71,          .channel
		.sink30_data          (rsp_demux_030_src1_data),                       //   input,  width = 132,          .data
		.sink30_startofpacket (rsp_demux_030_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink30_endofpacket   (rsp_demux_030_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink31_ready         (rsp_demux_031_src1_ready),                      //  output,    width = 1,    sink31.ready
		.sink31_valid         (rsp_demux_031_src1_valid),                      //   input,    width = 1,          .valid
		.sink31_channel       (rsp_demux_031_src1_channel),                    //   input,   width = 71,          .channel
		.sink31_data          (rsp_demux_031_src1_data),                       //   input,  width = 132,          .data
		.sink31_startofpacket (rsp_demux_031_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink31_endofpacket   (rsp_demux_031_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink32_ready         (rsp_demux_032_src1_ready),                      //  output,    width = 1,    sink32.ready
		.sink32_valid         (rsp_demux_032_src1_valid),                      //   input,    width = 1,          .valid
		.sink32_channel       (rsp_demux_032_src1_channel),                    //   input,   width = 71,          .channel
		.sink32_data          (rsp_demux_032_src1_data),                       //   input,  width = 132,          .data
		.sink32_startofpacket (rsp_demux_032_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink32_endofpacket   (rsp_demux_032_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink33_ready         (rsp_demux_033_src1_ready),                      //  output,    width = 1,    sink33.ready
		.sink33_valid         (rsp_demux_033_src1_valid),                      //   input,    width = 1,          .valid
		.sink33_channel       (rsp_demux_033_src1_channel),                    //   input,   width = 71,          .channel
		.sink33_data          (rsp_demux_033_src1_data),                       //   input,  width = 132,          .data
		.sink33_startofpacket (rsp_demux_033_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink33_endofpacket   (rsp_demux_033_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink34_ready         (rsp_demux_034_src1_ready),                      //  output,    width = 1,    sink34.ready
		.sink34_valid         (rsp_demux_034_src1_valid),                      //   input,    width = 1,          .valid
		.sink34_channel       (rsp_demux_034_src1_channel),                    //   input,   width = 71,          .channel
		.sink34_data          (rsp_demux_034_src1_data),                       //   input,  width = 132,          .data
		.sink34_startofpacket (rsp_demux_034_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink34_endofpacket   (rsp_demux_034_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink35_ready         (rsp_demux_035_src1_ready),                      //  output,    width = 1,    sink35.ready
		.sink35_valid         (rsp_demux_035_src1_valid),                      //   input,    width = 1,          .valid
		.sink35_channel       (rsp_demux_035_src1_channel),                    //   input,   width = 71,          .channel
		.sink35_data          (rsp_demux_035_src1_data),                       //   input,  width = 132,          .data
		.sink35_startofpacket (rsp_demux_035_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink35_endofpacket   (rsp_demux_035_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink36_ready         (rsp_demux_036_src1_ready),                      //  output,    width = 1,    sink36.ready
		.sink36_valid         (rsp_demux_036_src1_valid),                      //   input,    width = 1,          .valid
		.sink36_channel       (rsp_demux_036_src1_channel),                    //   input,   width = 71,          .channel
		.sink36_data          (rsp_demux_036_src1_data),                       //   input,  width = 132,          .data
		.sink36_startofpacket (rsp_demux_036_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink36_endofpacket   (rsp_demux_036_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink37_ready         (rsp_demux_037_src1_ready),                      //  output,    width = 1,    sink37.ready
		.sink37_valid         (rsp_demux_037_src1_valid),                      //   input,    width = 1,          .valid
		.sink37_channel       (rsp_demux_037_src1_channel),                    //   input,   width = 71,          .channel
		.sink37_data          (rsp_demux_037_src1_data),                       //   input,  width = 132,          .data
		.sink37_startofpacket (rsp_demux_037_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink37_endofpacket   (rsp_demux_037_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink38_ready         (rsp_demux_038_src1_ready),                      //  output,    width = 1,    sink38.ready
		.sink38_valid         (rsp_demux_038_src1_valid),                      //   input,    width = 1,          .valid
		.sink38_channel       (rsp_demux_038_src1_channel),                    //   input,   width = 71,          .channel
		.sink38_data          (rsp_demux_038_src1_data),                       //   input,  width = 132,          .data
		.sink38_startofpacket (rsp_demux_038_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink38_endofpacket   (rsp_demux_038_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink39_ready         (rsp_demux_039_src1_ready),                      //  output,    width = 1,    sink39.ready
		.sink39_valid         (rsp_demux_039_src1_valid),                      //   input,    width = 1,          .valid
		.sink39_channel       (rsp_demux_039_src1_channel),                    //   input,   width = 71,          .channel
		.sink39_data          (rsp_demux_039_src1_data),                       //   input,  width = 132,          .data
		.sink39_startofpacket (rsp_demux_039_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink39_endofpacket   (rsp_demux_039_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink40_ready         (rsp_demux_040_src1_ready),                      //  output,    width = 1,    sink40.ready
		.sink40_valid         (rsp_demux_040_src1_valid),                      //   input,    width = 1,          .valid
		.sink40_channel       (rsp_demux_040_src1_channel),                    //   input,   width = 71,          .channel
		.sink40_data          (rsp_demux_040_src1_data),                       //   input,  width = 132,          .data
		.sink40_startofpacket (rsp_demux_040_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink40_endofpacket   (rsp_demux_040_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink41_ready         (rsp_demux_041_src1_ready),                      //  output,    width = 1,    sink41.ready
		.sink41_valid         (rsp_demux_041_src1_valid),                      //   input,    width = 1,          .valid
		.sink41_channel       (rsp_demux_041_src1_channel),                    //   input,   width = 71,          .channel
		.sink41_data          (rsp_demux_041_src1_data),                       //   input,  width = 132,          .data
		.sink41_startofpacket (rsp_demux_041_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink41_endofpacket   (rsp_demux_041_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink42_ready         (rsp_demux_042_src1_ready),                      //  output,    width = 1,    sink42.ready
		.sink42_valid         (rsp_demux_042_src1_valid),                      //   input,    width = 1,          .valid
		.sink42_channel       (rsp_demux_042_src1_channel),                    //   input,   width = 71,          .channel
		.sink42_data          (rsp_demux_042_src1_data),                       //   input,  width = 132,          .data
		.sink42_startofpacket (rsp_demux_042_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink42_endofpacket   (rsp_demux_042_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink43_ready         (rsp_demux_043_src1_ready),                      //  output,    width = 1,    sink43.ready
		.sink43_valid         (rsp_demux_043_src1_valid),                      //   input,    width = 1,          .valid
		.sink43_channel       (rsp_demux_043_src1_channel),                    //   input,   width = 71,          .channel
		.sink43_data          (rsp_demux_043_src1_data),                       //   input,  width = 132,          .data
		.sink43_startofpacket (rsp_demux_043_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink43_endofpacket   (rsp_demux_043_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink44_ready         (rsp_demux_044_src1_ready),                      //  output,    width = 1,    sink44.ready
		.sink44_valid         (rsp_demux_044_src1_valid),                      //   input,    width = 1,          .valid
		.sink44_channel       (rsp_demux_044_src1_channel),                    //   input,   width = 71,          .channel
		.sink44_data          (rsp_demux_044_src1_data),                       //   input,  width = 132,          .data
		.sink44_startofpacket (rsp_demux_044_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink44_endofpacket   (rsp_demux_044_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink45_ready         (rsp_demux_045_src1_ready),                      //  output,    width = 1,    sink45.ready
		.sink45_valid         (rsp_demux_045_src1_valid),                      //   input,    width = 1,          .valid
		.sink45_channel       (rsp_demux_045_src1_channel),                    //   input,   width = 71,          .channel
		.sink45_data          (rsp_demux_045_src1_data),                       //   input,  width = 132,          .data
		.sink45_startofpacket (rsp_demux_045_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink45_endofpacket   (rsp_demux_045_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink46_ready         (rsp_demux_046_src1_ready),                      //  output,    width = 1,    sink46.ready
		.sink46_valid         (rsp_demux_046_src1_valid),                      //   input,    width = 1,          .valid
		.sink46_channel       (rsp_demux_046_src1_channel),                    //   input,   width = 71,          .channel
		.sink46_data          (rsp_demux_046_src1_data),                       //   input,  width = 132,          .data
		.sink46_startofpacket (rsp_demux_046_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink46_endofpacket   (rsp_demux_046_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink47_ready         (rsp_demux_047_src1_ready),                      //  output,    width = 1,    sink47.ready
		.sink47_valid         (rsp_demux_047_src1_valid),                      //   input,    width = 1,          .valid
		.sink47_channel       (rsp_demux_047_src1_channel),                    //   input,   width = 71,          .channel
		.sink47_data          (rsp_demux_047_src1_data),                       //   input,  width = 132,          .data
		.sink47_startofpacket (rsp_demux_047_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink47_endofpacket   (rsp_demux_047_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink48_ready         (rsp_demux_048_src1_ready),                      //  output,    width = 1,    sink48.ready
		.sink48_valid         (rsp_demux_048_src1_valid),                      //   input,    width = 1,          .valid
		.sink48_channel       (rsp_demux_048_src1_channel),                    //   input,   width = 71,          .channel
		.sink48_data          (rsp_demux_048_src1_data),                       //   input,  width = 132,          .data
		.sink48_startofpacket (rsp_demux_048_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink48_endofpacket   (rsp_demux_048_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink49_ready         (rsp_demux_049_src1_ready),                      //  output,    width = 1,    sink49.ready
		.sink49_valid         (rsp_demux_049_src1_valid),                      //   input,    width = 1,          .valid
		.sink49_channel       (rsp_demux_049_src1_channel),                    //   input,   width = 71,          .channel
		.sink49_data          (rsp_demux_049_src1_data),                       //   input,  width = 132,          .data
		.sink49_startofpacket (rsp_demux_049_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink49_endofpacket   (rsp_demux_049_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink50_ready         (rsp_demux_050_src1_ready),                      //  output,    width = 1,    sink50.ready
		.sink50_valid         (rsp_demux_050_src1_valid),                      //   input,    width = 1,          .valid
		.sink50_channel       (rsp_demux_050_src1_channel),                    //   input,   width = 71,          .channel
		.sink50_data          (rsp_demux_050_src1_data),                       //   input,  width = 132,          .data
		.sink50_startofpacket (rsp_demux_050_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink50_endofpacket   (rsp_demux_050_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink51_ready         (rsp_demux_051_src1_ready),                      //  output,    width = 1,    sink51.ready
		.sink51_valid         (rsp_demux_051_src1_valid),                      //   input,    width = 1,          .valid
		.sink51_channel       (rsp_demux_051_src1_channel),                    //   input,   width = 71,          .channel
		.sink51_data          (rsp_demux_051_src1_data),                       //   input,  width = 132,          .data
		.sink51_startofpacket (rsp_demux_051_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink51_endofpacket   (rsp_demux_051_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink52_ready         (rsp_demux_052_src1_ready),                      //  output,    width = 1,    sink52.ready
		.sink52_valid         (rsp_demux_052_src1_valid),                      //   input,    width = 1,          .valid
		.sink52_channel       (rsp_demux_052_src1_channel),                    //   input,   width = 71,          .channel
		.sink52_data          (rsp_demux_052_src1_data),                       //   input,  width = 132,          .data
		.sink52_startofpacket (rsp_demux_052_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink52_endofpacket   (rsp_demux_052_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink53_ready         (rsp_demux_053_src1_ready),                      //  output,    width = 1,    sink53.ready
		.sink53_valid         (rsp_demux_053_src1_valid),                      //   input,    width = 1,          .valid
		.sink53_channel       (rsp_demux_053_src1_channel),                    //   input,   width = 71,          .channel
		.sink53_data          (rsp_demux_053_src1_data),                       //   input,  width = 132,          .data
		.sink53_startofpacket (rsp_demux_053_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink53_endofpacket   (rsp_demux_053_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink54_ready         (rsp_demux_054_src1_ready),                      //  output,    width = 1,    sink54.ready
		.sink54_valid         (rsp_demux_054_src1_valid),                      //   input,    width = 1,          .valid
		.sink54_channel       (rsp_demux_054_src1_channel),                    //   input,   width = 71,          .channel
		.sink54_data          (rsp_demux_054_src1_data),                       //   input,  width = 132,          .data
		.sink54_startofpacket (rsp_demux_054_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink54_endofpacket   (rsp_demux_054_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink55_ready         (rsp_demux_055_src1_ready),                      //  output,    width = 1,    sink55.ready
		.sink55_valid         (rsp_demux_055_src1_valid),                      //   input,    width = 1,          .valid
		.sink55_channel       (rsp_demux_055_src1_channel),                    //   input,   width = 71,          .channel
		.sink55_data          (rsp_demux_055_src1_data),                       //   input,  width = 132,          .data
		.sink55_startofpacket (rsp_demux_055_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink55_endofpacket   (rsp_demux_055_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink56_ready         (rsp_demux_056_src1_ready),                      //  output,    width = 1,    sink56.ready
		.sink56_valid         (rsp_demux_056_src1_valid),                      //   input,    width = 1,          .valid
		.sink56_channel       (rsp_demux_056_src1_channel),                    //   input,   width = 71,          .channel
		.sink56_data          (rsp_demux_056_src1_data),                       //   input,  width = 132,          .data
		.sink56_startofpacket (rsp_demux_056_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink56_endofpacket   (rsp_demux_056_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink57_ready         (rsp_demux_057_src1_ready),                      //  output,    width = 1,    sink57.ready
		.sink57_valid         (rsp_demux_057_src1_valid),                      //   input,    width = 1,          .valid
		.sink57_channel       (rsp_demux_057_src1_channel),                    //   input,   width = 71,          .channel
		.sink57_data          (rsp_demux_057_src1_data),                       //   input,  width = 132,          .data
		.sink57_startofpacket (rsp_demux_057_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink57_endofpacket   (rsp_demux_057_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink58_ready         (rsp_demux_058_src1_ready),                      //  output,    width = 1,    sink58.ready
		.sink58_valid         (rsp_demux_058_src1_valid),                      //   input,    width = 1,          .valid
		.sink58_channel       (rsp_demux_058_src1_channel),                    //   input,   width = 71,          .channel
		.sink58_data          (rsp_demux_058_src1_data),                       //   input,  width = 132,          .data
		.sink58_startofpacket (rsp_demux_058_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink58_endofpacket   (rsp_demux_058_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink59_ready         (rsp_demux_059_src1_ready),                      //  output,    width = 1,    sink59.ready
		.sink59_valid         (rsp_demux_059_src1_valid),                      //   input,    width = 1,          .valid
		.sink59_channel       (rsp_demux_059_src1_channel),                    //   input,   width = 71,          .channel
		.sink59_data          (rsp_demux_059_src1_data),                       //   input,  width = 132,          .data
		.sink59_startofpacket (rsp_demux_059_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink59_endofpacket   (rsp_demux_059_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink60_ready         (rsp_demux_060_src1_ready),                      //  output,    width = 1,    sink60.ready
		.sink60_valid         (rsp_demux_060_src1_valid),                      //   input,    width = 1,          .valid
		.sink60_channel       (rsp_demux_060_src1_channel),                    //   input,   width = 71,          .channel
		.sink60_data          (rsp_demux_060_src1_data),                       //   input,  width = 132,          .data
		.sink60_startofpacket (rsp_demux_060_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink60_endofpacket   (rsp_demux_060_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink61_ready         (rsp_demux_061_src1_ready),                      //  output,    width = 1,    sink61.ready
		.sink61_valid         (rsp_demux_061_src1_valid),                      //   input,    width = 1,          .valid
		.sink61_channel       (rsp_demux_061_src1_channel),                    //   input,   width = 71,          .channel
		.sink61_data          (rsp_demux_061_src1_data),                       //   input,  width = 132,          .data
		.sink61_startofpacket (rsp_demux_061_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink61_endofpacket   (rsp_demux_061_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink62_ready         (rsp_demux_062_src1_ready),                      //  output,    width = 1,    sink62.ready
		.sink62_valid         (rsp_demux_062_src1_valid),                      //   input,    width = 1,          .valid
		.sink62_channel       (rsp_demux_062_src1_channel),                    //   input,   width = 71,          .channel
		.sink62_data          (rsp_demux_062_src1_data),                       //   input,  width = 132,          .data
		.sink62_startofpacket (rsp_demux_062_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink62_endofpacket   (rsp_demux_062_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink63_ready         (rsp_demux_063_src1_ready),                      //  output,    width = 1,    sink63.ready
		.sink63_valid         (rsp_demux_063_src1_valid),                      //   input,    width = 1,          .valid
		.sink63_channel       (rsp_demux_063_src1_channel),                    //   input,   width = 71,          .channel
		.sink63_data          (rsp_demux_063_src1_data),                       //   input,  width = 132,          .data
		.sink63_startofpacket (rsp_demux_063_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink63_endofpacket   (rsp_demux_063_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink64_ready         (rsp_demux_064_src1_ready),                      //  output,    width = 1,    sink64.ready
		.sink64_valid         (rsp_demux_064_src1_valid),                      //   input,    width = 1,          .valid
		.sink64_channel       (rsp_demux_064_src1_channel),                    //   input,   width = 71,          .channel
		.sink64_data          (rsp_demux_064_src1_data),                       //   input,  width = 132,          .data
		.sink64_startofpacket (rsp_demux_064_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink64_endofpacket   (rsp_demux_064_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink65_ready         (rsp_demux_065_src1_ready),                      //  output,    width = 1,    sink65.ready
		.sink65_valid         (rsp_demux_065_src1_valid),                      //   input,    width = 1,          .valid
		.sink65_channel       (rsp_demux_065_src1_channel),                    //   input,   width = 71,          .channel
		.sink65_data          (rsp_demux_065_src1_data),                       //   input,  width = 132,          .data
		.sink65_startofpacket (rsp_demux_065_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink65_endofpacket   (rsp_demux_065_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink66_ready         (rsp_demux_066_src1_ready),                      //  output,    width = 1,    sink66.ready
		.sink66_valid         (rsp_demux_066_src1_valid),                      //   input,    width = 1,          .valid
		.sink66_channel       (rsp_demux_066_src1_channel),                    //   input,   width = 71,          .channel
		.sink66_data          (rsp_demux_066_src1_data),                       //   input,  width = 132,          .data
		.sink66_startofpacket (rsp_demux_066_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink66_endofpacket   (rsp_demux_066_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink67_ready         (rsp_demux_067_src1_ready),                      //  output,    width = 1,    sink67.ready
		.sink67_valid         (rsp_demux_067_src1_valid),                      //   input,    width = 1,          .valid
		.sink67_channel       (rsp_demux_067_src1_channel),                    //   input,   width = 71,          .channel
		.sink67_data          (rsp_demux_067_src1_data),                       //   input,  width = 132,          .data
		.sink67_startofpacket (rsp_demux_067_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink67_endofpacket   (rsp_demux_067_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink68_ready         (rsp_demux_068_src1_ready),                      //  output,    width = 1,    sink68.ready
		.sink68_valid         (rsp_demux_068_src1_valid),                      //   input,    width = 1,          .valid
		.sink68_channel       (rsp_demux_068_src1_channel),                    //   input,   width = 71,          .channel
		.sink68_data          (rsp_demux_068_src1_data),                       //   input,  width = 132,          .data
		.sink68_startofpacket (rsp_demux_068_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink68_endofpacket   (rsp_demux_068_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink69_ready         (rsp_demux_069_src1_ready),                      //  output,    width = 1,    sink69.ready
		.sink69_valid         (rsp_demux_069_src1_valid),                      //   input,    width = 1,          .valid
		.sink69_channel       (rsp_demux_069_src1_channel),                    //   input,   width = 71,          .channel
		.sink69_data          (rsp_demux_069_src1_data),                       //   input,  width = 132,          .data
		.sink69_startofpacket (rsp_demux_069_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink69_endofpacket   (rsp_demux_069_src1_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink70_ready         (rsp_demux_070_src1_ready),                      //  output,    width = 1,    sink70.ready
		.sink70_valid         (rsp_demux_070_src1_valid),                      //   input,    width = 1,          .valid
		.sink70_channel       (rsp_demux_070_src1_channel),                    //   input,   width = 71,          .channel
		.sink70_data          (rsp_demux_070_src1_data),                       //   input,  width = 132,          .data
		.sink70_startofpacket (rsp_demux_070_src1_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink70_endofpacket   (rsp_demux_070_src1_endofpacket)                 //   input,    width = 1,          .endofpacket
	);

endmodule
