############################################################
# 
# CAUTION: This file is automatically generated by libgen.
# Version: Xilinx EDK 7.1.2 EDK_H.12.5.1 
# Description: uClinux Configuration File
# 
############################################################



# MAIN_MEMORY Settings
define_hex CONFIG_XILINX_ERAM_START 0x80000000
define_hex CONFIG_XILINX_ERAM_SIZE 0x02000000

# FLASH_MEMORY Settings
define_hex CONFIG_XILINX_FLASH_START 0xff000000
define_hex CONFIG_XILINX_FLASH_SIZE 0x00800000

# LMB_MEMORY Settings
define_hex CONFIG_XILINX_LMB_START 0x00000000
define_hex CONFIG_XILINX_LMB_SIZE 0x00004000

# System Clock Frequency
define_int CONFIG_XILINX_CPU_CLOCK_FREQ 66666667

# Definitions for MICROBLAZE0
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_string CONFIG_XILINX_MICROBLAZE0_FAMILY virtex2
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_int CONFIG_XILINX_MICROBLAZE0_D_OPB 1
define_int CONFIG_XILINX_MICROBLAZE0_D_LMB 1
define_int CONFIG_XILINX_MICROBLAZE0_I_OPB 1
define_int CONFIG_XILINX_MICROBLAZE0_I_LMB 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_BARREL 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_DIV 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR 1
define_int CONFIG_XILINX_MICROBLAZE0_UNALIGNED_EXCEPTIONS 0
define_int CONFIG_XILINX_MICROBLAZE0_ILL_OPCODE_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_IOPB_BUS_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_DOPB_BUS_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_DIV_ZERO_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_DEBUG_ENABLED 1
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_PBRK 2
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_RD_ADDR_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_WR_ADDR_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_INTERRUPT_IS_EDGE 0
define_int CONFIG_XILINX_MICROBLAZE0_EDGE_IS_POSITIVE 1
define_int CONFIG_XILINX_MICROBLAZE0_FSL_LINKS 1
define_int CONFIG_XILINX_MICROBLAZE0_FSL_DATA_SIZE 32
define_hex CONFIG_XILINX_MICROBLAZE0_ICACHE_BASEADDR 0x80000000
define_hex CONFIG_XILINX_MICROBLAZE0_ICACHE_HIGHADDR 0x81FFFFFF
define_int CONFIG_XILINX_MICROBLAZE0_USE_ICACHE 1
define_int CONFIG_XILINX_MICROBLAZE0_ALLOW_ICACHE_WR 1
define_int CONFIG_XILINX_MICROBLAZE0_ADDR_TAG_BITS 11
define_int CONFIG_XILINX_MICROBLAZE0_CACHE_BYTE_SIZE 16384
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_USE_FSL 0
define_hex CONFIG_XILINX_MICROBLAZE0_DCACHE_BASEADDR 0x80000000
define_hex CONFIG_XILINX_MICROBLAZE0_DCACHE_HIGHADDR 0x81FFFFFF
define_int CONFIG_XILINX_MICROBLAZE0_USE_DCACHE 1
define_int CONFIG_XILINX_MICROBLAZE0_ALLOW_DCACHE_WR 1
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_ADDR_TAG 11
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_BYTE_SIZE 16384
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_USE_FSL 0
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_string CONFIG_XILINX_MICROBLAZE0_HW_VER 3.00.a

# Definitions for LMB_BRAM_IF_CNTLR_0
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_INSTANCE dlmb_cntlr
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_BASEADDR 0x00000000
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_HIGHADDR 0x00003FFF
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_MASK 0x80000000
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_LMB_AWIDTH 32
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_LMB_DWIDTH 32
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_INSTANCE dlmb_cntlr
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_HW_VER 1.00.b

# Definitions for LMB_BRAM_IF_CNTLR_1
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_INSTANCE ilmb_cntlr
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_BASEADDR 0x00000000
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_HIGHADDR 0x00003FFF
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_MASK 0x80000000
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_LMB_AWIDTH 32
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_LMB_DWIDTH 32
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_INSTANCE ilmb_cntlr
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_HW_VER 1.00.b

# Definitions for MDM_0
define_string CONFIG_XILINX_MDM_0_INSTANCE debug_module
define_hex CONFIG_XILINX_MDM_0_BASEADDR 0xFFFFC000
define_hex CONFIG_XILINX_MDM_0_HIGHADDR 0xFFFFC0FF
define_int CONFIG_XILINX_MDM_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_MDM_0_OPB_AWIDTH 32
define_string CONFIG_XILINX_MDM_0_FAMILY virtex2
define_int CONFIG_XILINX_MDM_0_MB_DBG_PORTS 1
define_int CONFIG_XILINX_MDM_0_USE_UART 0
define_int CONFIG_XILINX_MDM_0_UART_WIDTH 8
define_int CONFIG_XILINX_MDM_0_WRITE_FSL_PORTS 1
define_string CONFIG_XILINX_MDM_0_INSTANCE debug_module
define_string CONFIG_XILINX_MDM_0_HW_VER 2.00.a

# Definitions for DDR_0
define_string CONFIG_XILINX_DDR_0_INSTANCE ddr_controller
define_hex CONFIG_XILINX_DDR_0_BASEADDR 0x80000000
define_hex CONFIG_XILINX_DDR_0_HIGHADDR 0x81FFFFFF
define_int CONFIG_XILINX_DDR_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_DDR_0_OPB_AWIDTH 32
define_string CONFIG_XILINX_DDR_0_FAMILY virtex2
define_int CONFIG_XILINX_DDR_0_OPB_CLK_PERIOD_PS 15000
define_int CONFIG_XILINX_DDR_0_INCLUDE_BURST_SUPPORT 0
define_int CONFIG_XILINX_DDR_0_DQS_PULLUPS 1
define_int CONFIG_XILINX_DDR_0_REG_DIMM 0
define_int CONFIG_XILINX_DDR_0_DDR_TMRD 15000
define_int CONFIG_XILINX_DDR_0_DDR_TWR 15000
define_int CONFIG_XILINX_DDR_0_DDR_TWTR 1
define_int CONFIG_XILINX_DDR_0_DDR_TRAS 40000
define_int CONFIG_XILINX_DDR_0_DDR_TRC 65000
define_int CONFIG_XILINX_DDR_0_DDR_TRFC 75000
define_int CONFIG_XILINX_DDR_0_DDR_TRCD 20000
define_int CONFIG_XILINX_DDR_0_DDR_TRRD 15000
define_int CONFIG_XILINX_DDR_0_DDR_TREFC 70000000
define_int CONFIG_XILINX_DDR_0_DDR_TREFI 7800000
define_int CONFIG_XILINX_DDR_0_DDR_TRP 20000
define_int CONFIG_XILINX_DDR_0_DDR_CAS_LAT 2
define_int CONFIG_XILINX_DDR_0_DDR_DWIDTH 16
define_int CONFIG_XILINX_DDR_0_DDR_AWIDTH 13
define_int CONFIG_XILINX_DDR_0_DDR_COL_AWIDTH 9
define_int CONFIG_XILINX_DDR_0_DDR_BANK_AWIDTH 2
define_string CONFIG_XILINX_DDR_0_INSTANCE ddr_controller
define_string CONFIG_XILINX_DDR_0_HW_VER 1.00.b

# Definitions for EMC_0
define_string CONFIG_XILINX_EMC_0_INSTANCE sram_flash
define_int CONFIG_XILINX_EMC_0_NUM_BANKS_MEM 2
define_int CONFIG_XILINX_EMC_0_INCLUDE_NEGEDGE_IOREGS 0
define_hex CONFIG_XILINX_EMC_0_BASEADDR 0xFFFF0000
define_hex CONFIG_XILINX_EMC_0_HIGHADDR 0xFFFF01FF
define_hex CONFIG_XILINX_EMC_0_MEM0_BASEADDR 0xFFE00000
define_hex CONFIG_XILINX_EMC_0_MEM0_HIGHADDR 0xFFEFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM1_BASEADDR 0xFF000000
define_hex CONFIG_XILINX_EMC_0_MEM1_HIGHADDR 0xFF7FFFFF
define_hex CONFIG_XILINX_EMC_0_MEM2_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM2_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM3_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM3_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM4_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM4_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM5_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM5_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM6_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM6_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM7_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM7_HIGHADDR 0x00000000
define_int CONFIG_XILINX_EMC_0_MEM0_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM1_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM2_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM3_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM4_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM5_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM6_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM7_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MAX_MEM_WIDTH 32
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_0 0
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_1 0
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_2 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_3 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_4 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_5 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_6 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_7 1
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_0 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_0 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_0 150000
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_0 55000
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_0 70000
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_0 150000
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_0 55000
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_0 15000
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_0 35000
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_1 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_1 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_1 150000
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_1 55000
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_1 70000
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_1 150000
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_1 55000
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_1 15000
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_1 35000
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_2 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_2 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_2 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_2 0
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_2 0
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_2 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_2 0
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_2 0
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_2 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_3 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_3 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_3 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_3 0
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_3 0
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_3 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_3 0
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_3 0
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_3 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_4 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_4 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_4 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_4 0
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_4 0
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_4 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_4 0
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_4 0
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_4 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_5 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_5 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_5 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_5 0
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_5 0
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_5 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_5 0
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_5 0
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_5 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_6 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_6 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_6 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_6 0
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_6 0
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_6 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_6 0
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_6 0
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_6 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_7 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_7 2
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_SLOW_PS_7 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_SLOW_PS_7 0
define_int CONFIG_XILINX_EMC_0_WRITE_MIN_PULSE_WIDTH_PS_7 0
define_int CONFIG_XILINX_EMC_0_READ_ADDR_TO_OUT_FAST_PS_7 0
define_int CONFIG_XILINX_EMC_0_WRITE_ADDR_TO_OUT_FAST_PS_7 0
define_int CONFIG_XILINX_EMC_0_READ_RECOVERY_BEFORE_WRITE_PS_7 0
define_int CONFIG_XILINX_EMC_0_WRITE_RECOVERY_BEFORE_READ_PS_7 0
define_int CONFIG_XILINX_EMC_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_EMC_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_EMC_0_OPB_CLK_PERIOD_PS 15000
define_int CONFIG_XILINX_EMC_0_DEV_BLK_ID 1
define_int CONFIG_XILINX_EMC_0_DEV_MIR_ENABLE 1
define_string CONFIG_XILINX_EMC_0_INSTANCE sram_flash
define_string CONFIG_XILINX_EMC_0_HW_VER 1.10.b

# Definitions for UARTLITE_0
define_string CONFIG_XILINX_UARTLITE_0_INSTANCE console_uart
define_hex CONFIG_XILINX_UARTLITE_0_BASEADDR 0xFFFF2000
define_hex CONFIG_XILINX_UARTLITE_0_HIGHADDR 0xFFFF20FF
define_int CONFIG_XILINX_UARTLITE_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_UARTLITE_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_UARTLITE_0_DATA_BITS 8
define_int CONFIG_XILINX_UARTLITE_0_CLK_FREQ 66666667
define_int CONFIG_XILINX_UARTLITE_0_BAUDRATE 57600
define_int CONFIG_XILINX_UARTLITE_0_USE_PARITY 0
define_int CONFIG_XILINX_UARTLITE_0_ODD_PARITY 0
define_string CONFIG_XILINX_UARTLITE_0_INSTANCE console_uart
define_string CONFIG_XILINX_UARTLITE_0_HW_VER 1.00.b
define_int CONFIG_XILINX_UARTLITE_0_IRQ 1

# Definitions for INTC_0
define_string CONFIG_XILINX_INTC_0_INSTANCE system_intc
define_string CONFIG_XILINX_INTC_0_FAMILY virtex2
define_int CONFIG_XILINX_INTC_0_Y 0
define_int CONFIG_XILINX_INTC_0_X 0
define_string CONFIG_XILINX_INTC_0_U_SET intc
define_int CONFIG_XILINX_INTC_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_INTC_0_OPB_DWIDTH 32
define_hex CONFIG_XILINX_INTC_0_BASEADDR 0xFFFF3000
define_hex CONFIG_XILINX_INTC_0_HIGHADDR 0xFFFF30FF
define_int CONFIG_XILINX_INTC_0_NUM_INTR_INPUTS 3
define_hex CONFIG_XILINX_INTC_0_KIND_OF_INTR 0x00000002
define_hex CONFIG_XILINX_INTC_0_KIND_OF_EDGE 0x00000002
define_hex CONFIG_XILINX_INTC_0_KIND_OF_LVL 0x00000005
define_int CONFIG_XILINX_INTC_0_HAS_IPR 1
define_int CONFIG_XILINX_INTC_0_HAS_SIE 1
define_int CONFIG_XILINX_INTC_0_HAS_CIE 1
define_int CONFIG_XILINX_INTC_0_HAS_IVR 1
define_int CONFIG_XILINX_INTC_0_IRQ_IS_LEVEL 1
define_int CONFIG_XILINX_INTC_0_IRQ_ACTIVE 1
define_string CONFIG_XILINX_INTC_0_INSTANCE system_intc
define_string CONFIG_XILINX_INTC_0_HW_VER 1.00.c

# Definitions for TIMER_0
define_string CONFIG_XILINX_TIMER_0_INSTANCE system_timer
define_string CONFIG_XILINX_TIMER_0_FAMILY virtex2
define_int CONFIG_XILINX_TIMER_0_COUNT_WIDTH 32
define_int CONFIG_XILINX_TIMER_0_ONE_TIMER_ONLY 0
define_int CONFIG_XILINX_TIMER_0_TRIG0_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_TRIG1_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_GEN0_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_GEN1_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_TIMER_0_OPB_DWIDTH 32
define_hex CONFIG_XILINX_TIMER_0_BASEADDR 0xFFFF1000
define_hex CONFIG_XILINX_TIMER_0_HIGHADDR 0xFFFF10FF
define_string CONFIG_XILINX_TIMER_0_INSTANCE system_timer
define_string CONFIG_XILINX_TIMER_0_HW_VER 1.00.b
define_int CONFIG_XILINX_TIMER_0_IRQ 0

# Definitions for GPIO_0
define_string CONFIG_XILINX_GPIO_0_INSTANCE system_gpio
define_hex CONFIG_XILINX_GPIO_0_BASEADDR 0xFFFF5000
define_hex CONFIG_XILINX_GPIO_0_HIGHADDR 0xFFFF50FF
define_int CONFIG_XILINX_GPIO_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_GPIO_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_GPIO_0_GPIO_WIDTH 24
define_int CONFIG_XILINX_GPIO_0_ALL_INPUTS 0
define_int CONFIG_XILINX_GPIO_0_IS_BIDIR 1
define_hex CONFIG_XILINX_GPIO_0_DOUT_DEFAULT 0x00000000
define_hex CONFIG_XILINX_GPIO_0_TRI_DEFAULT 0xFFFFFFFF
define_int CONFIG_XILINX_GPIO_0_IS_DUAL 0
define_int CONFIG_XILINX_GPIO_0_ALL_INPUTS_2 0
define_int CONFIG_XILINX_GPIO_0_IS_BIDIR_2 1
define_hex CONFIG_XILINX_GPIO_0_DOUT_DEFAULT_2 0x00000000
define_hex CONFIG_XILINX_GPIO_0_TRI_DEFAULT_2 0xFFFFFFFF
define_string CONFIG_XILINX_GPIO_0_INSTANCE system_gpio
define_string CONFIG_XILINX_GPIO_0_HW_VER 2.00.a

# Definitions for ETHERNET_0
define_string CONFIG_XILINX_ETHERNET_0_INSTANCE ethernet
define_int CONFIG_XILINX_ETHERNET_0_DEV_BLK_ID 1
define_int CONFIG_XILINX_ETHERNET_0_DEV_MIR_ENABLE 1
define_hex CONFIG_XILINX_ETHERNET_0_BASEADDR 0xC0000000
define_hex CONFIG_XILINX_ETHERNET_0_HIGHADDR 0xC0003FFF
define_int CONFIG_XILINX_ETHERNET_0_RESET_PRESENT 1
define_int CONFIG_XILINX_ETHERNET_0_INCLUDE_DEV_PENCODER 1
define_int CONFIG_XILINX_ETHERNET_0_DMA_PRESENT 1
define_int CONFIG_XILINX_ETHERNET_0_DMA_INTR_COALESCE 1
define_int CONFIG_XILINX_ETHERNET_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_ETHERNET_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_ETHERNET_0_OPB_CLK_PERIOD_PS 15000
define_string CONFIG_XILINX_ETHERNET_0_FAMILY virtex2
define_int CONFIG_XILINX_ETHERNET_0_IPIF_FIFO_DEPTH 32768
define_int CONFIG_XILINX_ETHERNET_0_SOURCE_ADDR_INSERT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_PAD_INSERT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_FCS_INSERT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_MAFIFO_DEPTH 16
define_int CONFIG_XILINX_ETHERNET_0_HALF_DUPLEX_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_ERR_COUNT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_MII_EXIST 1
define_string CONFIG_XILINX_ETHERNET_0_INSTANCE ethernet
define_string CONFIG_XILINX_ETHERNET_0_HW_VER 1.00.m
define_int CONFIG_XILINX_ETHERNET_0_IRQ 2

# Peripheral counts
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_NUM_INSTANCES 2
define_int CONFIG_XILINX_TIMER_NUM_INSTANCES 1
define_int CONFIG_XILINX_EMC_NUM_INSTANCES 1
define_int CONFIG_XILINX_INTC_NUM_INSTANCES 1
define_int CONFIG_XILINX_UARTLITE_NUM_INSTANCES 1
define_int CONFIG_XILINX_DDR_NUM_INSTANCES 1
define_int CONFIG_XILINX_MDM_NUM_INSTANCES 1
define_int CONFIG_XILINX_ETHERNET_NUM_INSTANCES 1
define_int CONFIG_XILINX_GPIO_NUM_INSTANCES 1

