-- TB EXAMPLE PFRL 2023-2024

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;

entity project_tb is
end project_tb;

architecture project_tb_arch of project_tb is
    constant CLOCK_PERIOD : time := 20 ns;
    signal tb_clk : std_logic := '0';
    signal tb_rst, tb_start, tb_done : std_logic;
    signal tb_add : std_logic_vector(15 downto 0);
    signal tb_k   : std_logic_vector(9 downto 0);

    signal tb_o_mem_addr, exc_o_mem_addr, init_o_mem_addr : std_logic_vector(15 downto 0);
    signal tb_o_mem_data, exc_o_mem_data, init_o_mem_data : std_logic_vector(7 downto 0);
    signal tb_i_mem_data : std_logic_vector(7 downto 0);
    signal tb_o_mem_we, tb_o_mem_en, exc_o_mem_we, exc_o_mem_en, init_o_mem_we, init_o_mem_en : std_logic;

    type ram_type is array (65535 downto 0) of std_logic_vector(7 downto 0);
    signal RAM : ram_type := (OTHERS => "00000000");

constant SCENARIO_LENGTH : integer := 248;
    type scenario_type is array (0 to SCENARIO_LENGTH*2-1) of integer;

signal scenario_input : scenario_type := (108,0,165,0,205,0,0,0,169,0,0,0,0,0,78,0,109,0,117,0,113,0,154,0,182,0,60,0,6,0,33,0,28,0,200,0,227,0,187,0,122,0,47,0,87,0,80,0,57,0,162,0,150,0,234,0,0,0,224,0,26,0,0,0,135,0,7,0,246,0,104,0,90,0,139,0,232,0,0,0,16,0,216,0,229,0,0,0,101,0,87,0,245,0,183,0,184,0,203,0,59,0,0,0,218,0,77,0,0,0,128,0,0,0,41,0,0,0,14,0,84,0,106,0,122,0,0,0,0,0,0,0,14,0,169,0,120,0,225,0,0,0,113,0,178,0,16,0,209,0,46,0,156,0,0,0,138,0,177,0,117,0,156,0,147,0,29,0,37,0,0,0,0,0,226,0,169,0,203,0,20,0,220,0,39,0,155,0,0,0,144,0,0,0,25,0,0,0,71,0,88,0,25,0,91,0,8,0,60,0,0,0,225,0,86,0,83,0,171,0,143,0,0,0,130,0,197,0,0,0,3,0,0,0,161,0,0,0,245,0,22,0,27,0,66,0,0,0,143,0,118,0,153,0,212,0,139,0,170,0,35,0,133,0,0,0,192,0,181,0,249,0,166,0,0,0,19,0,0,0,133,0,173,0,252,0,123,0,184,0,107,0,120,0,33,0,233,0,178,0,175,0,17,0,189,0,158,0,195,0,71,0,0,0,53,0,151,0,59,0,240,0,61,0,0,0,88,0,44,0,129,0,0,0,0,0,83,0,75,0,13,0,14,0,108,0,225,0,198,0,90,0,0,0,0,0,0,0,149,0,0,0,98,0,214,0,0,0,208,0,197,0,0,0,54,0,21,0,202,0,0,0,0,0,31,0,41,0,133,0,101,0,11,0,231,0,123,0,0,0,249,0,0,0,9,0,229,0,88,0,63,0,207,0,245,0,0,0,0,0,113,0,22,0,137,0,214,0,216,0,227,0,0,0,179,0,62,0,143,0,0,0,86,0,208,0,188,0,144,0,117,0,111,0,7,0,113,0,217,0,0,0,0,0,0,0,185,0,141,0,227,0,178,0,0,0,0,0,245,0,0,0,221,0,115,0,192,0,67,0,0,0,0,0,24,0);
signal scenario_full  : scenario_type := (108,31,165,31,205,31,205,30,169,31,169,30,169,29,78,31,109,31,117,31,113,31,154,31,182,31,60,31,6,31,33,31,28,31,200,31,227,31,187,31,122,31,47,31,87,31,80,31,57,31,162,31,150,31,234,31,234,30,224,31,26,31,26,30,135,31,7,31,246,31,104,31,90,31,139,31,232,31,232,30,16,31,216,31,229,31,229,30,101,31,87,31,245,31,183,31,184,31,203,31,59,31,59,30,218,31,77,31,77,30,128,31,128,30,41,31,41,30,14,31,84,31,106,31,122,31,122,30,122,29,122,28,14,31,169,31,120,31,225,31,225,30,113,31,178,31,16,31,209,31,46,31,156,31,156,30,138,31,177,31,117,31,156,31,147,31,29,31,37,31,37,30,37,29,226,31,169,31,203,31,20,31,220,31,39,31,155,31,155,30,144,31,144,30,25,31,25,30,71,31,88,31,25,31,91,31,8,31,60,31,60,30,225,31,86,31,83,31,171,31,143,31,143,30,130,31,197,31,197,30,3,31,3,30,161,31,161,30,245,31,22,31,27,31,66,31,66,30,143,31,118,31,153,31,212,31,139,31,170,31,35,31,133,31,133,30,192,31,181,31,249,31,166,31,166,30,19,31,19,30,133,31,173,31,252,31,123,31,184,31,107,31,120,31,33,31,233,31,178,31,175,31,17,31,189,31,158,31,195,31,71,31,71,30,53,31,151,31,59,31,240,31,61,31,61,30,88,31,44,31,129,31,129,30,129,29,83,31,75,31,13,31,14,31,108,31,225,31,198,31,90,31,90,30,90,29,90,28,149,31,149,30,98,31,214,31,214,30,208,31,197,31,197,30,54,31,21,31,202,31,202,30,202,29,31,31,41,31,133,31,101,31,11,31,231,31,123,31,123,30,249,31,249,30,9,31,229,31,88,31,63,31,207,31,245,31,245,30,245,29,113,31,22,31,137,31,214,31,216,31,227,31,227,30,179,31,62,31,143,31,143,30,86,31,208,31,188,31,144,31,117,31,111,31,7,31,113,31,217,31,217,30,217,29,217,28,185,31,141,31,227,31,178,31,178,30,178,29,245,31,245,30,221,31,115,31,192,31,67,31,67,30,67,29,24,31);

    signal memory_control : std_logic := '0';
    
    constant SCENARIO_ADDRESS : integer := 1234;

    component project_reti_logiche is
        port (
                i_clk : in std_logic;
                i_rst : in std_logic;
                i_start : in std_logic;
                i_add : in std_logic_vector(15 downto 0);
                i_k   : in std_logic_vector(9 downto 0);
                
                o_done : out std_logic;
                
                o_mem_addr : out std_logic_vector(15 downto 0);
                i_mem_data : in  std_logic_vector(7 downto 0);
                o_mem_data : out std_logic_vector(7 downto 0);
                o_mem_we   : out std_logic;
                o_mem_en   : out std_logic
        );
    end component project_reti_logiche;

begin
    UUT : project_reti_logiche
    port map(
                i_clk   => tb_clk,
                i_rst   => tb_rst,
                i_start => tb_start,
                i_add   => tb_add,
                i_k     => tb_k,
                
                o_done => tb_done,
                
                o_mem_addr => exc_o_mem_addr,
                i_mem_data => tb_i_mem_data,
                o_mem_data => exc_o_mem_data,
                o_mem_we   => exc_o_mem_we,
                o_mem_en   => exc_o_mem_en
    );

    -- Clock generation
    tb_clk <= not tb_clk after CLOCK_PERIOD/2;

    -- Process related to the memory
    MEM : process (tb_clk)
    begin
        if tb_clk'event and tb_clk = '1' then
            if tb_o_mem_en = '1' then
                if tb_o_mem_we = '1' then
                    RAM(to_integer(unsigned(tb_o_mem_addr))) <= tb_o_mem_data after 1 ns;
                    tb_i_mem_data <= tb_o_mem_data after 1 ns;
                else
                    tb_i_mem_data <= RAM(to_integer(unsigned(tb_o_mem_addr))) after 1 ns;
                end if;
            end if;
        end if;
    end process;
    
    memory_signal_swapper : process(memory_control, init_o_mem_addr, init_o_mem_data,
                                    init_o_mem_en,  init_o_mem_we,   exc_o_mem_addr,
                                    exc_o_mem_data, exc_o_mem_en, exc_o_mem_we)
    begin
        -- This is necessary for the testbench to work: we swap the memory
        -- signals from the component to the testbench when needed.
    
        tb_o_mem_addr <= init_o_mem_addr;
        tb_o_mem_data <= init_o_mem_data;
        tb_o_mem_en   <= init_o_mem_en;
        tb_o_mem_we   <= init_o_mem_we;

        if memory_control = '1' then
            tb_o_mem_addr <= exc_o_mem_addr;
            tb_o_mem_data <= exc_o_mem_data;
            tb_o_mem_en   <= exc_o_mem_en;
            tb_o_mem_we   <= exc_o_mem_we;
        end if;
    end process;
    
    -- This process provides the correct scenario on the signal controlled by the TB
    create_scenario : process
    begin
        wait for 50 ns;

        -- Signal initialization and reset of the component
        tb_start <= '0';
        tb_add <= (others=>'0');
        tb_k   <= (others=>'0');
        tb_rst <= '1';
        
        -- Wait some time for the component to reset...
        wait for 50 ns;
        
        tb_rst <= '0';
        memory_control <= '0';  -- Memory controlled by the testbench
        
        wait until falling_edge(tb_clk); -- Skew the testbench transitions with respect to the clock

        -- Configure the memory        
        for i in 0 to SCENARIO_LENGTH*2-1 loop
            init_o_mem_addr<= std_logic_vector(to_unsigned(SCENARIO_ADDRESS+i, 16));
            init_o_mem_data<= std_logic_vector(to_unsigned(scenario_input(i),8));
            init_o_mem_en  <= '1';
            init_o_mem_we  <= '1';
            wait until rising_edge(tb_clk);   
        end loop;
        
        wait until falling_edge(tb_clk);

        memory_control <= '1';  -- Memory controlled by the component
        
        tb_add <= std_logic_vector(to_unsigned(SCENARIO_ADDRESS, 16));
        tb_k   <= std_logic_vector(to_unsigned(SCENARIO_LENGTH, 10));
        
        tb_start <= '1';

        while tb_done /= '1' loop                
            wait until rising_edge(tb_clk);
        end loop;

        wait for 5 ns;
        
        tb_start <= '0';
        
        wait;
        
    end process;

    -- Process without sensitivity list designed to test the actual component.
    test_routine : process
    begin

        wait until tb_rst = '1';
        wait for 25 ns;
        assert tb_done = '0' report "TEST FALLITO o_done !=0 during reset" severity failure;
        wait until tb_rst = '0';

        wait until falling_edge(tb_clk);
        assert tb_done = '0' report "TEST FALLITO o_done !=0 after reset before start" severity failure;
        
        wait until rising_edge(tb_start);

        while tb_done /= '1' loop                
            wait until rising_edge(tb_clk);
        end loop;

        assert tb_o_mem_en = '0' or tb_o_mem_we = '0' report "TEST FALLITO o_mem_en !=0 memory should not be written after done." severity failure;

        for i in 0 to SCENARIO_LENGTH*2-1 loop
            assert RAM(SCENARIO_ADDRESS+i) = std_logic_vector(to_unsigned(scenario_full(i),8)) report "TEST FALLITO @ OFFSET=" & integer'image(i) & " expected= " & integer'image(scenario_full(i)) & " actual=" & integer'image(to_integer(unsigned(RAM(i)))) severity failure;
        end loop;

        wait until falling_edge(tb_start);
        assert tb_done = '1' report "TEST FALLITO o_done !=0 after reset before start" severity failure;
        wait until falling_edge(tb_done);

        assert false report "Simulation Ended! TEST PASSATO (EXAMPLE)" severity failure;
    end process;

end architecture;
