# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/a317/hdl" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/c783/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/c783/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/434f/hdl" --include "/home/samarth/Desktop/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/sim/bd_fc49.v" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_0/sim/bd_fc49_one_0.v" \

sv xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/a317/hdl" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/c783/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/c783/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/434f/hdl" --include "/home/samarth/Desktop/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_2/sim/bd_fc49_arsw_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_3/sim/bd_fc49_rsw_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_4/sim/bd_fc49_awsw_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_5/sim/bd_fc49_wsw_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_6/sim/bd_fc49_bsw_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_7/sim/bd_fc49_s00mmu_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_8/sim/bd_fc49_s00tr_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_9/sim/bd_fc49_s00sic_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_10/sim/bd_fc49_s00a2s_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_11/sim/bd_fc49_sarn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_12/sim/bd_fc49_srn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_13/sim/bd_fc49_s01mmu_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_14/sim/bd_fc49_s01tr_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_15/sim/bd_fc49_s01sic_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_16/sim/bd_fc49_s01a2s_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_17/sim/bd_fc49_sawn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_18/sim/bd_fc49_swn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_19/sim/bd_fc49_sbn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_20/sim/bd_fc49_m00s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_21/sim/bd_fc49_m00arn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_22/sim/bd_fc49_m00rn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_23/sim/bd_fc49_m00awn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_24/sim/bd_fc49_m00wn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_25/sim/bd_fc49_m00bn_0.sv" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/ip/ip_26/sim/bd_fc49_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/a317/hdl" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/c783/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/thz_pipeline_top/ipshared/c783/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/thz_pipeline_top/ipshared/434f/hdl" --include "/home/samarth/Desktop/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/sim/thz_pipeline_top_axi_smc_0.v" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/sim/thz_pipeline_top.v" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_auto_pc_0/sim/thz_pipeline_top_auto_pc_0.v" \
"../../../../project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axis_data_fifo_0_0/sim/thz_pipeline_top_axis_data_fifo_0_0.v" \
"../../../../project_1.gen/sources_1/bd/thz_pipeline_top/hdl/thz_pipeline_top_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
