INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/FP_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/FP_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/FP_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/Maxpool.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Maxpool
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Line_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/new/pixel_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/imageBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageBuf_KernelSlider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/imports/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/WeightBiasModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvWeightBiasModule
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sources_1/new/DataShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_Convolution_0_0/sim/Full_CNN_Convolution_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_Convolution_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_Maxpool_0_0/sim/Full_CNN_Maxpool_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_Maxpool_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_ImageBuf_KernelSlider_0_0/sim/Full_CNN_ImageBuf_KernelSlider_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_ImageBuf_KernelSlider_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_zyNet_0_0/sim/Full_CNN_zyNet_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_zyNet_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_ConvWeightBiasModule_0_0/sim/Full_CNN_ConvWeightBiasModule_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_ConvWeightBiasModule_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_ConvSlider_0/sim/Full_CNN_ConvSlider_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_ConvSlider_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_DataConverter_0_0/sim/Full_CNN_DataConverter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_DataConverter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.ip_user_files/bd/Full_CNN/sim/Full_CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.gen/sources_1/bd/Full_CNN/hdl/Full_CNN_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_CNN_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects-/VivadoProjs/CNN_2/CNN_2.srcs/sim_1/new/Complete_CNN_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_CNN_TestBench_FixedParams
