# 0 "project/radare2/shlr/capstone/arch/AArch64/AArch64AddressingModes.h"
# 0 "<built-in>"
#define __STDC__ 1
# 0 "<built-in>"
#define __STDC_VERSION__ 201710L
# 0 "<built-in>"
#define __STDC_UTF_16__ 1
# 0 "<built-in>"
#define __STDC_UTF_32__ 1
# 0 "<built-in>"
#define __STDC_HOSTED__ 1
# 0 "<built-in>"
#define __GNUC__ 11
# 0 "<built-in>"
#define __GNUC_MINOR__ 2
# 0 "<built-in>"
#define __GNUC_PATCHLEVEL__ 0
# 0 "<built-in>"
#define __VERSION__ "11.2.0"
# 0 "<built-in>"
#define __ATOMIC_RELAXED 0
# 0 "<built-in>"
#define __ATOMIC_SEQ_CST 5
# 0 "<built-in>"
#define __ATOMIC_ACQUIRE 2
# 0 "<built-in>"
#define __ATOMIC_RELEASE 3
# 0 "<built-in>"
#define __ATOMIC_ACQ_REL 4
# 0 "<built-in>"
#define __ATOMIC_CONSUME 1
# 0 "<built-in>"
#define __pic__ 2
# 0 "<built-in>"
#define __PIC__ 2
# 0 "<built-in>"
#define __FINITE_MATH_ONLY__ 0
# 0 "<built-in>"
#define _LP64 1
# 0 "<built-in>"
#define __LP64__ 1
# 0 "<built-in>"
#define __SIZEOF_INT__ 4
# 0 "<built-in>"
#define __SIZEOF_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_SHORT__ 2
# 0 "<built-in>"
#define __SIZEOF_FLOAT__ 4
# 0 "<built-in>"
#define __SIZEOF_DOUBLE__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_DOUBLE__ 16
# 0 "<built-in>"
#define __SIZEOF_SIZE_T__ 8
# 0 "<built-in>"
#define __CHAR_BIT__ 8
# 0 "<built-in>"
#define __BIGGEST_ALIGNMENT__ 16
# 0 "<built-in>"
#define __ORDER_LITTLE_ENDIAN__ 1234
# 0 "<built-in>"
#define __ORDER_BIG_ENDIAN__ 4321
# 0 "<built-in>"
#define __ORDER_PDP_ENDIAN__ 3412
# 0 "<built-in>"
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __SIZEOF_POINTER__ 8
# 0 "<built-in>"
#define __GNUC_EXECUTION_CHARSET_NAME "UTF-8"
# 0 "<built-in>"
#define __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"
# 0 "<built-in>"
#define __SIZE_TYPE__ long unsigned int
# 0 "<built-in>"
#define __PTRDIFF_TYPE__ long int
# 0 "<built-in>"
#define __WCHAR_TYPE__ int
# 0 "<built-in>"
#define __WINT_TYPE__ int
# 0 "<built-in>"
#define __INTMAX_TYPE__ long int
# 0 "<built-in>"
#define __UINTMAX_TYPE__ long unsigned int
# 0 "<built-in>"
#define __CHAR16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __CHAR32_TYPE__ unsigned int
# 0 "<built-in>"
#define __SIG_ATOMIC_TYPE__ int
# 0 "<built-in>"
#define __INT8_TYPE__ signed char
# 0 "<built-in>"
#define __INT16_TYPE__ short int
# 0 "<built-in>"
#define __INT32_TYPE__ int
# 0 "<built-in>"
#define __INT64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_LEAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_LEAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_LEAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_LEAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_LEAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_LEAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_LEAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_LEAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_FAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_FAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_FAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_FAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_FAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_FAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_FAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_FAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INTPTR_TYPE__ long int
# 0 "<built-in>"
#define __UINTPTR_TYPE__ long unsigned int
# 0 "<built-in>"
#define __GXX_ABI_VERSION 1016
# 0 "<built-in>"
#define __SCHAR_MAX__ 0x7f
# 0 "<built-in>"
#define __SHRT_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __LONG_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __WCHAR_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
# 0 "<built-in>"
#define __WINT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WINT_MIN__ (-__WINT_MAX__ - 1)
# 0 "<built-in>"
#define __PTRDIFF_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __SIZE_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __SCHAR_WIDTH__ 8
# 0 "<built-in>"
#define __SHRT_WIDTH__ 16
# 0 "<built-in>"
#define __INT_WIDTH__ 32
# 0 "<built-in>"
#define __LONG_WIDTH__ 64
# 0 "<built-in>"
#define __LONG_LONG_WIDTH__ 64
# 0 "<built-in>"
#define __WCHAR_WIDTH__ 32
# 0 "<built-in>"
#define __WINT_WIDTH__ 32
# 0 "<built-in>"
#define __PTRDIFF_WIDTH__ 64
# 0 "<built-in>"
#define __SIZE_WIDTH__ 64
# 0 "<built-in>"
#define __INTMAX_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTMAX_C(c) c ## L
# 0 "<built-in>"
#define __UINTMAX_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __UINTMAX_C(c) c ## UL
# 0 "<built-in>"
#define __INTMAX_WIDTH__ 64
# 0 "<built-in>"
#define __SIG_ATOMIC_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
# 0 "<built-in>"
#define __SIG_ATOMIC_WIDTH__ 32
# 0 "<built-in>"
#define __INT8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __UINT8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INT_LEAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT8_C(c) c
# 0 "<built-in>"
#define __INT_LEAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_LEAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT16_C(c) c
# 0 "<built-in>"
#define __INT_LEAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_LEAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT32_C(c) c
# 0 "<built-in>"
#define __INT_LEAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT64_C(c) c ## LL
# 0 "<built-in>"
#define __INT_LEAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_LEAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT8_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT16_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT32_C(c) c ## U
# 0 "<built-in>"
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __UINT64_C(c) c ## ULL
# 0 "<built-in>"
#define __INT_FAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT_FAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_FAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_FAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_FAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT_FAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT_FAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_FAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT_FAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT_FAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INTPTR_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTPTR_WIDTH__ 64
# 0 "<built-in>"
#define __UINTPTR_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __GCC_IEC_559 2
# 0 "<built-in>"
#define __GCC_IEC_559_COMPLEX 2
# 0 "<built-in>"
#define __FLT_EVAL_METHOD__ 0
# 0 "<built-in>"
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
# 0 "<built-in>"
#define __DEC_EVAL_METHOD__ 2
# 0 "<built-in>"
#define __FLT_RADIX__ 2
# 0 "<built-in>"
#define __FLT_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT_DIG__ 6
# 0 "<built-in>"
#define __FLT_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_NORM_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_MIN__ 1.17549435082228750796873653722224568e-38F
# 0 "<built-in>"
#define __FLT_EPSILON__ 1.19209289550781250000000000000000000e-7F
# 0 "<built-in>"
#define __FLT_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F
# 0 "<built-in>"
#define __FLT_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __DBL_MANT_DIG__ 53
# 0 "<built-in>"
#define __DBL_DIG__ 15
# 0 "<built-in>"
#define __DBL_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __DBL_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __DBL_MAX_EXP__ 1024
# 0 "<built-in>"
#define __DBL_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __DBL_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __DBL_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_NORM_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_MIN__ ((double)2.22507385850720138309023271733240406e-308L)
# 0 "<built-in>"
#define __DBL_EPSILON__ ((double)2.22044604925031308084726333618164062e-16L)
# 0 "<built-in>"
#define __DBL_DENORM_MIN__ ((double)4.94065645841246544176568792868221372e-324L)
# 0 "<built-in>"
#define __DBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __DBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __DBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __DBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __LDBL_MANT_DIG__ 64
# 0 "<built-in>"
#define __LDBL_DIG__ 18
# 0 "<built-in>"
#define __LDBL_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __LDBL_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __LDBL_MAX_EXP__ 16384
# 0 "<built-in>"
#define __LDBL_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_NORM_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_MIN__ 3.36210314311209350626267781732175260e-4932L
# 0 "<built-in>"
#define __LDBL_EPSILON__ 1.08420217248550443400745280086994171e-19L
# 0 "<built-in>"
#define __LDBL_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951L
# 0 "<built-in>"
#define __LDBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __LDBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __LDBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __LDBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT32_DIG__ 6
# 0 "<built-in>"
#define __FLT32_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT32_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT32_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT32_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT32_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT32_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_NORM_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_MIN__ 1.17549435082228750796873653722224568e-38F32
# 0 "<built-in>"
#define __FLT32_EPSILON__ 1.19209289550781250000000000000000000e-7F32
# 0 "<built-in>"
#define __FLT32_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F32
# 0 "<built-in>"
#define __FLT32_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT64_DIG__ 15
# 0 "<built-in>"
#define __FLT64_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT64_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT64_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT64_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT64_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT64_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_NORM_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_MIN__ 2.22507385850720138309023271733240406e-308F64
# 0 "<built-in>"
#define __FLT64_EPSILON__ 2.22044604925031308084726333618164062e-16F64
# 0 "<built-in>"
#define __FLT64_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F64
# 0 "<built-in>"
#define __FLT64_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT128_MANT_DIG__ 113
# 0 "<built-in>"
#define __FLT128_DIG__ 33
# 0 "<built-in>"
#define __FLT128_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT128_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT128_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT128_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT128_DECIMAL_DIG__ 36
# 0 "<built-in>"
#define __FLT128_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_NORM_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_MIN__ 3.36210314311209350626267781732175260e-4932F128
# 0 "<built-in>"
#define __FLT128_EPSILON__ 1.92592994438723585305597794258492732e-34F128
# 0 "<built-in>"
#define __FLT128_DENORM_MIN__ 6.47517511943802511092443895822764655e-4966F128
# 0 "<built-in>"
#define __FLT128_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT128_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT128_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT128_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32X_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT32X_DIG__ 15
# 0 "<built-in>"
#define __FLT32X_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT32X_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT32X_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT32X_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT32X_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT32X_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_NORM_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_MIN__ 2.22507385850720138309023271733240406e-308F32x
# 0 "<built-in>"
#define __FLT32X_EPSILON__ 2.22044604925031308084726333618164062e-16F32x
# 0 "<built-in>"
#define __FLT32X_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F32x
# 0 "<built-in>"
#define __FLT32X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64X_MANT_DIG__ 64
# 0 "<built-in>"
#define __FLT64X_DIG__ 18
# 0 "<built-in>"
#define __FLT64X_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT64X_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT64X_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT64X_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT64X_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __FLT64X_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_NORM_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_MIN__ 3.36210314311209350626267781732175260e-4932F64x
# 0 "<built-in>"
#define __FLT64X_EPSILON__ 1.08420217248550443400745280086994171e-19F64x
# 0 "<built-in>"
#define __FLT64X_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951F64x
# 0 "<built-in>"
#define __FLT64X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __REGISTER_PREFIX__ 
# 0 "<built-in>"
#define __USER_LABEL_PREFIX__ _
# 0 "<built-in>"
#define __GNUC_STDC_INLINE__ 1
# 0 "<built-in>"
#define __NO_INLINE__ 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
# 0 "<built-in>"
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_INT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
# 0 "<built-in>"
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
# 0 "<built-in>"
#define __HAVE_SPECULATION_SAFE_VALUE 1
# 0 "<built-in>"
#define __PRAGMA_REDEFINE_EXTNAME 1
# 0 "<built-in>"
#define __SIZEOF_INT128__ 16
# 0 "<built-in>"
#define __SIZEOF_WCHAR_T__ 4
# 0 "<built-in>"
#define __SIZEOF_WINT_T__ 4
# 0 "<built-in>"
#define __SIZEOF_PTRDIFF_T__ 8
# 0 "<built-in>"
#define __amd64 1
# 0 "<built-in>"
#define __amd64__ 1
# 0 "<built-in>"
#define __x86_64 1
# 0 "<built-in>"
#define __x86_64__ 1
# 0 "<built-in>"
#define __SIZEOF_FLOAT80__ 16
# 0 "<built-in>"
#define __SIZEOF_FLOAT128__ 16
# 0 "<built-in>"
#define __ATOMIC_HLE_ACQUIRE 65536
# 0 "<built-in>"
#define __ATOMIC_HLE_RELEASE 131072
# 0 "<built-in>"
#define __GCC_ASM_FLAG_OUTPUTS__ 1
# 0 "<built-in>"
#define __k8 1
# 0 "<built-in>"
#define __k8__ 1
# 0 "<built-in>"
#define __tune_core2__ 1
# 0 "<built-in>"
#define __code_model_small__ 1
# 0 "<built-in>"
#define __MMX__ 1
# 0 "<built-in>"
#define __SSE__ 1
# 0 "<built-in>"
#define __SSE2__ 1
# 0 "<built-in>"
#define __SSE3__ 1
# 0 "<built-in>"
#define __FXSR__ 1
# 0 "<built-in>"
#define __SSE_MATH__ 1
# 0 "<built-in>"
#define __SSE2_MATH__ 1
# 0 "<built-in>"
#define __MMX_WITH_SSE__ 1
# 0 "<built-in>"
#define __SEG_FS 1
# 0 "<built-in>"
#define __SEG_GS 1
# 0 "<built-in>"
#define __LITTLE_ENDIAN__ 1
# 0 "<built-in>"
#define __MACH__ 1
# 0 "<built-in>"
#define __APPLE__ 1
# 0 "<built-in>"
#define __APPLE_CC__ 1
# 0 "<built-in>"
#define __CONSTANT_CFSTRINGS__ 1
# 0 "<built-in>"
#define __ENVIRONMENT_MAC_OS_X_VERSION_MIN_REQUIRED__ 110500
# 0 "<built-in>"
#define __strong 
# 0 "<built-in>"
#define __weak 
# 0 "<command-line>"
#define __DYNAMIC__ 1
# 1 "project/radare2/shlr/capstone/arch/AArch64/AArch64AddressingModes.h"
# 15 "project/radare2/shlr/capstone/arch/AArch64/AArch64AddressingModes.h"
#define CS_AARCH64_ADDRESSINGMODES_H 




# 1 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h" 1
# 18 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
#define CS_LLVM_SUPPORT_MATHEXTRAS_H 
# 37 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
static inline uint32_t Hi_32(uint64_t Value) {
 return (uint32_t)(Value >> 32);
}


static inline uint32_t Lo_32(uint64_t Value) {
 return (uint32_t)(Value);
}



static inline bool isUIntN(unsigned N, uint64_t x) {
 return x == (x & (~0ULL >> (64 - N)));
}
# 61 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
static inline bool isMask_32(uint32_t Value) {
 return Value && ((Value + 1) & Value) == 0;
}




static inline bool isMask_64(uint64_t Value) {
 return Value && ((Value + 1) & Value) == 0;
}




static inline bool isShiftedMask_32(uint32_t Value) {
 return isMask_32((Value - 1) | Value);
}



static inline bool isShiftedMask_64(uint64_t Value) {
 return isMask_64((Value - 1) | Value);
}



static inline bool isPowerOf2_32(uint32_t Value) {
 return Value && !(Value & (Value - 1));
}





static inline unsigned CountLeadingZeros_32(uint32_t Value) {
 unsigned Count;



 if (!Value) return 32;

 Count = __builtin_clz(Value);
# 117 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
 return Count;
}





static inline unsigned CountLeadingOnes_32(uint32_t Value) {
 return CountLeadingZeros_32(~Value);
}





static inline unsigned CountLeadingZeros_64(uint64_t Value) {
 unsigned Count;



 if (!Value) return 64;

 Count = __builtin_clzll(Value);
# 175 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
 return Count;
}





static inline unsigned CountLeadingOnes_64(uint64_t Value) {
 return CountLeadingZeros_64(~Value);
}





static inline unsigned CountTrailingZeros_32(uint32_t Value) {

 return Value ? __builtin_ctz(Value) : 32;
# 204 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
}





static inline unsigned CountTrailingOnes_32(uint32_t Value) {
 return CountTrailingZeros_32(~Value);
}





static inline unsigned CountTrailingZeros_64(uint64_t Value) {

 return Value ? __builtin_ctzll(Value) : 64;
# 234 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
}





static inline unsigned CountTrailingOnes_64(uint64_t Value) {
 return CountTrailingZeros_64(~Value);
}




static inline unsigned CountPopulation_32(uint32_t Value) {

 return __builtin_popcount(Value);





}



static inline unsigned CountPopulation_64(uint64_t Value) {

 return __builtin_popcountll(Value);






}




static inline unsigned Log2_32(uint32_t Value) {
 return 31 - CountLeadingZeros_32(Value);
}



static inline unsigned Log2_64(uint64_t Value) {
 return 63 - CountLeadingZeros_64(Value);
}




static inline unsigned Log2_32_Ceil(uint32_t Value) {
 return 32-CountLeadingZeros_32(Value-1);
}



static inline unsigned Log2_64_Ceil(uint64_t Value) {
 return 64-CountLeadingZeros_64(Value-1);
}



static inline uint64_t GreatestCommonDivisor64(uint64_t A, uint64_t B) {
 while (B) {
  uint64_t T = B;
  B = A % B;
  A = T;
 }
 return A;
}



static inline double BitsToDouble(uint64_t Bits) {
 union {
  uint64_t L;
  double D;
 } T;
 T.L = Bits;
 return T.D;
}



static inline float BitsToFloat(uint32_t Bits) {
 union {
  uint32_t I;
  float F;
 } T;
 T.I = Bits;
 return T.F;
}





static inline uint64_t DoubleToBits(double Double) {
 union {
  uint64_t L;
  double D;
 } T;
 T.D = Double;
 return T.L;
}





static inline uint32_t FloatToBits(float Float) {
 union {
  uint32_t I;
  float F;
 } T;
 T.F = Float;
 return T.I;
}



static inline uint64_t MinAlign(uint64_t A, uint64_t B) {





 return (A | B) & (1 + ~(A | B));
}



static inline uint64_t NextPowerOf2(uint64_t A) {
 A |= (A >> 1);
 A |= (A >> 2);
 A |= (A >> 4);
 A |= (A >> 8);
 A |= (A >> 16);
 A |= (A >> 32);
 return A + 1;
}
# 387 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
static inline uint64_t RoundUpToAlignment(uint64_t Value, uint64_t Align) {
 return ((Value + Align - 1) / Align) * Align;
}




static inline uint64_t OffsetToAlignment(uint64_t Value, uint64_t Align) {
 return RoundUpToAlignment(Value, Align) - Value;
}




static inline int64_t abs64(int64_t x) {
 return (x < 0) ? -x : x;
}



static inline int32_t SignExtend32(uint32_t X, unsigned B) {
 return (int32_t)(X << (32 - B)) >> (32 - B);
}



static inline int64_t SignExtend64(uint64_t X, unsigned B) {
 return (int64_t)(X << (64 - B)) >> (64 - B);
}
# 424 "project/radare2/shlr/capstone/arch/AArch64/../../MathExtras.h"
static inline unsigned int countLeadingZeros(int x)
{
 int i;
 const unsigned bits = sizeof(x) * 8;
 unsigned count = bits;

 if (x < 0) {
  return 0;
 }
 for (i = bits; --i; ) {
  if (x == 0) break;
  count--;
  x >>= 1;
 }

 return count;
}
# 21 "project/radare2/shlr/capstone/arch/AArch64/AArch64AddressingModes.h" 2






typedef enum AArch64_AM_ShiftExtendType {
 AArch64_AM_InvalidShiftExtend = -1,
 AArch64_AM_LSL = 0,
 AArch64_AM_LSR,
 AArch64_AM_ASR,
 AArch64_AM_ROR,
 AArch64_AM_MSL,

 AArch64_AM_UXTB,
 AArch64_AM_UXTH,
 AArch64_AM_UXTW,
 AArch64_AM_UXTX,

 AArch64_AM_SXTB,
 AArch64_AM_SXTH,
 AArch64_AM_SXTW,
 AArch64_AM_SXTX,
} AArch64_AM_ShiftExtendType;


static inline const char *AArch64_AM_getShiftExtendName(AArch64_AM_ShiftExtendType ST)
{
 switch (ST) {
  default: return NULL;
  case AArch64_AM_LSL: return "lsl";
  case AArch64_AM_LSR: return "lsr";
  case AArch64_AM_ASR: return "asr";
  case AArch64_AM_ROR: return "ror";
  case AArch64_AM_MSL: return "msl";
  case AArch64_AM_UXTB: return "uxtb";
  case AArch64_AM_UXTH: return "uxth";
  case AArch64_AM_UXTW: return "uxtw";
  case AArch64_AM_UXTX: return "uxtx";
  case AArch64_AM_SXTB: return "sxtb";
  case AArch64_AM_SXTH: return "sxth";
  case AArch64_AM_SXTW: return "sxtw";
  case AArch64_AM_SXTX: return "sxtx";
 }
}


static inline AArch64_AM_ShiftExtendType AArch64_AM_getShiftType(unsigned Imm)
{
 switch ((Imm >> 6) & 0x7) {
  default: return AArch64_AM_InvalidShiftExtend;
  case 0: return AArch64_AM_LSL;
  case 1: return AArch64_AM_LSR;
  case 2: return AArch64_AM_ASR;
  case 3: return AArch64_AM_ROR;
  case 4: return AArch64_AM_MSL;
 }
}


static inline unsigned AArch64_AM_getShiftValue(unsigned Imm)
{
 return Imm & 0x3f;
}

static inline unsigned AArch64_AM_getShifterImm(AArch64_AM_ShiftExtendType ST, unsigned Imm)
{

 unsigned STEnc = 0;

 switch (ST) {
  default:
  case AArch64_AM_LSL: STEnc = 0; break;
  case AArch64_AM_LSR: STEnc = 1; break;
  case AArch64_AM_ASR: STEnc = 2; break;
  case AArch64_AM_ROR: STEnc = 3; break;
  case AArch64_AM_MSL: STEnc = 4; break;
 }

 return (STEnc << 6) | (Imm & 0x3f);
}






static inline unsigned AArch64_AM_getArithShiftValue(unsigned Imm)
{
 return Imm & 0x7;
}


static inline AArch64_AM_ShiftExtendType AArch64_AM_getExtendType(unsigned Imm)
{

 switch (Imm) {
  default:
  case 0: return AArch64_AM_UXTB;
  case 1: return AArch64_AM_UXTH;
  case 2: return AArch64_AM_UXTW;
  case 3: return AArch64_AM_UXTX;
  case 4: return AArch64_AM_SXTB;
  case 5: return AArch64_AM_SXTH;
  case 6: return AArch64_AM_SXTW;
  case 7: return AArch64_AM_SXTX;
 }
}

static inline AArch64_AM_ShiftExtendType AArch64_AM_getArithExtendType(unsigned Imm)
{
 return AArch64_AM_getExtendType((Imm >> 3) & 0x7);
}
# 144 "project/radare2/shlr/capstone/arch/AArch64/AArch64AddressingModes.h"
static inline unsigned AArch64_AM_getExtendEncoding(AArch64_AM_ShiftExtendType ET)
{
 switch (ET) {
  default:
  case AArch64_AM_UXTB: return 0; break;
  case AArch64_AM_UXTH: return 1; break;
  case AArch64_AM_UXTW: return 2; break;
  case AArch64_AM_UXTX: return 3; break;
  case AArch64_AM_SXTB: return 4; break;
  case AArch64_AM_SXTH: return 5; break;
  case AArch64_AM_SXTW: return 6; break;
  case AArch64_AM_SXTX: return 7; break;
 }
}






static inline unsigned AArch64_AM_getArithExtendImm(AArch64_AM_ShiftExtendType ET, unsigned Imm)
{

 return (AArch64_AM_getExtendEncoding(ET) << 3) | (Imm & 0x7);
}



static inline bool AArch64_AM_getMemDoShift(unsigned Imm)
{
 return (Imm & 0x1) != 0;
}



static inline AArch64_AM_ShiftExtendType AArch64_AM_getMemExtendType(unsigned Imm)
{
 return AArch64_AM_getExtendType((Imm >> 1) & 0x7);
}

static inline uint64_t ror(uint64_t elt, unsigned size)
{
 return ((elt & 1) << (size-1)) | (elt >> 1);
}





static inline bool AArch64_AM_processLogicalImmediate(uint64_t Imm, unsigned RegSize, uint64_t *Encoding)
{
 unsigned Size, Immr, N;
 uint32_t CTO, I;
 uint64_t Mask, NImms;

 if (Imm == 0ULL || Imm == ~0ULL ||
  (RegSize != 64 && (Imm >> RegSize != 0 || Imm == (~0ULL >> (64 - RegSize))))) {
  return false;
 }


 Size = RegSize;
 do {
  uint64_t Mask;

  Size /= 2;
  Mask = (1ULL << Size) - 1;
  if ((Imm & Mask) != ((Imm >> Size) & Mask)) {
   Size *= 2;
   break;
  }
 } while (Size > 2);


 Mask = ((uint64_t)-1LL) >> (64 - Size);
 Imm &= Mask;

 if (isShiftedMask_64(Imm)) {
  I = CountTrailingZeros_32(Imm);

  CTO = CountTrailingOnes_32(Imm >> I);
 } else {
  unsigned CLO;

  Imm |= ~Mask;
  if (!isShiftedMask_64(~Imm))
   return false;

  CLO = CountLeadingOnes_32(Imm);
  I = 64 - CLO;
  CTO = CLO + CountTrailingOnes_32(Imm) - (64 - Size);
 }





 Immr = (Size - I) & (Size - 1);



 NImms = ~(Size-1) << 1;



 NImms |= (CTO-1);


 N = ((NImms >> 6) & 1) ^ 1;

 *Encoding = (N << 12) | (Immr << 6) | (NImms & 0x3f);

 return true;
}



static inline bool isLogicalImmediate(uint64_t imm, unsigned regSize)
{
 uint64_t encoding;
 return AArch64_AM_processLogicalImmediate(imm, regSize, &encoding);
}



static inline uint64_t AArch64_AM_encodeLogicalImmediate(uint64_t imm, unsigned regSize)
{
 uint64_t encoding = 0;

 bool res = AArch64_AM_processLogicalImmediate(imm, regSize, &encoding);

 (void)res;

 return encoding;
}




static inline uint64_t AArch64_AM_decodeLogicalImmediate(uint64_t val, unsigned regSize)
{

 unsigned N = (val >> 12) & 1;
 unsigned immr = (val >> 6) & 0x3f;
 unsigned imms = val & 0x3f;
 unsigned i, size, R, S;
 uint64_t pattern;


 int len = 31 - CountLeadingZeros_32((N << 6) | (~imms & 0x3f));


 size = (1 << len);
 R = immr & (size - 1);
 S = imms & (size - 1);


 pattern = (1ULL << (S + 1)) - 1;

 for (i = 0; i < R; ++i)
  pattern = ror(pattern, size);


 while (size != regSize) {
  pattern |= (pattern << size);
  size *= 2;
 }

 return pattern;
}




static inline bool AArch64_AM_isValidDecodeLogicalImmediate(uint64_t val, unsigned regSize)
{
 unsigned size, S;
 int len;

 unsigned N = (val >> 12) & 1;
 unsigned imms = val & 0x3f;

 if (regSize == 32 && N != 0)
  return false;
 len = 31 - CountLeadingZeros_32((N << 6) | (~imms & 0x3f));
 if (len < 0)
  return false;
 size = (1 << len);
 S = imms & (size - 1);
 if (S == size - 1)
  return false;

 return true;
}




static inline float AArch64_AM_getFPImmFloat(unsigned Imm)
{

 union {
  uint32_t I;
  float F;
 } FPUnion;

 uint8_t Sign = (Imm >> 7) & 0x1;
 uint8_t Exp = (Imm >> 4) & 0x7;
 uint8_t Mantissa = Imm & 0xf;






 FPUnion.I = 0;
 FPUnion.I |= ((uint32_t)Sign) << 31;
 FPUnion.I |= ((Exp & 0x4) != 0 ? 0 : 1) << 30;
 FPUnion.I |= ((Exp & 0x4) != 0 ? 0x1f : 0) << 25;
 FPUnion.I |= (Exp & 0x3) << 23;
 FPUnion.I |= Mantissa << 19;

 return FPUnion.F;
}






static inline bool AArch64_AM_isAdvSIMDModImmType1(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm & 0xffffff00ffffff00ULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType1(uint64_t Imm)
{
 return (Imm & 0xffULL);
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType1(uint8_t Imm)
{
 uint64_t EncVal = Imm;

 return (EncVal << 32) | EncVal;
}


static inline bool AArch64_AM_isAdvSIMDModImmType2(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm & 0xffff00ffffff00ffULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType2(uint64_t Imm)
{
 return (Imm & 0xff00ULL) >> 8;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType2(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 40) | (EncVal << 8);
}


static inline bool AArch64_AM_isAdvSIMDModImmType3(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm & 0xff00ffffff00ffffULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType3(uint64_t Imm)
{
 return (Imm & 0xff0000ULL) >> 16;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType3(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 48) | (EncVal << 16);
}


static inline bool AArch64_AM_isAdvSIMDModImmType4(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm & 0x00ffffff00ffffffULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType4(uint64_t Imm)
{
 return (Imm & 0xff000000ULL) >> 24;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType4(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 56) | (EncVal << 24);
}


static inline bool AArch64_AM_isAdvSIMDModImmType5(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  (((Imm & 0x00ff0000ULL) >> 16) == (Imm & 0x000000ffULL)) &&
  ((Imm & 0xff00ff00ff00ff00ULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType5(uint64_t Imm)
{
 return (Imm & 0xffULL);
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType5(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 48) | (EncVal << 32) | (EncVal << 16) | EncVal;
}


static inline bool AArch64_AM_isAdvSIMDModImmType6(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  (((Imm & 0xff000000ULL) >> 16) == (Imm & 0x0000ff00ULL)) &&
  ((Imm & 0x00ff00ff00ff00ffULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType6(uint64_t Imm)
{
 return (Imm & 0xff00ULL) >> 8;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType6(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 56) | (EncVal << 40) | (EncVal << 24) | (EncVal << 8);
}


static inline bool AArch64_AM_isAdvSIMDModImmType7(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm & 0xffff00ffffff00ffULL) == 0x000000ff000000ffULL);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType7(uint64_t Imm)
{
 return (Imm & 0xff00ULL) >> 8;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType7(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 40) | (EncVal << 8) | 0x000000ff000000ffULL;
}


static inline bool AArch64_AM_isAdvSIMDModImmType8(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm & 0xff00ffffff00ffffULL) == 0x0000ffff0000ffffULL);
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType8(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 return (EncVal << 48) | (EncVal << 16) | 0x0000ffff0000ffffULL;
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType8(uint64_t Imm)
{
 return (Imm & 0x00ff0000ULL) >> 16;
}


static inline bool AArch64_AM_isAdvSIMDModImmType9(uint64_t Imm)
{
 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  ((Imm >> 48) == (Imm & 0x0000ffffULL)) &&
  ((Imm >> 56) == (Imm & 0x000000ffULL));
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType9(uint64_t Imm)
{
 return (Imm & 0xffULL);
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType9(uint8_t Imm)
{
 uint64_t EncVal = Imm;
 EncVal |= (EncVal << 8);
 EncVal |= (EncVal << 16);
 EncVal |= (EncVal << 32);

 return EncVal;
}



static inline bool AArch64_AM_isAdvSIMDModImmType10(uint64_t Imm)
{
 uint64_t ByteA = Imm & 0xff00000000000000ULL;
 uint64_t ByteB = Imm & 0x00ff000000000000ULL;
 uint64_t ByteC = Imm & 0x0000ff0000000000ULL;
 uint64_t ByteD = Imm & 0x000000ff00000000ULL;
 uint64_t ByteE = Imm & 0x00000000ff000000ULL;
 uint64_t ByteF = Imm & 0x0000000000ff0000ULL;
 uint64_t ByteG = Imm & 0x000000000000ff00ULL;
 uint64_t ByteH = Imm & 0x00000000000000ffULL;

 return (ByteA == 0ULL || ByteA == 0xff00000000000000ULL) &&
  (ByteB == 0ULL || ByteB == 0x00ff000000000000ULL) &&
  (ByteC == 0ULL || ByteC == 0x0000ff0000000000ULL) &&
  (ByteD == 0ULL || ByteD == 0x000000ff00000000ULL) &&
  (ByteE == 0ULL || ByteE == 0x00000000ff000000ULL) &&
  (ByteF == 0ULL || ByteF == 0x0000000000ff0000ULL) &&
  (ByteG == 0ULL || ByteG == 0x000000000000ff00ULL) &&
  (ByteH == 0ULL || ByteH == 0x00000000000000ffULL);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType10(uint64_t Imm)
{
 uint8_t BitA = (Imm & 0xff00000000000000ULL) != 0;
 uint8_t BitB = (Imm & 0x00ff000000000000ULL) != 0;
 uint8_t BitC = (Imm & 0x0000ff0000000000ULL) != 0;
 uint8_t BitD = (Imm & 0x000000ff00000000ULL) != 0;
 uint8_t BitE = (Imm & 0x00000000ff000000ULL) != 0;
 uint8_t BitF = (Imm & 0x0000000000ff0000ULL) != 0;
 uint8_t BitG = (Imm & 0x000000000000ff00ULL) != 0;
 uint8_t BitH = (Imm & 0x00000000000000ffULL) != 0;

 uint8_t EncVal = BitA;

 EncVal <<= 1;
 EncVal |= BitB;
 EncVal <<= 1;
 EncVal |= BitC;
 EncVal <<= 1;
 EncVal |= BitD;
 EncVal <<= 1;
 EncVal |= BitE;
 EncVal <<= 1;
 EncVal |= BitF;
 EncVal <<= 1;
 EncVal |= BitG;
 EncVal <<= 1;
 EncVal |= BitH;

 return EncVal;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType10(uint8_t Imm)
{
 uint64_t EncVal = 0;

 if (Imm & 0x80)
  EncVal |= 0xff00000000000000ULL;

 if (Imm & 0x40)
  EncVal |= 0x00ff000000000000ULL;

 if (Imm & 0x20)
  EncVal |= 0x0000ff0000000000ULL;

 if (Imm & 0x10)
  EncVal |= 0x000000ff00000000ULL;

 if (Imm & 0x08)
  EncVal |= 0x00000000ff000000ULL;

 if (Imm & 0x04)
  EncVal |= 0x0000000000ff0000ULL;

 if (Imm & 0x02)
  EncVal |= 0x000000000000ff00ULL;

 if (Imm & 0x01)
  EncVal |= 0x00000000000000ffULL;

 return EncVal;
}


static inline bool AArch64_AM_isAdvSIMDModImmType11(uint64_t Imm)
{
 uint64_t BString = (Imm & 0x7E000000ULL) >> 25;

 return ((Imm >> 32) == (Imm & 0xffffffffULL)) &&
  (BString == 0x1f || BString == 0x20) &&
  ((Imm & 0x0007ffff0007ffffULL) == 0);
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType11(uint64_t Imm)
{
 uint8_t BitA = (Imm & 0x80000000ULL) != 0;
 uint8_t BitB = (Imm & 0x20000000ULL) != 0;
 uint8_t BitC = (Imm & 0x01000000ULL) != 0;
 uint8_t BitD = (Imm & 0x00800000ULL) != 0;
 uint8_t BitE = (Imm & 0x00400000ULL) != 0;
 uint8_t BitF = (Imm & 0x00200000ULL) != 0;
 uint8_t BitG = (Imm & 0x00100000ULL) != 0;
 uint8_t BitH = (Imm & 0x00080000ULL) != 0;

 uint8_t EncVal = BitA;
 EncVal <<= 1;
 EncVal |= BitB;
 EncVal <<= 1;
 EncVal |= BitC;
 EncVal <<= 1;
 EncVal |= BitD;
 EncVal <<= 1;
 EncVal |= BitE;
 EncVal <<= 1;
 EncVal |= BitF;
 EncVal <<= 1;
 EncVal |= BitG;
 EncVal <<= 1;
 EncVal |= BitH;

 return EncVal;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType11(uint8_t Imm)
{
 uint64_t EncVal = 0;

 if (Imm & 0x80)
  EncVal |= 0x80000000ULL;

 if (Imm & 0x40)
  EncVal |= 0x3e000000ULL;
 else
  EncVal |= 0x40000000ULL;

 if (Imm & 0x20)
  EncVal |= 0x01000000ULL;

 if (Imm & 0x10)
  EncVal |= 0x00800000ULL;

 if (Imm & 0x08)
  EncVal |= 0x00400000ULL;

 if (Imm & 0x04)
  EncVal |= 0x00200000ULL;

 if (Imm & 0x02)
  EncVal |= 0x00100000ULL;

 if (Imm & 0x01)
  EncVal |= 0x00080000ULL;

 return (EncVal << 32) | EncVal;
}


static inline bool AArch64_AM_isAdvSIMDModImmType12(uint64_t Imm)
{
 uint64_t BString = (Imm & 0x7fc0000000000000ULL) >> 54;
 return ((BString == 0xff || BString == 0x100) &&
  ((Imm & 0x0000ffffffffffffULL) == 0));
}

static inline uint8_t AArch64_AM_encodeAdvSIMDModImmType12(uint64_t Imm)
{
 uint8_t BitA = (Imm & 0x8000000000000000ULL) != 0;
 uint8_t BitB = (Imm & 0x0040000000000000ULL) != 0;
 uint8_t BitC = (Imm & 0x0020000000000000ULL) != 0;
 uint8_t BitD = (Imm & 0x0010000000000000ULL) != 0;
 uint8_t BitE = (Imm & 0x0008000000000000ULL) != 0;
 uint8_t BitF = (Imm & 0x0004000000000000ULL) != 0;
 uint8_t BitG = (Imm & 0x0002000000000000ULL) != 0;
 uint8_t BitH = (Imm & 0x0001000000000000ULL) != 0;

 uint8_t EncVal = BitA;
 EncVal <<= 1;
 EncVal |= BitB;
 EncVal <<= 1;
 EncVal |= BitC;
 EncVal <<= 1;
 EncVal |= BitD;
 EncVal <<= 1;
 EncVal |= BitE;
 EncVal <<= 1;
 EncVal |= BitF;
 EncVal <<= 1;
 EncVal |= BitG;
 EncVal <<= 1;
 EncVal |= BitH;

 return EncVal;
}

static inline uint64_t AArch64_AM_decodeAdvSIMDModImmType12(uint8_t Imm)
{
 uint64_t EncVal = 0;
 if (Imm & 0x80)
  EncVal |= 0x8000000000000000ULL;

 if (Imm & 0x40)
  EncVal |= 0x3fc0000000000000ULL;
 else
  EncVal |= 0x4000000000000000ULL;

 if (Imm & 0x20)
  EncVal |= 0x0020000000000000ULL;

 if (Imm & 0x10)
  EncVal |= 0x0010000000000000ULL;

 if (Imm & 0x08)
  EncVal |= 0x0008000000000000ULL;

 if (Imm & 0x04)
  EncVal |= 0x0004000000000000ULL;

 if (Imm & 0x02)
  EncVal |= 0x0002000000000000ULL;

 if (Imm & 0x01)
  EncVal |= 0x0001000000000000ULL;

 return (EncVal << 32) | EncVal;
}


static inline bool AArch64_AM_isSVEMaskOfIdenticalElements8(int64_t Imm)
{
#define _VECSIZE (sizeof(int64_t)/sizeof(int8_t))
 unsigned int i;
 union {
  int64_t Whole;
  int8_t Parts[(sizeof(int64_t)/sizeof(int8_t))];
 } Vec;

 Vec.Whole = Imm;

 for(i = 1; i < (sizeof(int64_t)/sizeof(int8_t)); i++) {
  if (Vec.Parts[i] != Vec.Parts[0])
   return false;
 }
#undef _VECSIZE

 return true;
}

static inline bool AArch64_AM_isSVEMaskOfIdenticalElements16(int64_t Imm)
{
#define _VECSIZE (sizeof(int64_t)/sizeof(int16_t))
 unsigned int i;
 union {
  int64_t Whole;
  int16_t Parts[(sizeof(int64_t)/sizeof(int16_t))];
 } Vec;

 Vec.Whole = Imm;

 for(i = 1; i < (sizeof(int64_t)/sizeof(int16_t)); i++) {
  if (Vec.Parts[i] != Vec.Parts[0])
   return false;
 }
#undef _VECSIZE

 return true;
}

static inline bool AArch64_AM_isSVEMaskOfIdenticalElements32(int64_t Imm)
{
#define _VECSIZE (sizeof(int64_t)/sizeof(int32_t))
 unsigned int i;
 union {
  int64_t Whole;
  int32_t Parts[(sizeof(int64_t)/sizeof(int32_t))];
 } Vec;

 Vec.Whole = Imm;

 for(i = 1; i < (sizeof(int64_t)/sizeof(int32_t)); i++) {
  if (Vec.Parts[i] != Vec.Parts[0])
   return false;
 }
#undef _VECSIZE

 return true;
}

static inline bool AArch64_AM_isSVEMaskOfIdenticalElements64(int64_t Imm)
{
 return true;
}

static inline bool isSVECpyImm8(int64_t Imm)
{
 bool IsImm8 = (int8_t)Imm == Imm;

 return IsImm8 || (uint8_t)Imm == Imm;
}

static inline bool isSVECpyImm16(int64_t Imm)
{
 bool IsImm8 = (int8_t)Imm == Imm;
 bool IsImm16 = (int16_t)(Imm & ~0xff) == Imm;

 return IsImm8 || IsImm16 || (uint16_t)(Imm & ~0xff) == Imm;
}

static inline bool isSVECpyImm32(int64_t Imm)
{
 bool IsImm8 = (int8_t)Imm == Imm;
 bool IsImm16 = (int16_t)(Imm & ~0xff) == Imm;

 return IsImm8 || IsImm16;
}

static inline bool isSVECpyImm64(int64_t Imm)
{
 bool IsImm8 = (int8_t)Imm == Imm;
 bool IsImm16 = (int16_t)(Imm & ~0xff) == Imm;

 return IsImm8 || IsImm16;
}


static inline bool AArch64_AM_isSVEMoveMaskPreferredLogicalImmediate(int64_t Imm)
{
 union {
  int64_t D;
  int32_t S[2];
  int16_t H[4];
  int8_t B[8];
 } Vec = {Imm};

 if (isSVECpyImm64(Vec.D))
  return false;

 if (AArch64_AM_isSVEMaskOfIdenticalElements32(Imm) &&
   isSVECpyImm32(Vec.S[0]))
  return false;

 if (AArch64_AM_isSVEMaskOfIdenticalElements16(Imm) &&
   isSVECpyImm16(Vec.H[0]))
  return false;

 if (AArch64_AM_isSVEMaskOfIdenticalElements8(Imm) &&
   isSVECpyImm8(Vec.B[0]))
  return false;

 return isLogicalImmediate(Vec.D, 64);
}

inline static bool isAnyMOVZMovAlias(uint64_t Value, int RegWidth)
{
 int Shift;

 for (Shift = 0; Shift <= RegWidth - 16; Shift += 16)
  if ((Value & ~(0xffffULL << Shift)) == 0)
   return true;

 return false;
}

inline static bool isMOVZMovAlias(uint64_t Value, int Shift, int RegWidth)
{
 if (RegWidth == 32)
  Value &= 0xffffffffULL;


 if (Value == 0 && Shift != 0)
  return false;

 return (Value & ~(0xffffULL << Shift)) == 0;
}

inline static bool AArch64_AM_isMOVNMovAlias(uint64_t Value, int Shift, int RegWidth)
{

 if (isAnyMOVZMovAlias(Value, RegWidth))
  return false;

 Value = ~Value;
 if (RegWidth == 32)
  Value &= 0xffffffffULL;

 return isMOVZMovAlias(Value, Shift, RegWidth);
}

inline static bool AArch64_AM_isAnyMOVWMovAlias(uint64_t Value, int RegWidth)
{
 if (isAnyMOVZMovAlias(Value, RegWidth))
  return true;


 Value = ~Value;
 if (RegWidth == 32)
  Value &= 0xffffffffULL;

 return isAnyMOVZMovAlias(Value, RegWidth);
}
