Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
