Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:03:45 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.559        0.000                      0                23108        0.043        0.000                      0                23108        3.225        0.000                       0                 11361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.559        0.000                      0                23108        0.043        0.000                      0                23108        3.225        0.000                       0                 11361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 1.460ns (26.927%)  route 3.962ns (73.073%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.718     5.459    D0_0/D[31]
    SLICE_X29Y51         FDRE                                         r  D0_0/mem_reg[2][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y51         FDRE                                         r  D0_0/mem_reg[2][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y51         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[2][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[4][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.460ns (27.062%)  route 3.935ns (72.938%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.691     5.432    D0_0/D[31]
    SLICE_X29Y51         FDRE                                         r  D0_0/mem_reg[4][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y51         FDRE                                         r  D0_0/mem_reg[4][3][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y51         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[4][3][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.460ns (27.087%)  route 3.930ns (72.913%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.686     5.427    D0_0/D[31]
    SLICE_X30Y50         FDRE                                         r  D0_0/mem_reg[3][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X30Y50         FDRE                                         r  D0_0/mem_reg[3][2][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y50         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[3][2][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 1.460ns (27.097%)  route 3.928ns (72.903%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.684     5.425    D0_0/D[31]
    SLICE_X30Y50         FDRE                                         r  D0_0/mem_reg[2][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.024     7.024    D0_0/clk
    SLICE_X30Y50         FDRE                                         r  D0_0/mem_reg[2][3][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y50         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[2][3][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[7][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.460ns (27.153%)  route 3.917ns (72.847%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.673     5.414    D0_0/D[31]
    SLICE_X29Y50         FDRE                                         r  D0_0/mem_reg[7][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y50         FDRE                                         r  D0_0/mem_reg[7][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y50         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[7][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.460ns (27.158%)  route 3.916ns (72.842%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.672     5.413    D0_0/D[31]
    SLICE_X29Y50         FDRE                                         r  D0_0/mem_reg[6][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y50         FDRE                                         r  D0_0/mem_reg[6][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y50         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[6][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.460ns (27.315%)  route 3.885ns (72.685%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.641     5.382    D0_0/D[31]
    SLICE_X21Y40         FDRE                                         r  D0_0/mem_reg[0][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X21Y40         FDRE                                         r  D0_0/mem_reg[0][6][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y40         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[0][6][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.460ns (27.315%)  route 3.885ns (72.685%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.641     5.382    D0_0/D[31]
    SLICE_X30Y50         FDRE                                         r  D0_0/mem_reg[1][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.025     7.025    D0_0/clk
    SLICE_X30Y50         FDRE                                         r  D0_0/mem_reg[1][3][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y50         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[1][3][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.460ns (27.423%)  route 3.864ns (72.577%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.620     5.361    D0_0/D[31]
    SLICE_X29Y50         FDRE                                         r  D0_0/mem_reg[0][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y50         FDRE                                         r  D0_0/mem_reg[0][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y50         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[0][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.460ns (27.423%)  route 3.864ns (72.577%))
  Logic Levels:           14  (CARRY8=4 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.037     0.037    fsm10/clk
    SLICE_X20Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.315     0.445    fsm10/fsm10_out[2]
    SLICE_X20Y60         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     0.619 f  fsm10/D_int0_0_write_en_INST_0_i_4/O
                         net (fo=3, routed)           0.219     0.838    done_reg8/out_reg[0]_3
    SLICE_X19Y61         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     0.901 f  done_reg8/D_int0_0_write_en_INST_0_i_1/O
                         net (fo=22, routed)          0.136     1.037    par_done_reg18/done_reg_0
    SLICE_X19Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.153 r  par_done_reg18/out[31]_i_3__0/O
                         net (fo=52, routed)          0.412     1.565    par_done_reg18/D_sh_read0_0_write_en
    SLICE_X21Y56         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     1.680 r  par_done_reg18/mem[7][7][31]_i_5__2/O
                         net (fo=96, routed)          0.831     2.511    D0_0/out_reg[7]_i_8__0_1
    SLICE_X30Y31         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     2.626 r  D0_0/out[0]_i_21__0/O
                         net (fo=1, routed)           0.011     2.637    D0_0/out[0]_i_21__0_n_0
    SLICE_X30Y31         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     2.720 r  D0_0/out_reg[0]_i_9__0/O
                         net (fo=2, routed)           0.000     2.720    D0_0/out_reg[0]_i_9__0_n_0
    SLICE_X30Y31         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.747 r  D0_0/out_reg[0]_i_3__0/O
                         net (fo=2, routed)           0.470     3.217    D0_0/out_reg[0]_i_3__0_n_0
    SLICE_X25Y43         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     3.393 r  D0_0/mem[7][7][7]_i_10__0/O
                         net (fo=1, routed)           0.257     3.650    add6/left[0]
    SLICE_X25Y47         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.817 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.845    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X25Y48         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.868 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.896    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X25Y49         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.919 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.947    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X25Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.093 r  add6/mem_reg[7][7][30]_i_2/O[7]
                         net (fo=1, routed)           0.404     4.497    fsm6/out[0]
    SLICE_X20Y56         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.595 r  fsm6/mem[7][7][31]_i_9__1/O
                         net (fo=1, routed)           0.105     4.700    cond_computed7/mem_reg[1][0][31]_0
    SLICE_X20Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     4.741 r  cond_computed7/mem[7][7][31]_i_2/O
                         net (fo=64, routed)          0.620     5.361    D0_0/D[31]
    SLICE_X20Y40         FDRE                                         r  D0_0/mem_reg[6][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11424, unset)        0.026     7.026    D0_0/clk
    SLICE_X20Y40         FDRE                                         r  D0_0/mem_reg[6][6][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y40         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[6][6][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                  1.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    mult_pipe3/clk
    SLICE_X30Y55         FDRE                                         r  mult_pipe3/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.057     0.108    mult_pipe3/p_1_in[15]
    SLICE_X30Y56         FDRE                                         r  mult_pipe3/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    mult_pipe3/clk
    SLICE_X30Y56         FDRE                                         r  mult_pipe3/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y56         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 C_int_read0_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    C_int_read0_0/clk
    SLICE_X27Y9          FDRE                                         r  C_int_read0_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  C_int_read0_0/out_reg[21]/Q
                         net (fo=64, routed)          0.060     0.111    C0_0/mem_reg[7][7][21]_0
    SLICE_X26Y9          FDRE                                         r  C0_0/mem_reg[4][3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    C0_0/clk
    SLICE_X26Y9          FDRE                                         r  C0_0/mem_reg[4][3][21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y9          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    C0_0/mem_reg[4][3][21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 C_int_read0_0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    C_int_read0_0/clk
    SLICE_X22Y6          FDRE                                         r  C_int_read0_0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  C_int_read0_0/out_reg[16]/Q
                         net (fo=64, routed)          0.060     0.112    C0_0/mem_reg[7][7][16]_0
    SLICE_X22Y5          FDRE                                         r  C0_0/mem_reg[2][0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    C0_0/clk
    SLICE_X22Y5          FDRE                                         r  C0_0/mem_reg[2][0][16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y5          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    C0_0/mem_reg[2][0][16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.596%)  route 0.040ns (40.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    i00/clk
    SLICE_X22Y62         FDRE                                         r  i00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i00/out_reg[0]/Q
                         net (fo=26, routed)          0.034     0.086    i00/Q[0]
    SLICE_X22Y62         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.106 r  i00/out[3]_i_2__3/O
                         net (fo=1, routed)           0.006     0.112    i00/i00_in[3]
    SLICE_X22Y62         FDRE                                         r  i00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    i00/clk
    SLICE_X22Y62         FDRE                                         r  i00/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y62         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    i00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    bin_read3_0/clk
    SLICE_X30Y55         FDRE                                         r  bin_read3_0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read3_0/out_reg[3]/Q
                         net (fo=1, routed)           0.060     0.112    v1_0/out_reg[3]_1
    SLICE_X30Y54         FDRE                                         r  v1_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    v1_0/clk
    SLICE_X30Y54         FDRE                                         r  v1_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y54         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    v1_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    mult_pipe3/clk
    SLICE_X30Y56         FDRE                                         r  mult_pipe3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[2]/Q
                         net (fo=1, routed)           0.060     0.112    bin_read3_0/Q[2]
    SLICE_X30Y57         FDRE                                         r  bin_read3_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read3_0/clk
    SLICE_X30Y57         FDRE                                         r  bin_read3_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y57         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.013     0.013    par_done_reg12/clk
    SLICE_X22Y59         FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg12/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    par_reset5/par_done_reg12_out
    SLICE_X22Y59         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.096 r  par_reset5/out[0]_i_1__47/O
                         net (fo=1, routed)           0.017     0.113    par_done_reg12/out_reg[0]_0
    SLICE_X22Y59         FDRE                                         r  par_done_reg12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    par_done_reg12/clk
    SLICE_X22Y59         FDRE                                         r  par_done_reg12/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y59         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_reset6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    par_reset6/clk
    SLICE_X18Y61         FDRE                                         r  par_reset6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  par_reset6/out_reg[0]/Q
                         net (fo=6, routed)           0.030     0.081    par_reset6/par_reset6_out
    SLICE_X18Y61         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.095 r  par_reset6/out[0]_i_1__73/O
                         net (fo=1, routed)           0.017     0.112    par_reset6/out[0]_i_1__73_n_0
    SLICE_X18Y61         FDRE                                         r  par_reset6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.018     0.018    par_reset6/clk
    SLICE_X18Y61         FDRE                                         r  par_reset6/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y61         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[5][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.041ns (39.806%)  route 0.062ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    B_int_read0_0/clk
    SLICE_X23Y107        FDRE                                         r  B_int_read0_0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  B_int_read0_0/out_reg[31]/Q
                         net (fo=64, routed)          0.062     0.115    B0_0/mem_reg[7][7][31]_1
    SLICE_X23Y106        FDRE                                         r  B0_0/mem_reg[5][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    B0_0/clk
    SLICE_X23Y106        FDRE                                         r  B0_0/mem_reg[5][0][31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y106        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B0_0/mem_reg[5][0][31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.012     0.012    mult_pipe2/clk
    SLICE_X18Y51         FDRE                                         r  mult_pipe2/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_reg[14]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read2_0/Q[14]
    SLICE_X19Y51         FDRE                                         r  bin_read2_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11424, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X19Y51         FDRE                                         r  bin_read2_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y51         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y40  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y50  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y41  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y22  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y90   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y144  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y90   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y90   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y144  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y144  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y134  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y134  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y150  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y157  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y156  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y151  A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y90   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y90   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y144  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y144  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y134  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y134  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y150  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y150  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y157  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y157  A0_0/mem_reg[0][0][12]/C



