# 8x1 Multiplexer (MUX)

This project implements an **8-to-1 multiplexer** in Verilog using both:
- Behavioral Modeling
- Structural (Gate-Level) Modeling

---

## ðŸ§  Project Description

A multiplexer (MUX) is a combinational circuit that selects one of **many inputs** and forwards the selected input to a **single output line** based on control signals called **select lines**.

In this case:
- **8 data inputs** â†’ `dataIn[7:0]`
- **3 select lines** â†’ `selectLine[2:0]`
- **1 output** â†’ `dataOut`

---

## ðŸ“¦ Models Implemented

### ðŸ”¹ 1. Behavioral Model

This version uses `case` statements or conditional assignments to describe MUX behavior.

![Behavioral Model](Behavioral.png)

---

### ðŸ”¹ 2. Structural Model (Gate-Level)

This version uses basic logic gates (`and`, `or`, `not`) to build the MUX using gate-level modeling.

![Structural Model](Structural.png)

---