{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700353223437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700353223440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 16:20:23 2023 " "Processing started: Sat Nov 18 16:20:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700353223440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353223440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SUPER_IO_BOARD -c SUPER_IO_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353223441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700353225538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700353225539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_io_board.bdf 1 1 " "Found 1 design units, including 1 entities, in source file super_io_board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUPER_IO_BOARD " "Found entity 1: SUPER_IO_BOARD" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353249589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353249589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "local_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file local_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOCAL_RAM " "Found entity 1: LOCAL_RAM" {  } { { "LOCAL_RAM.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353249607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353249607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353250570 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353250570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353250570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80_Pack.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353250577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353250577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUPER_IO_BOARD " "Elaborating entity \"SUPER_IO_BOARD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700353250911 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst135 " "Primitive \"OR2\" of instance \"inst135\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3008 -6936 -6872 3056 "inst135" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250923 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst224 " "Primitive \"NOR2\" of instance \"inst224\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2968 -4824 -4760 3016 "inst224" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst241 " "Primitive \"NOT\" of instance \"inst241\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -696 -4512 -4464 -664 "inst241" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst258 " "Primitive \"DLATCH\" of instance \"inst258\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2952 -4568 -4496 3032 "inst258" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -104 -5344 -5296 -72 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst57 " "Primitive \"AND2\" of instance \"inst57\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -240 -5176 -5112 -192 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst63 " "Primitive \"AND2\" of instance \"inst63\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -192 -5008 -4944 -144 "inst63" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst66 " "Primitive \"NOT\" of instance \"inst66\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -640 -6408 -6360 -608 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250924 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst97 " "Primitive \"GND\" of instance \"inst97\" not used" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 16680 -4880 -4848 16712 "inst97" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1700353250925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74164 74164:inst43 " "Elaborating entity \"74164\" for hierarchy \"74164:inst43\"" {  } { { "SUPER_IO_BOARD.bdf" "inst43" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3192 -6392 -6272 3368 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353250989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74164:inst43 " "Elaborated megafunction instantiation \"74164:inst43\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3192 -6392 -6272 3368 "inst43" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353250992 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:325 " "Elaborating entity \"uart\" for hierarchy \"uart:325\"" {  } { { "SUPER_IO_BOARD.bdf" "325" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2896 -6280 -6072 3072 "325" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(72) " "Verilog HDL or VHDL warning at uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700353251043 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251043 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(111) " "Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(114) " "Verilog HDL assignment warning at uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251044 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(130) " "Verilog HDL assignment warning at uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251045 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251045 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(209) " "Verilog HDL assignment warning at uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251045 "|SUPER_IO_BOARD|uart:325"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(219) " "Verilog HDL assignment warning at uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353251045 "|SUPER_IO_BOARD|uart:325"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst16 " "Elaborating entity \"74138\" for hierarchy \"74138:inst16\"" {  } { { "SUPER_IO_BOARD.bdf" "inst16" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4160 -6480 -6360 4320 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst16 " "Elaborated megafunction instantiation \"74138:inst16\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 4160 -6480 -6360 4320 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microcomputer.vhd 2 1 " "Using design file microcomputer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "microcomputer.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcomputer Microcomputer:inst " "Elaborating entity \"Microcomputer\" for hierarchy \"Microcomputer:inst\"" {  } { { "SUPER_IO_BOARD.bdf" "inst" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -400 -6200 -6000 -192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s Microcomputer:inst\|T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\"" {  } { { "microcomputer.vhd" "cpu1" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/microcomputer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80.vhd 2 1 " "Using design file t80.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251186 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Microcomputer:inst\|T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\"" {  } { { "T80s.vhd" "u0" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_mcode.vhd 2 1 " "Using design file t80_mcode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "t80_mcode.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_mcode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251243 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "t80_mcode.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_mcode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "t80.vhd" "mcode" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_alu.vhd 2 1 " "Using design file t80_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "t80_alu.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_alu.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251302 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "t80_alu.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_alu.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "t80.vhd" "alu" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_reg.vhd 2 1 " "Using design file t80_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "t80_reg.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251354 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "t80_reg.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80_reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "t80.vhd" "Regs" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst160 " "Elaborating entity \"74373\" for hierarchy \"74373:inst160\"" {  } { { "SUPER_IO_BOARD.bdf" "inst160" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 224 -6584 -6464 416 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst160 " "Elaborated megafunction instantiation \"74373:inst160\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 224 -6584 -6464 416 "inst160" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst294 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst294\"" {  } { { "SUPER_IO_BOARD.bdf" "inst294" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst294 " "Elaborated megafunction instantiation \"21mux:inst294\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74684 74684:inst434 " "Elaborating entity \"74684\" for hierarchy \"74684:inst434\"" {  } { { "SUPER_IO_BOARD.bdf" "inst434" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8920 -6920 -6808 9208 "inst434" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74684:inst434 " "Elaborated megafunction instantiation \"74684:inst434\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8920 -6920 -6808 9208 "inst434" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll01_50.v 1 1 " "Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50 " "Found entity 1: PLL01_50" {  } { { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251607 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353251607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50 PLL01_50:inst4 " "Elaborating entity \"PLL01_50\" for hierarchy \"PLL01_50:inst4\"" {  } { { "SUPER_IO_BOARD.bdf" "inst4" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -984 -6232 -5992 -792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL01_50:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "altpll_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL01_50:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL01_50:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL01_50:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL01_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL01_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353251822 ""}  } { { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700353251822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll01_50_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll01_50_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50_altpll1 " "Found entity 1: PLL01_50_altpll1" {  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353251987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353251987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50_altpll1 PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated " "Elaborating entity \"PLL01_50_altpll1\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353251988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_rom_32k.v 1 1 " "Using design file fpga_rom_32k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM_32K " "Found entity 1: FPGA_ROM_32K" {  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353252048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353252048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM_32K FPGA_ROM_32K:inst21 " "Elaborating entity \"FPGA_ROM_32K\" for hierarchy \"FPGA_ROM_32K:inst21\"" {  } { { "SUPER_IO_BOARD.bdf" "inst21" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 1800 -6480 -6264 1928 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "altsyncram_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_HEX_FILES/SUPER_IO.HEX " "Parameter \"init_file\" = \"ROM_HEX_FILES/SUPER_IO.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252201 ""}  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700353252201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inb1 " "Found entity 1: altsyncram_inb1" {  } { { "db/altsyncram_inb1.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_inb1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353252370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353252370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inb1 FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated " "Elaborating entity \"altsyncram_inb1\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252371 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SUPER_IO.HEX 142 10 " "Width of data items in \"SUPER_IO.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 142 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 SUPER_IO.HEX " "Data at line (1) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SUPER_IO.HEX " "Data at line (2) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SUPER_IO.HEX " "Data at line (3) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SUPER_IO.HEX " "Data at line (4) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SUPER_IO.HEX " "Data at line (5) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SUPER_IO.HEX " "Data at line (6) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SUPER_IO.HEX " "Data at line (7) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SUPER_IO.HEX " "Data at line (8) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SUPER_IO.HEX " "Data at line (9) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SUPER_IO.HEX " "Data at line (10) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1700353252400 ""}  } { { "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1700353252400 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 4807 C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX " "Memory depth (32768) in the design file differs from memory depth (4807) in the Memory Initialization File \"C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ROM_HEX_FILES/SUPER_IO.HEX\" -- setting initial value for remaining addresses to 0" {  } { { "fpga_rom_32k.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1700353252405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353252611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353252611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_inb1.tdf" "rden_decode" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_inb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353252738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353252738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_inb1.tdf" "mux2" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_inb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOCAL_RAM LOCAL_RAM:inst6 " "Elaborating entity \"LOCAL_RAM\" for hierarchy \"LOCAL_RAM:inst6\"" {  } { { "SUPER_IO_BOARD.bdf" "inst6" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2160 -6208 -5992 2288 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LOCAL_RAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "LOCAL_RAM.v" "altsyncram_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOCAL_RAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "LOCAL_RAM.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOCAL_RAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353252810 ""}  } { { "LOCAL_RAM.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/LOCAL_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700353252810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lhf1 " "Found entity 1: altsyncram_lhf1" {  } { { "db/altsyncram_lhf1.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/altsyncram_lhf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353252977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353252977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lhf1 LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated " "Elaborating entity \"altsyncram_lhf1\" for hierarchy \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353252978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst255 " "Elaborating entity \"74244\" for hierarchy \"74244:inst255\"" {  } { { "SUPER_IO_BOARD.bdf" "inst255" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3024 -3448 -3344 3216 "inst255" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst255 " "Elaborated megafunction instantiation \"74244:inst255\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3024 -3448 -3344 3216 "inst255" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst84 " "Elaborating entity \"74273\" for hierarchy \"74273:inst84\"" {  } { { "SUPER_IO_BOARD.bdf" "inst84" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6968 -5576 -5456 7160 "inst84" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst84 " "Elaborated megafunction instantiation \"74273:inst84\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6968 -5576 -5456 7160 "inst84" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst117 " "Elaborating entity \"7474\" for hierarchy \"7474:inst117\"" {  } { { "SUPER_IO_BOARD.bdf" "inst117" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6048 -5704 -5584 6208 "inst117" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst117 " "Elaborated megafunction instantiation \"7474:inst117\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 6048 -5704 -5584 6208 "inst117" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_16bit_master.vhd 2 1 " "Using design file spi_16bit_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_master-logic " "Found design unit 1: spi_16bit_master-logic" {  } { { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253276 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_master " "Found entity 1: spi_16bit_master" {  } { { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353253276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_master spi_16bit_master:inst74 " "Elaborating entity \"spi_16bit_master\" for hierarchy \"spi_16bit_master:inst74\"" {  } { { "SUPER_IO_BOARD.bdf" "inst74" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 8456 -6696 -6432 8664 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter01_32.v 1 1 " "Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter01_32 " "Found entity 1: Counter01_32" {  } { { "counter01_32.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253357 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353253357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter01_32 Counter01_32:inst5 " "Elaborating entity \"Counter01_32\" for hierarchy \"Counter01_32:inst5\"" {  } { { "SUPER_IO_BOARD.bdf" "inst5" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -968 -5712 -5568 -904 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "LPM_COUNTER_component" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353253522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353253522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353253522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700353253522 ""}  } { { "counter01_32.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700353253522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqh " "Found entity 1: cntr_rqh" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/cntr_rqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353253672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqh Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated " "Elaborating entity \"cntr_rqh\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst106 " "Elaborating entity \"uart\" for hierarchy \"uart:inst106\"" {  } { { "SUPER_IO_BOARD.bdf" "inst106" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 15976 -6624 -6416 16152 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(72) " "Verilog HDL or VHDL warning at uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700353253699 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(111) " "Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(114) " "Verilog HDL assignment warning at uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(130) " "Verilog HDL assignment warning at uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253700 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(209) " "Verilog HDL assignment warning at uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253701 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(219) " "Verilog HDL assignment warning at uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253701 "|SUPER_IO_BOARD|uart:inst106"}
{ "Warning" "WSGN_SEARCH_FILE" "wifi_uart.v 1 1 " "Using design file wifi_uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WIFI_uart " "Found entity 1: WIFI_uart" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353253748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WIFI_uart WIFI_uart:inst1 " "Elaborating entity \"WIFI_uart\" for hierarchy \"WIFI_uart:inst1\"" {  } { { "SUPER_IO_BOARD.bdf" "inst1" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 19096 -6328 -6120 19272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state wifi_uart.v(72) " "Verilog HDL or VHDL warning at wifi_uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700353253756 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(63) " "Verilog HDL assignment warning at wifi_uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253756 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(64) " "Verilog HDL assignment warning at wifi_uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(106) " "Verilog HDL assignment warning at wifi_uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(108) " "Verilog HDL assignment warning at wifi_uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wifi_uart.v(109) " "Verilog HDL assignment warning at wifi_uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(111) " "Verilog HDL assignment warning at wifi_uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(113) " "Verilog HDL assignment warning at wifi_uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wifi_uart.v(114) " "Verilog HDL assignment warning at wifi_uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(130) " "Verilog HDL assignment warning at wifi_uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wifi_uart.v(159) " "Verilog HDL assignment warning at wifi_uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wifi_uart.v(209) " "Verilog HDL assignment warning at wifi_uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253757 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wifi_uart.v(219) " "Verilog HDL assignment warning at wifi_uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "wifi_uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/wifi_uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253758 "|SUPER_IO_BOARD|WIFI_uart:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst90 " "Elaborating entity \"uart\" for hierarchy \"uart:inst90\"" {  } { { "SUPER_IO_BOARD.bdf" "inst90" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 21024 -2248 -2040 21200 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(72) " "Verilog HDL or VHDL warning at uart.v(72): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700353253783 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(64) " "Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(111) " "Verilog HDL assignment warning at uart.v(111): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(114) " "Verilog HDL assignment warning at uart.v(114): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253784 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(130) " "Verilog HDL assignment warning at uart.v(130): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(159) " "Verilog HDL assignment warning at uart.v(159): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart.v(163) " "Verilog HDL Case Statement warning at uart.v(163): case item expression covers a value already covered by a previous case item" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 163 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700353253785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(209) " "Verilog HDL assignment warning at uart.v(209): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(219) " "Verilog HDL assignment warning at uart.v(219): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/uart.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700353253785 "|SUPER_IO_BOARD|uart:inst90"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard_to_ascii.vhd 2 1 " "Using design file ps2_keyboard_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353253869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:inst37 " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:inst37\"" {  } { { "SUPER_IO_BOARD.bdf" "inst37" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 12704 -6680 -6480 12816 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253934 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353253934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253984 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700353253984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700353253984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:inst37\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353253985 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|15 " "LATCH primitive \"74373:inst160\|15\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 392 232 296 472 "15" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700353254797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|14 " "LATCH primitive \"74373:inst160\|14\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 304 232 296 384 "14" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700353254800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|13 " "LATCH primitive \"74373:inst160\|13\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 216 232 296 296 "13" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700353254801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "74373:inst160\|12 " "LATCH primitive \"74373:inst160\|12\" is permanently enabled" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 128 232 296 208 "12" "" } } } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1700353254801 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700353255385 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700353255385 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|70 " "Converted tri-state buffer \"74373:inst160\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700353255392 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|69 " "Converted tri-state buffer \"74373:inst160\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700353255392 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|68 " "Converted tri-state buffer \"74373:inst160\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700353255392 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|67 " "Converted tri-state buffer \"74373:inst160\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700353255392 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700353255392 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst159\[0\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\] " "Converted the fan-out from the tri-state buffer \"inst159\[0\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|31 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|31\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|36 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|36\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|11 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|11\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst159\[7\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\] " "Converted the fan-out from the tri-state buffer \"inst159\[7\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 3472 -6072 -6024 3504 "inst159" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|27 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|27\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|10 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|10\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|6 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|6\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[0\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst68\[0\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[5\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst68\[5\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[4\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst68\[4\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[3\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst68\[3\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[7\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst68\[7\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[6\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst68\[6\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[2\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst68\[2\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst68\[1\] LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst68\[1\]\" to the node \"LOCAL_RAM:inst6\|altsyncram:altsyncram_component\|altsyncram_lhf1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 2280 -5352 -5304 2312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1700353267691 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700353267691 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 90 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 88 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 89 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 68 -1 0 } } { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "t80.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/t80.vhd" 963 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/spi_16bit_master.vhd" 48 -1 0 } } { "T80s.vhd" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/T80s.vhd" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700353267763 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700353267763 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst144 inst144~_emulated inst144~1 " "Register \"inst144\" is converted into an equivalent circuit using register \"inst144~_emulated\" and latch \"inst144~1\"" {  } { { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { 10824 -5808 -5744 10904 "inst144" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700353267765 "|SUPER_IO_BOARD|inst144"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700353267765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700353281109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700353299503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700353300631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700353300631 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll1:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll01_50_altpll1.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/db/pll01_50_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll01_50.v" "" { Text "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } } { "SUPER_IO_BOARD.bdf" "" { Schematic "C:/Users/zoggi/Downloads/SUPER_IO_BOARD/SUPER_IO_BOARD.bdf" { { -984 -6232 -5992 -792 "inst4" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1700353301040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4827 " "Implemented 4827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700353301598 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700353301598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4681 " "Implemented 4681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700353301598 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700353301598 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700353301598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700353301598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700353301725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 16:21:41 2023 " "Processing ended: Sat Nov 18 16:21:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700353301725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700353301725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700353301725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700353301725 ""}
