#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 11 14:33:56 2020
# Process ID: 4260
# Current directory: /home/crypto/numato-driver
# Command line: vivado
# Log file: /home/crypto/numato-driver/vivado.log
# Journal file: /home/crypto/numato-driver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/crypto/ssd/tools/Xilinx20182/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6247.125 ; gain = 250.516 ; free physical = 2347 ; free virtual = 20052
update_compile_order -fileset sources_1
open_bd_design {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file </home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd>
not writing pins
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
startgroup
set_property -dict [list CONFIG.xdma_axilite_slave {true}] [get_bd_cells xdma_0]
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
xit::create_sub_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 6597.832 ; gain = 0.000 ; free physical = 2000 ; free virtual = 19780
endgroup
copy_bd_objs /  [get_bd_cells {jtag_axi_0}]
set_property location {1 305 138} [get_bd_cells jtag_axi_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/xdma_0/axi_aclk (125 MHz)} Clk_slave {/xdma_0/axi_aclk (125 MHz)} Clk_xbar {/xdma_0/axi_aclk (125 MHz)} Master {/jtag_axi_0/M_AXI} Slave {/xdma_0/S_AXI_LITE} intc_ip {/xdma_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xdma_0/S_AXI_LITE]
</xdma_0/S_AXI_LITE/CTL0> is being mapped into </jtag_axi_0/Data> at <0x76000000 [ 64K ]>
</xdma_0/S_AXI_LITE/CTL0> is being mapped into </xdma_0/M_AXI> at <0x76000000 [ 64K ]>
</xdma_0/S_AXI_LITE/CTL0> is being mapped into </xdma_0/M_AXI_BYPASS> at <0x76000000 [ 64K ]>
</xdma_0/S_AXI_LITE/CTL0> is being mapped into </xdma_0/M_AXI_LITE> at <0x76000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/xdma_0/axi_aclk (125 MHz)} Clk_xbar {/xdma_0/axi_aclk (125 MHz)} Master {/jtag_axi_1/M_AXI} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/xdma_0_axi_periph} master_apm {0}}  [get_bd_intf_pins jtag_axi_1/M_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </jtag_axi_1/Data> at <0x00000000 [ 64K ]>
</xdma_0/S_AXI_LITE/CTL0> is being mapped into </jtag_axi_1/Data> at <0x76000000 [ 64K ]>
</axi_gpio_0/S_AXI/Reg> is being mapped into </jtag_axi_1/Data> at <0x40000000 [ 64K ]>
endgroup
delete_bd_objs [get_bd_intf_nets jtag_axi_1_M_AXI] [get_bd_cells jtag_axi_1]
set_property location {2 719 60} [get_bd_cells jtag_axi_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {4} CONFIG.NUM_MI {3}] [get_bd_cells xdma_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets xdma_0_axi_periph_M02_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/xdma_0/axi_aclk (125 MHz)} Clk_slave {/xdma_0/axi_aclk (125 MHz)} Clk_xbar {/xdma_0/axi_aclk (125 MHz)} Master {/jtag_axi_0/M_AXI} Slave {/xdma_0/S_AXI_LITE} intc_ip {/xdma_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xdma_0/S_AXI_LITE]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets xdma_0_M_AXI_LITE] [get_bd_intf_nets xdma_0_M_AXI] [get_bd_intf_nets xdma_0_M_AXI_BYPASS] [get_bd_intf_nets xdma_0_axi_periph_M02_AXI] [get_bd_intf_nets pcie_x4] [get_bd_nets util_ds_buf_IBUF_OUT] [get_bd_nets reset_rtl_0_1] [get_bd_nets xdma_0_user_lnk_up] [get_bd_cells xdma_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets xdma_0_M_AXI_LITE] [get_bd_intf_nets xdma_0_M_AXI] [get_bd_intf_nets xdma_0_M_AXI_BYPASS] [get_bd_intf_nets xdma_0_axi_periph_M02_AXI] [get_bd_intf_nets pcie_x4] [get_bd_nets util_ds_buf_IBUF_OUT] [get_bd_nets reset_rtl_0_1] [get_bd_nets xdma_0_user_lnk_up] [get_bd_cells xdma_0]'
regenerate_bd_layout -routing
generate_target all [get_files  /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd]
Wrote  : </home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_awid'(6) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_arid'(6) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_awid'(6) to net 's02_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_arid'(6) to net 's02_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axib_rid'(4) to net 'xdma_0_M_AXI_BYPASS_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axib_bid'(4) to net 'xdma_0_M_AXI_BYPASS_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axi_rid'(4) to net 'xdma_0_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axi_bid'(4) to net 'xdma_0_M_AXI_BID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_awid'(6) to net 's01_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_arid'(6) to net 's01_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_awid'(6) to net 's02_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0_axi_periph/xbar/s_axi_arid'(6) to net 's02_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axib_rid'(4) to net 'xdma_0_M_AXI_BYPASS_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axib_bid'(4) to net 'xdma_0_M_AXI_BYPASS_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axi_rid'(4) to net 'xdma_0_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xdma_0/m_axi_bid'(4) to net 'xdma_0_M_AXI_BID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xdma_0_axi_periph/s00_couplers/auto_us .
Exporting to file /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6907.785 ; gain = 0.000 ; free physical = 1833 ; free virtual = 19628
catch { config_ip_cache -export [get_ips -all system_xdma_0_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 888a44cc8e88b460; cache size = 75.483 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7042ccf2cfc7e3e1; cache size = 75.483 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_1, cache-ID = 094d840e9356e977; cache size = 75.483 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 25618bb3a10bd779; cache size = 75.483 MB.
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_us_0, cache-ID = 675d33cee49ce6bf; cache size = 75.483 MB.
export_ip_user_files -of_objects [get_files /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_0_synth_1 system_xdma_0_0_synth_1 system_s00_mmu_0_synth_1 system_auto_ds_1_synth_1 system_auto_pc_1_synth_1}
[Wed Mar 11 14:39:25 2020] Launched system_xbar_0_synth_1, system_xdma_0_0_synth_1, system_s00_mmu_0_synth_1, system_auto_ds_1_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_xbar_0_synth_1/runme.log
system_xdma_0_0_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_xdma_0_0_synth_1/runme.log
system_s00_mmu_0_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_s00_mmu_0_synth_1/runme.log
system_auto_ds_1_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_auto_ds_1_synth_1/runme.log
system_auto_pc_1_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/system.bd] -directory /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.ip_user_files -ipstatic_source_dir /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.cache/compile_simlib/modelsim} {questa=/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.cache/compile_simlib/questa} {ies=/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.cache/compile_simlib/ies} {xcelium=/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.cache/compile_simlib/xcelium} {vcs=/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.cache/compile_simlib/vcs} {riviera=/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Mar 11 14:40:02 2020] Launched system_xbar_0_synth_1, system_xdma_0_0_synth_1, system_s00_mmu_0_synth_1, system_auto_ds_1_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_xbar_0_synth_1/runme.log
system_xdma_0_0_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_xdma_0_0_synth_1/runme.log
system_s00_mmu_0_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_s00_mmu_0_synth_1/runme.log
system_auto_ds_1_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_auto_ds_1_synth_1/runme.log
system_auto_pc_1_synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/system_auto_pc_1_synth_1/runme.log
synth_1: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/synth_1/runme.log
[Wed Mar 11 14:40:02 2020] Launched impl_1...
Run output will be captured here: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/runme.log
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
not writing pins
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] system_xdma_0_0:  Val_hex_64:FFFFF000
save_bd_design
Wrote  : </home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 11 14:59:58 2020] Launched impl_1...
Run output will be captured here: /home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210241145210
set_property PROGRAM.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
set_property PROBES.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
set_property PROBES.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {/home/crypto/numato/Sample/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA/Aller_200T_PCIe_DMA.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
