$date
	Sat Dec 06 17:43:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module controller_tb $end
$var wire 1 ! sel_result $end
$var wire 3 " sel_ext [2:0] $end
$var wire 1 # sel_alu_src_b $end
$var wire 1 $ rf_we $end
$var wire 1 % dmem_we $end
$var wire 4 & alu_control [3:0] $end
$var reg 3 ' funct3 [2:0] $end
$var reg 1 ( funct7_5 $end
$var reg 7 ) opcode [6:0] $end
$scope module CTRL $end
$var wire 3 * funct3 [2:0] $end
$var wire 1 ( funct7_5 $end
$var wire 7 + opcode [6:0] $end
$var reg 4 , alu_control [3:0] $end
$var reg 2 - alu_op [1:0] $end
$var reg 1 % dmem_we $end
$var reg 1 $ rf_we $end
$var reg 1 # sel_alu_src_b $end
$var reg 3 . sel_ext [2:0] $end
$var reg 1 ! sel_result $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b10 ,
b0 +
b0 *
b0 )
0(
b0 '
b10 &
0%
0$
0#
b0 "
0!
$end
#10000
b10 &
b10 ,
1$
b1 -
b110011 )
b110011 +
#20000
1(
#30000
0(
b111 '
b111 *
#40000
b110 '
b110 *
#50000
b10 &
b10 ,
1#
1$
b10 -
b0 '
b0 *
b10011 )
b10011 +
#60000
b110 '
b110 *
#70000
b111 '
b111 *
#80000
b10 &
b10 ,
1!
1$
1#
b0 -
b10 '
b10 *
b11 )
b11 +
#90000
1%
b1 "
b1 .
0!
0$
1#
b100011 )
b100011 +
#100000
b10 &
b10 ,
b1 -
0%
0#
b10 "
b10 .
b0 '
b0 *
b1100011 )
b1100011 +
#110000
b10 &
b10 ,
1!
1$
b100 "
b100 .
b0 -
b1101111 )
b1101111 +
#120000
1#
1!
1$
b101 "
b101 .
b110111 )
b110111 +
#130000
