<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86SpeculativeLoadHardening.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86SpeculativeLoadHardening.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86SpeculativeLoadHardening_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//====- X86SpeculativeLoadHardening.cpp - A Spectre v1 mitigation ---------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Provide a pass which mitigates speculative execution attacks which operate</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// by speculating incorrectly past some predicate (a type check, bounds check,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// or other condition) to reach a load with invalid inputs and leak the data</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// accessed by that load using a side channel out of the speculative domain.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/// For details on the attacks, see the first variant in both the Project Zero</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/// writeup and the Spectre paper:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/// https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/// https://spectreattack.com/spectre.pdf</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86_8h.html">X86.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrBuilder_8h.html">X86InstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrInfo_8h.html">X86InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Optional_8h.html">llvm/ADT/Optional.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScopeExit_8h.html">llvm/ADT/ScopeExit.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallPtrSet_8h.html">llvm/ADT/SmallPtrSet.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseBitVector_8h.html">llvm/ADT/SparseBitVector.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineSSAUpdater_8h.html">llvm/CodeGen/MachineSSAUpdater.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">   63</a></span>&#160;<span class="preprocessor">#define PASS_KEY &quot;x86-slh&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   64</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE PASS_KEY</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumCondBranchesTraced, <span class="stringliteral">&quot;Number of conditional branches traced&quot;</span>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumBranchesUntraced, <span class="stringliteral">&quot;Number of branches unable to trace&quot;</span>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumAddrRegsHardened,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;          <span class="stringliteral">&quot;Number of address mode used registers hardaned&quot;</span>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumPostLoadRegsHardened,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;          <span class="stringliteral">&quot;Number of post-load register values hardened&quot;</span>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumCallsOrJumpsHardened,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;          <span class="stringliteral">&quot;Number of calls or jumps requiring extra hardening&quot;</span>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumInstsInserted, <span class="stringliteral">&quot;Number of instructions inserted&quot;</span>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumLFENCEsInserted, <span class="stringliteral">&quot;Number of lfence instructions inserted&quot;</span>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa040bdd9c3674ef572faee9a71de469d">EnableSpeculativeLoadHardening</a>(</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="stringliteral">&quot;x86-speculative-load-hardening&quot;</span>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Force enable speculative load hardening&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a418414d6eb23f37349c40324d5f8d502">HardenEdgesWithLFENCE</a>(</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a> <span class="stringliteral">&quot;-lfence&quot;</span>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="stringliteral">&quot;Use LFENCE along each conditional edge to harden against speculative &quot;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="stringliteral">&quot;loads rather than conditional movs and poisoned pointers.&quot;</span>),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a6d0847688b228d3f37c7c4036b047151">EnablePostLoadHardening</a>(</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a> <span class="stringliteral">&quot;-post-load&quot;</span>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Harden the value loaded *after* it is loaded by &quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;             <span class="stringliteral">&quot;flushing the loaded bits to 1. This is hard to do &quot;</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;             <span class="stringliteral">&quot;in general but can be done easily for GPRs.&quot;</span>),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a>(</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a> <span class="stringliteral">&quot;-fence-call-and-ret&quot;</span>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use a full speculation fence to harden both call and ret edges &quot;</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;             <span class="stringliteral">&quot;rather than a lighter weight mitigation.&quot;</span>),</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa7267f0123763fc08734301a2a68cf9d">HardenInterprocedurally</a>(</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a> <span class="stringliteral">&quot;-ip&quot;</span>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Harden interprocedurally by passing our state in and out of &quot;</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;             <span class="stringliteral">&quot;functions in the high bits of the stack pointer.&quot;</span>),</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a0c392ec2bc1d0c844db030243ffdd41f">HardenLoads</a>(<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a> <span class="stringliteral">&quot;-loads&quot;</span>,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Sanitize loads from memory. When disable, no &quot;</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                         <span class="stringliteral">&quot;significant security is provided.&quot;</span>),</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a92e914e44b373bf5e5e7883666f0467f">HardenIndirectCallsAndJumps</a>(</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a> <span class="stringliteral">&quot;-indirect&quot;</span>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Harden indirect calls and jumps against using speculatively &quot;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;             <span class="stringliteral">&quot;stored attacker controlled addresses. This is designed to &quot;</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;             <span class="stringliteral">&quot;mitigate Spectre v1.2 style attacks.&quot;</span>),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">class </span>X86SpeculativeLoadHardeningPass : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  X86SpeculativeLoadHardeningPass() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) { }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;X86 speculative load hardening&quot;</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// Pass identification, replacement for typeid.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// The information about a block&#39;s conditional terminators needed to trace</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// our predicate state through the exiting edges.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>BlockCondInfo {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// We mostly have one conditional branch, and in extremely rare cases have</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// two. Three and more are so rare as to be unimportant for compile time.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 2&gt;</a> CondBrs;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UncondBr;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  };</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// Manages the predicate state traced through the program.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>PredState {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordtype">unsigned</span> InitialReg = 0;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordtype">unsigned</span> PoisonReg = 0;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="classllvm_1_1MachineSSAUpdater.html">MachineSSAUpdater</a> <a class="code" href="MemorySSA_8cpp.html#a20a60bdac22b099d87d8cb0c1d554120">SSA</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    PredState(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        : RC(RC), SSA(MF) {}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  };</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;PredState&gt;</a> PS;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">void</span> hardenEdgesWithLFENCE(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;BlockCondInfo, 16&gt;</a> collectBlockCondInfo(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 16&gt;</a></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  tracePredStateThroughCFG(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;BlockCondInfo&gt;</a> Infos);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordtype">void</span> unfoldCallAndJumpLoads(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 16&gt;</a></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  tracePredStateThroughIndirectBranches(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">void</span> tracePredStateThroughBlocksAndHarden(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordtype">unsigned</span> saveEFLAGS(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">void</span> restoreEFLAGS(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                     <span class="keywordtype">unsigned</span> OFReg);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">void</span> mergePredStateIntoSP(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                            <span class="keywordtype">unsigned</span> PredStateReg);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">unsigned</span> extractPredStateFromSP(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">void</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  hardenLoadAddr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseMO,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                 <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexMO,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                 <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;unsigned, unsigned, 32&gt;</a> &amp;AddrRegToHardenedReg);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  sinkPostLoadHardenedInst(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                           <a class="code" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;HardenedInstrs);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">bool</span> canHardenRegister(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordtype">unsigned</span> hardenValueInRegister(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                 <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordtype">unsigned</span> hardenPostLoad(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">void</span> hardenReturnInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">void</span> tracePredStateThroughCall(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordtype">void</span> hardenIndirectCallOrJumpInstr(</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;unsigned, unsigned, 32&gt;</a> &amp;AddrRegToHardenedReg);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;};</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">X86SpeculativeLoadHardeningPass::ID</a> = 0;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::getAnalysisUsage(</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#a9d89eb0dfc4403b3e4483561f852079b">  223</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a9d89eb0dfc4403b3e4483561f852079b">splitEdge</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Succ, <span class="keywordtype">int</span> SuccCount,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;UncondBr,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Succ.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a1100bfbadd996d464150c6a68fa8dc1d">isEHPad</a>() &amp;&amp; <span class="stringliteral">&quot;Shouldn&#39;t get edges to EH pads!&quot;</span>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewMBB = *MF.CreateMachineBasicBlock();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// We have to insert the new block immediately after the current one as we</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// don&#39;t know what layout-successor relationships the successor has and we</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// may not be able to (and generally don&#39;t want to) try to fix those up.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(std::next(<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a>(&amp;MBB)), &amp;NewMBB);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// Update the branch instruction if necessary.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">if</span> (Br) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Br-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>() == &amp;Succ &amp;&amp;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;           <span class="stringliteral">&quot;Didn&#39;t start with the right target!&quot;</span>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    Br-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">setMBB</a>(&amp;NewMBB);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">// If this successor was reached through a branch rather than fallthrough,</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">// we might have *broken* fallthrough and so need to inject a new</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// unconditional branch.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">if</span> (!UncondBr) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OldLayoutSucc =</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;          *std::next(<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a>(&amp;NewMBB));</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">isSuccessor</a>(&amp;OldLayoutSucc) &amp;&amp;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;             <span class="stringliteral">&quot;Without an unconditional branch, the old layout successor should &quot;</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;             <span class="stringliteral">&quot;be an actual successor!&quot;</span>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="keyword">auto</span> BrBuilder =</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII.get(X86::JMP_1)).addMBB(&amp;OldLayoutSucc);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="comment">// Update the unconditional branch now that we&#39;ve added one.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      UncondBr = &amp;*BrBuilder;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="comment">// Insert unconditional &quot;jump Succ&quot; instruction in the new block if</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// necessary.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> (!NewMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">isLayoutSuccessor</a>(&amp;Succ)) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, 4&gt;</a> Cond;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      TII.<a class="code" href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">insertBranch</a>(NewMBB, &amp;Succ, <span class="keyword">nullptr</span>, Cond, Br-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!UncondBr &amp;&amp;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;           <span class="stringliteral">&quot;Cannot have a branchless successor and an unconditional branch!&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">isLayoutSuccessor</a>(&amp;Succ) &amp;&amp;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;           <span class="stringliteral">&quot;A non-branch successor must have been a layout successor before &quot;</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;           <span class="stringliteral">&quot;and now is a layout successor of the new block.&quot;</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// If this is the only edge to the successor, we can just replace it in the</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// CFG. Otherwise we need to add a new entry in the CFG for the new</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// successor.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (SuccCount == 1) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2d4703c258359175d1c7840735bd77b6">replaceSuccessor</a>(&amp;Succ, &amp;NewMBB);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4b43b969b3db9fc943b664738f62ca76">splitSuccessor</a>(&amp;Succ, &amp;NewMBB);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Hook up the edge from the new basic block to the old successor in the CFG.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  NewMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(&amp;Succ);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// Fix PHI nodes in Succ so they refer to NewMBB instead of MBB.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Succ) {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPHI())</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx = 1, NumOps = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); OpIdx &lt; NumOps;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;         OpIdx += 2) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpV = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpMBB = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx + 1);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpMBB.<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>() &amp;&amp; <span class="stringliteral">&quot;Block operand to a PHI is not a block!&quot;</span>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">if</span> (OpMBB.<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>() != &amp;MBB)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="comment">// If this is the last edge to the succesor, just replace MBB in the PHI</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="keywordflow">if</span> (SuccCount == 1) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        OpMBB.<a class="code" href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">setMBB</a>(&amp;NewMBB);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="comment">// Otherwise, append a new pair of operands for the new incoming edge.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(MF, OpV);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(MF, <a class="code" href="classllvm_1_1MachineOperand.html#af38d24646cd711efc334aee49919cdf5">MachineOperand::CreateMBB</a>(&amp;NewMBB));</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">// Inherit live-ins from the successor</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;LI : Succ.liveins())</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    NewMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(LI);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Split edge from &#39;&quot;</span> &lt;&lt; MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">getName</a>() &lt;&lt; <span class="stringliteral">&quot;&#39; to &#39;&quot;</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                    &lt;&lt; Succ.getName() &lt;&lt; <span class="stringliteral">&quot;&#39;.\n&quot;</span>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">return</span> NewMBB;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/// Removing duplicate PHI operands to leave the PHI in a canonical and</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/// predictable form.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/// FIXME: It&#39;s really frustrating that we have to do this, but SSA-form in MIR</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/// isn&#39;t what you might expect. We may have multiple entries in PHI nodes for</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/// a single predecessor. This makes CFG-updating extremely complex, so here we</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/// simplify all PHI nodes to a model even simpler than the IR&#39;s model: exactly</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/// one entry per predecessor, regardless of how many edges there are.</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#a22244f1af2bc880ef42bfd77068ce13a">  327</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a22244f1af2bc880ef42bfd77068ce13a">canonicalizePHIOperands</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 4&gt;</a> Preds;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;int, 4&gt;</a> DupIndices;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;MBB : MF)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isPHI())</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="comment">// First we scan the operands of the PHI looking for duplicate entries</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="comment">// a particular predecessor. We retain the operand index of each duplicate</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="comment">// entry found.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> OpIdx = 1, NumOps = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands(); OpIdx &lt; NumOps;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;           OpIdx += 2)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="keywordflow">if</span> (!Preds.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx + 1).getMBB()).<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;          DupIndices.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(OpIdx);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="comment">// Now walk the duplicate indices, removing both the block and value. Note</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="comment">// that these are stored as a vector making this element-wise removal</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="comment">// :w</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="comment">// potentially quadratic.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="comment">// FIXME: It is really frustrating that we have to use a quadratic</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="comment">// removal algorithm here. There should be a better way, but the use-def</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <span class="comment">// updates required make that impossible using the public API.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="comment">// Note that we have to process these backwards so that we don&#39;t</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="comment">// invalidate other indices with each removal.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keywordflow">while</span> (!DupIndices.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordtype">int</span> OpIdx = DupIndices.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">pop_back_val</a>();</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="comment">// Remove both the block and value operand, again in reverse order to</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <span class="comment">// preserve indices.</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.RemoveOperand(OpIdx + 1);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.RemoveOperand(OpIdx);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      }</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      Preds.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a16413f1a88d8baca228d0a1b4cc0bfc6">clear</a>();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/// Helper to scan a function for loads vulnerable to misspeculation that we</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/// want to harden.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/// We use this to avoid making changes to functions where there is nothing we</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/// need to do to harden against misspeculation.</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#abe47da1ba1b5239bb67b26d5ebbca491">  371</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#abe47da1ba1b5239bb67b26d5ebbca491">hasVulnerableLoad</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="comment">// Loads within this basic block after an LFENCE are not at risk of</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      <span class="comment">// speculatively executing with invalid predicates from prior control</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="comment">// flow. So break out of this block but continue scanning the function.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == X86::LFENCE)</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="comment">// Looking for loads only.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad())</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="comment">// An MFENCE is modeled as a load but isn&#39;t vulnerable to misspeculation.</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">X86::MFENCE</a>)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// We found a load.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="comment">// No loads found.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="keywordtype">bool</span> X86SpeculativeLoadHardeningPass::runOnMachineFunction(</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** &quot;</span> &lt;&lt; getPassName() &lt;&lt; <span class="stringliteral">&quot; : &quot;</span> &lt;&lt; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>()</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; **********\n&quot;</span>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// Only run if this pass is forced enabled or we detect the relevant function</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// attribute requesting SLH.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa040bdd9c3674ef572faee9a71de469d">EnableSpeculativeLoadHardening</a> &amp;&amp;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::SpeculativeLoadHardening))</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  Subtarget = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget-&gt;getInstrInfo();</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;getRegisterInfo();</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">// FIXME: Support for 32-bit.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  PS.emplace(MF, &amp;X86::GR64_NOSPRegClass);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>() == MF.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>())</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// Nothing to do for a degenerate empty function...</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">// We support an alternative hardening technique based on a debug flag.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a418414d6eb23f37349c40324d5f8d502">HardenEdgesWithLFENCE</a>) {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    hardenEdgesWithLFENCE(MF);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">// Create a dummy debug loc to use for all the generated code here.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>();</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keyword">auto</span> EntryInsertPt = Entry.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a492724ff591a2207c19e07582f9907c7">SkipPHIsLabelsAndDebug</a>(Entry.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// Do a quick scan to see if we have any checkable loads.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">bool</span> HasVulnerableLoad = <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#abe47da1ba1b5239bb67b26d5ebbca491">hasVulnerableLoad</a>(MF);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">// See if we have any conditional branching blocks that we will need to trace</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// predicate state through.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;BlockCondInfo, 16&gt;</a> Infos = collectBlockCondInfo(MF);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="comment">// If we have no interesting conditions or loads, nothing to do here.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">if</span> (!HasVulnerableLoad &amp;&amp; Infos.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="comment">// The poison value is required to be an all-ones value for many aspects of</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// this mitigation.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> PoisonVal = -1;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  PS-&gt;PoisonReg = MRI-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, EntryInsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::MOV64ri32), PS-&gt;PoisonReg)</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      .addImm(PoisonVal);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">// If we have loads being hardened and we&#39;ve asked for call and ret edges to</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">// get a full fence-based mitigation, inject that fence.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">if</span> (HasVulnerableLoad &amp;&amp; <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a>) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">// We need to insert an LFENCE at the start of the function to suspend any</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">// incoming misspeculation from the caller. This helps two-fold: the caller</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">// may not have been protected as this code has been, and this code gets to</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// not take any specific action to protect across calls.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">// FIXME: We could skip this for functions which unconditionally return</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">// a constant.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, EntryInsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LFENCE));</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    ++NumInstsInserted;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    ++NumLFENCEsInserted;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// If we guarded the entry with an LFENCE and have no conditionals to protect</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">// in blocks, then we&#39;re done.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a> &amp;&amp; Infos.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">// We may have changed the function&#39;s code at this point to insert fences.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="comment">// For every basic block in the function which can b</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa7267f0123763fc08734301a2a68cf9d">HardenInterprocedurally</a> &amp;&amp; !<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a>) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">// Set up the predicate state by extracting it from the incoming stack</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">// pointer so we pick up any misspeculation in our caller.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    PS-&gt;InitialReg = extractPredStateFromSP(Entry, EntryInsertPt, Loc);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// Otherwise, just build the predicate state itself by zeroing a register</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// as we don&#39;t need any initial state.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    PS-&gt;InitialReg = MRI-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PredStateSubReg = MRI-&gt;createVirtualRegister(&amp;X86::GR32RegClass);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keyword">auto</span> ZeroI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, EntryInsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::MOV32r0),</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                         PredStateSubReg);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    ++NumInstsInserted;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *ZeroEFLAGSDefOp =</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        ZeroI-&gt;findRegisterDefOperand(X86::EFLAGS);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ZeroEFLAGSDefOp &amp;&amp; ZeroEFLAGSDefOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() &amp;&amp;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;           <span class="stringliteral">&quot;Must have an implicit def of EFLAGS!&quot;</span>);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    ZeroEFLAGSDefOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(Entry, EntryInsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::SUBREG_TO_REG),</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;            PS-&gt;InitialReg)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        .addImm(0)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PredStateSubReg)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(X86::sub_32bit);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// We&#39;re going to need to trace predicate state throughout the function&#39;s</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">// CFG. Prepare for this by setting up our initial state of PHIs with unique</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="comment">// predecessor entries and all the initial predicate state.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a22244f1af2bc880ef42bfd77068ce13a">canonicalizePHIOperands</a>(MF);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="comment">// Track the updated values in an SSA updater to rewrite into SSA form at the</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">// end.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  PS-&gt;SSA.Initialize(PS-&gt;InitialReg);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  PS-&gt;SSA.AddAvailableValue(&amp;Entry, PS-&gt;InitialReg);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="comment">// Trace through the CFG.</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keyword">auto</span> CMovs = tracePredStateThroughCFG(MF, Infos);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="comment">// We may also enter basic blocks in this function via exception handling</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="comment">// control flow. Here, if we are hardening interprocedurally, we need to</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="comment">// re-capture the predicate state from the throwing code. In the Itanium ABI,</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">// the throw will always look like a call to __cxa_throw and will have the</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">// predicate state in the stack pointer, so extract fresh predicate state from</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// the stack pointer and make it available in SSA.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="comment">// FIXME: Handle non-itanium ABI EH models.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa7267f0123763fc08734301a2a68cf9d">HardenInterprocedurally</a>) {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MBB.isEHScopeEntry() &amp;&amp; <span class="stringliteral">&quot;Only Itanium ABI EH supported!&quot;</span>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MBB.isEHFuncletEntry() &amp;&amp; <span class="stringliteral">&quot;Only Itanium ABI EH supported!&quot;</span>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MBB.isCleanupFuncletEntry() &amp;&amp; <span class="stringliteral">&quot;Only Itanium ABI EH supported!&quot;</span>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">if</span> (!MBB.isEHPad())</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      PS-&gt;SSA.AddAvailableValue(</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;          &amp;MBB,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;          extractPredStateFromSP(MBB, MBB.SkipPHIsAndLabels(MBB.begin()), Loc));</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  }</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a92e914e44b373bf5e5e7883666f0467f">HardenIndirectCallsAndJumps</a>) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">// If we are going to harden calls and jumps we need to unfold their memory</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">// operands.</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    unfoldCallAndJumpLoads(MF);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// Then we trace predicate state through the indirect branches.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keyword">auto</span> IndirectBrCMovs = tracePredStateThroughIndirectBranches(MF);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    CMovs.append(IndirectBrCMovs.begin(), IndirectBrCMovs.end());</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// Now that we have the predicate state available at the start of each block</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// in the CFG, trace it through each block, hardening vulnerable instructions</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="comment">// as we go.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  tracePredStateThroughBlocksAndHarden(MF);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// Now rewrite all the uses of the pred state using the SSA updater to insert</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// PHIs connecting the state between blocks along the CFG edges.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CMovI : CMovs)</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : CMovI-&gt;operands()) {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg() != PS-&gt;InitialReg)</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      PS-&gt;SSA.RewriteUse(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Final speculative load hardened function:\n&quot;</span>; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a3d931af4280c80a837ee409eb85104f7">dump</a>();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>; MF.<a class="code" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">verify</a>(<span class="keyword">this</span>));</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;}</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/// Implements the naive hardening approach of putting an LFENCE after every</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/// potentially mis-predicted control flow construct.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/// We include this as an alternative mostly for the purpose of comparison. The</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/// performance impact of this is expected to be extremely severe and not</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/// practical for any real-world users.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::hardenEdgesWithLFENCE(</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">// First, we scan the function looking for blocks that are reached along edges</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="comment">// that we might want to harden.</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="classllvm_1_1SmallSetVector.html">SmallSetVector&lt;MachineBasicBlock *, 8&gt;</a> Blocks;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="comment">// If there are no or only one successor, nothing to do here.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">if</span> (MBB.succ_size() &lt;= 1)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">// Skip blocks unless their terminators start with a branch. Other</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="comment">// terminators don&#39;t seem interesting for guarding against misspeculation.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keyword">auto</span> TermIt = MBB.getFirstTerminator();</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">if</span> (TermIt == MBB.end() || !TermIt-&gt;isBranch())</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">// Add all the non-EH-pad succossors to the blocks we want to harden. We</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">// skip EH pads because there isn&#39;t really a condition of interest on</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">// entering.</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccMBB : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>())</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordflow">if</span> (!SuccMBB-&gt;isEHPad())</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        Blocks.<a class="code" href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">insert</a>(SuccMBB);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB : Blocks) {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keyword">auto</span> InsertPt = MBB-&gt;SkipPHIsAndLabels(MBB-&gt;begin());</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LFENCE));</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    ++NumInstsInserted;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    ++NumLFENCEsInserted;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;}</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;X86SpeculativeLoadHardeningPass::BlockCondInfo, 16&gt;</a></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;X86SpeculativeLoadHardeningPass::collectBlockCondInfo(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;BlockCondInfo, 16&gt;</a> Infos;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="comment">// Walk the function and build up a summary for each block&#39;s conditions that</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="comment">// we need to trace through.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">// If there are no or only one successor, nothing to do here.</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span> (MBB.succ_size() &lt;= 1)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// We want to reliably handle any conditional branch terminators in the</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">// MBB, so we manually analyze the branch. We can handle all of the</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="comment">// permutations here, including ones that analyze branch cannot.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">// The approach is to walk backwards across the terminators, resetting at</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="comment">// any unconditional non-indirect branch, and track all conditional edges</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="comment">// to basic blocks as well as the fallthrough or unconditional successor</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="comment">// edge. For each conditional edge, we track the target and the opposite</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="comment">// condition code in order to inject a &quot;no-op&quot; cmov into that successor</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="comment">// that will harden the predicate. For the fallthrough/unconditional</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="comment">// edge, we inject a separate cmov for each conditional branch with</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="comment">// matching condition codes. This effectively implements an &quot;and&quot; of the</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">// condition flags, even if there isn&#39;t a single condition flag that would</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="comment">// directly implement that. We don&#39;t bother trying to optimize either of</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="comment">// these cases because if such an optimization is possible, LLVM should</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">// have optimized the conditional *branches* in that way already to reduce</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">// instruction count. This late, we simply assume the minimal number of</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">// branch instructions is being emitted and use that to guide our cmov</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">// insertion.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    BlockCondInfo <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = {&amp;MBB, {}, <span class="keyword">nullptr</span>};</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="comment">// Now walk backwards through the terminators and build up successors they</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="comment">// reach and the conditions.</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a>(MBB)) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="comment">// Once we&#39;ve handled all the terminators, we&#39;re done.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isTerminator())</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="comment">// If we see a non-branch terminator, we can&#39;t handle anything so bail.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBranch()) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        Info.CondBrs.clear();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="comment">// If we see an unconditional branch, reset our state, clear any</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <span class="comment">// fallthrough, and set this is the &quot;else&quot; successor.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == X86::JMP_1) {</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        Info.CondBrs.clear();</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        Info.UncondBr = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="comment">// If we get an invalid condition, we have an indirect branch or some</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="comment">// other unanalyzable &quot;fallthrough&quot; case. We model this as a nullptr for</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="comment">// the destination so we can still guard any conditional successors.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="comment">// Consider code sequences like:</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="comment">// ```</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="comment">//   jCC L1</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <span class="comment">//   jmpq *%rax</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="comment">// ```</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="comment">// We still want to harden the edge to `L1`.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">X86::COND_INVALID</a>) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        Info.CondBrs.clear();</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        Info.UncondBr = &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <span class="comment">// We have a vanilla conditional branch, add it to our list.</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      Info.CondBrs.push_back(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span> (Info.CondBrs.empty()) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      ++NumBranchesUntraced;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;WARNING: unable to secure successors of block:\n&quot;</span>;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                 MBB.dump());</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    }</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    Infos.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Info);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">return</span> Infos;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/// Trace the predicate state through the CFG, instrumenting each conditional</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/// branch such that misspeculation through an edge will poison the predicate</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/// state.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">/// Returns the list of inserted CMov instructions so that they can have their</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/// uses of the predicate state rewritten into proper SSA form once it is</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/// complete.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 16&gt;</a></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;X86SpeculativeLoadHardeningPass::tracePredStateThroughCFG(</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;BlockCondInfo&gt;</a> Infos) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">// Collect the inserted cmov instructions so we can rewrite their uses of the</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// predicate state into SSA form.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 16&gt;</a> CMovs;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="comment">// Now walk all of the basic blocks looking for ones that end in conditional</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">// jumps where we need to update this register along each edge.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> BlockCondInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> : Infos) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.MBB;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;CondBrs = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CondBrs;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UncondBr = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.UncondBr;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Tracing predicate through block: &quot;</span> &lt;&lt; MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">getName</a>()</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    ++NumCondBranchesTraced;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">// Compute the non-conditional successor as either the target of any</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">// unconditional branch or the layout successor.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *UncondSucc =</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        UncondBr ? (UncondBr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == X86::JMP_1</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                        ? UncondBr-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>()</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                        : <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                 : &amp;*std::next(<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a>(&amp;MBB));</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="comment">// Count how many edges there are to any given successor.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;MachineBasicBlock *, int&gt;</a> SuccCounts;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">if</span> (UncondSucc)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      ++SuccCounts[UncondSucc];</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *CondBr : CondBrs)</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      ++SuccCounts[CondBr-&gt;getOperand(0).getMBB()];</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">// A lambda to insert cmov instructions into a block checking all of the</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="comment">// condition codes in a sequence.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keyword">auto</span> BuildCheckingBlockForSuccAndConds =</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        [&amp;](<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Succ, <span class="keywordtype">int</span> SuccCount,</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;UncondBr,</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;X86::CondCode&gt;</a> Conds) {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;          <span class="comment">// First, we split the edge to insert the checking block into a safe</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;          <span class="comment">// location.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          <span class="keyword">auto</span> &amp;CheckingMBB =</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;              (SuccCount == 1 &amp;&amp; Succ.pred_size() == 1)</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                  ? Succ</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                  : <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a9d89eb0dfc4403b3e4483561f852079b">splitEdge</a>(MBB, Succ, SuccCount, Br, UncondBr, *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;          <span class="keywordtype">bool</span> LiveEFLAGS = Succ.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a5fc7747b752105f022c214bd2403eeee">isLiveIn</a>(X86::EFLAGS);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;          <span class="keywordflow">if</span> (!LiveEFLAGS)</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            CheckingMBB.addLiveIn(X86::EFLAGS);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;          <span class="comment">// Now insert the cmovs to implement the checks.</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;          <span class="keyword">auto</span> InsertPt = CheckingMBB.begin();</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((InsertPt == CheckingMBB.end() || !InsertPt-&gt;isPHI()) &amp;&amp;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                 <span class="stringliteral">&quot;Should never have a PHI in the initial checking block as it &quot;</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                 <span class="stringliteral">&quot;always has a single predecessor!&quot;</span>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;          <span class="comment">// We will wire each cmov to each other, but need to start with the</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;          <span class="comment">// incoming pred state.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;          <span class="keywordtype">unsigned</span> CurStateReg = PS-&gt;InitialReg;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> Cond : Conds) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            <span class="keywordtype">int</span> PredStateSizeInBytes = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*PS-&gt;RC) / 8;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            <span class="keyword">auto</span> CMovOp = <a class="code" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">X86::getCMovOpcode</a>(PredStateSizeInBytes);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;            <a class="code" href="classllvm_1_1Register.html">Register</a> UpdatedStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;            <span class="comment">// Note that we intentionally use an empty debug location so that</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            <span class="comment">// this picks up the preceding location.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            <span class="keyword">auto</span> CMovI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(CheckingMBB, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                                 <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMovOp), UpdatedStateReg)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                             .addReg(CurStateReg)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PS-&gt;PoisonReg)</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Cond);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;            <span class="comment">// If this is the last cmov and the EFLAGS weren&#39;t originally</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;            <span class="comment">// live-in, mark them as killed.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;            <span class="keywordflow">if</span> (!LiveEFLAGS &amp;&amp; Cond == Conds.back())</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;              CMovI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a9647e3ee26a939fa1f4eab116969f4ef">findRegisterUseOperand</a>(X86::EFLAGS)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            ++NumInstsInserted;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting cmov: &quot;</span>; CMovI-&gt;dump();</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                       <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;            <span class="comment">// The first one of the cmovs will be using the top level</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;            <span class="comment">// `PredStateReg` and need to get rewritten into SSA form.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;            <span class="keywordflow">if</span> (CurStateReg == PS-&gt;InitialReg)</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;              CMovs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;*CMovI);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            <span class="comment">// The next cmov should start from this one&#39;s def.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            CurStateReg = UpdatedStateReg;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;          }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;          <span class="comment">// And put the last one into the available values for SSA form of our</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;          <span class="comment">// predicate state.</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;          PS-&gt;SSA.AddAvailableValue(&amp;CheckingMBB, CurStateReg);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        };</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    std::vector&lt;X86::CondCode&gt; UncondCodeSeq;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *CondBr : CondBrs) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Succ = *CondBr-&gt;getOperand(0).getMBB();</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordtype">int</span> &amp;SuccCount = SuccCounts[&amp;Succ];</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> Cond = <a class="code" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">X86::getCondFromBranch</a>(*CondBr);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> InvCond = <a class="code" href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">X86::GetOppositeBranchCondition</a>(Cond);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      UncondCodeSeq.push_back(Cond);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      BuildCheckingBlockForSuccAndConds(MBB, Succ, SuccCount, CondBr, UncondBr,</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                        {InvCond});</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="comment">// Decrement the successor count now that we&#39;ve split one of the edges.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="comment">// We need to keep the count of edges to the successor accurate in order</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      <span class="comment">// to know above when to *replace* the successor in the CFG vs. just</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <span class="comment">// adding the new successor.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      --SuccCount;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">// Since we may have split edges and changed the number of successors,</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// normalize the probabilities. This avoids doing it each time we split an</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">// edge.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0c54da24de983d197068425e718fb607">normalizeSuccProbs</a>();</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="comment">// Finally, we need to insert cmovs into the &quot;fallthrough&quot; edge. Here, we</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="comment">// need to intersect the other condition codes. We can do this by just</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="comment">// doing a cmov for each one.</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="keywordflow">if</span> (!UncondSucc)</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <span class="comment">// If we have no fallthrough to protect (perhaps it is an indirect jump?)</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="comment">// just skip this and continue.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SuccCounts[UncondSucc] == 1 &amp;&amp;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;           <span class="stringliteral">&quot;We should never have more than one edge to the unconditional &quot;</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;           <span class="stringliteral">&quot;successor at this point because every other edge must have been &quot;</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;           <span class="stringliteral">&quot;split above!&quot;</span>);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">// Sort and unique the codes to minimize them.</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a>(UncondCodeSeq);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    UncondCodeSeq.erase(std::unique(UncondCodeSeq.begin(), UncondCodeSeq.end()),</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                        UncondCodeSeq.end());</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="comment">// Build a checking version of the successor.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    BuildCheckingBlockForSuccAndConds(MBB, *UncondSucc, <span class="comment">/*SuccCount*/</span> 1,</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                                      UncondBr, UncondBr, UncondCodeSeq);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">return</span> CMovs;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;}</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/// Compute the register class for the unfolded load.</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/// FIXME: This should probably live in X86InstrInfo, potentially by adding</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/// a way to unfold into a newly created vreg rather than requiring a register</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/// input.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#a244ef4146991bd17ae09fe6c7bb0906d">  840</a></span>&#160;<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a244ef4146991bd17ae09fe6c7bb0906d">getRegClassForUnfoldedLoad</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                           <span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordtype">unsigned</span> UnfoldedOpc = TII.<a class="code" href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">getOpcodeAfterMemoryUnfold</a>(</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      Opcode, <span class="comment">/*UnfoldLoad*/</span> <span class="keyword">true</span>, <span class="comment">/*UnfoldStore*/</span> <span class="keyword">false</span>, &amp;Index);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII.get(UnfoldedOpc);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordflow">return</span> TII.getRegClass(MCID, Index, &amp;TII.<a class="code" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a>(), MF);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;}</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::unfoldCallAndJumpLoads(</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF)</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> MII = MBB.instr_begin(), MIE = MBB.instr_end(); MII != MIE;) {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <span class="comment">// Grab a reference and increment the iterator so we can remove this</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;      <span class="comment">// instruction if needed without disturbing the iteration.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MII++;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="comment">// Must either be a call or a branch.</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>() &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>())</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="comment">// We only care about loading variants of these instructions.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <span class="keywordflow">default</span>: {</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;ERROR: Found an unexpected loading branch or call &quot;</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                      <span class="stringliteral">&quot;instruction:\n&quot;</span>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unexpected loading branch or call!&quot;</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">case</span> X86::FARCALL16m:</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      <span class="keywordflow">case</span> X86::FARCALL32m:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <span class="keywordflow">case</span> X86::FARCALL64:</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      <span class="keywordflow">case</span> X86::FARJMP16m:</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="keywordflow">case</span> X86::FARJMP32m:</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">case</span> X86::FARJMP64:</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        <span class="comment">// We cannot mitigate far jumps or calls, but we also don&#39;t expect them</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="comment">// to be vulnerable to Spectre v1.2 style attacks.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <span class="keywordflow">case</span> X86::CALL16m:</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="keywordflow">case</span> X86::CALL16m_NT:</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      <span class="keywordflow">case</span> X86::CALL32m:</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="keywordflow">case</span> X86::CALL32m_NT:</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      <span class="keywordflow">case</span> X86::CALL64m:</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      <span class="keywordflow">case</span> X86::CALL64m_NT:</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      <span class="keywordflow">case</span> X86::JMP16m:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      <span class="keywordflow">case</span> X86::JMP16m_NT:</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      <span class="keywordflow">case</span> X86::JMP32m:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      <span class="keywordflow">case</span> X86::JMP32m_NT:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      <span class="keywordflow">case</span> X86::JMP64m:</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <span class="keywordflow">case</span> X86::JMP64m_NT:</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      <span class="keywordflow">case</span> X86::TAILJMPm64:</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      <span class="keywordflow">case</span> X86::TAILJMPm64_REX:</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;      <span class="keywordflow">case</span> X86::TAILJMPm:</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">case</span> X86::TCRETURNmi64:</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;      <span class="keywordflow">case</span> X86::TCRETURNmi: {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        <span class="comment">// Use the generic unfold logic now that we know we&#39;re dealing with</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        <span class="comment">// expected instructions.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        <span class="comment">// FIXME: We don&#39;t have test coverage for all of these!</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        <span class="keyword">auto</span> *UnfoldedRC = <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a244ef4146991bd17ae09fe6c7bb0906d">getRegClassForUnfoldedLoad</a>(MF, *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <span class="keywordflow">if</span> (!UnfoldedRC) {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                         &lt;&lt; <span class="stringliteral">&quot;ERROR: Unable to unfold load from instruction:\n&quot;</span>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                     MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;          <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unable to unfold load!&quot;</span>);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        }</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(UnfoldedRC);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 2&gt;</a> NewMIs;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        <span class="comment">// If we were able to compute an unfolded reg class, any failure here</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;        <span class="comment">// is just a programming error so just assert.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        <span class="keywordtype">bool</span> Unfolded =</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;            <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;unfoldMemoryOperand(MF, MI, Reg, <span class="comment">/*UnfoldLoad*/</span> <span class="keyword">true</span>,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                     <span class="comment">/*UnfoldStore*/</span> <span class="keyword">false</span>, NewMIs);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        (void)Unfolded;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Unfolded &amp;&amp;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;               <span class="stringliteral">&quot;Computed unfolded register class but failed to unfold&quot;</span>);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        <span class="comment">// Now stitch the new instructions into place and erase the old one.</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> *NewMI : NewMIs)</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;          MBB.insert(MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), NewMI);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unfolded load successfully into:\n&quot;</span>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;          <span class="keywordflow">for</span> (<span class="keyword">auto</span> *NewMI : NewMIs) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;            NewMI-&gt;dump();</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;          }</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        });</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;      }</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      }</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Escaped switch with default!&quot;</span>);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    }</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;}</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">/// Trace the predicate state through indirect branches, instrumenting them to</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">/// poison the state if a target is reached that does not match the expected</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/// target.</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/// This is designed to mitigate Spectre variant 1 attacks where an indirect</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/// branch is trained to predict a particular target and then mispredicts that</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">/// target in a way that can leak data. Despite using an indirect branch, this</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/// is really a variant 1 style attack: it does not steer execution to an</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/// arbitrary or attacker controlled address, and it does not require any</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/// special code executing next to the victim. This attack can also be mitigated</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/// through retpolines, but those require either replacing indirect branches</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">/// with conditional direct branches or lowering them through a device that</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/// blocks speculation. This mitigation can replace these retpoline-style</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/// mitigations for jump tables and other indirect branches within a function</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/// when variant 2 isn&#39;t a risk while allowing limited speculation. Indirect</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/// calls, however, cannot be mitigated through this technique without changing</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/// the ABI in a fundamental way.</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 16&gt;</a></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;X86SpeculativeLoadHardeningPass::tracePredStateThroughIndirectBranches(</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="comment">// We use the SSAUpdater to insert PHI nodes for the target addresses of</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// indirect branches. We don&#39;t actually need the full power of the SSA updater</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">// in this particular case as we always have immediately available values, but</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="comment">// this avoids us having to re-implement the PHI construction logic.</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="classllvm_1_1MachineSSAUpdater.html">MachineSSAUpdater</a> TargetAddrSSA(MF);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  TargetAddrSSA.<a class="code" href="classllvm_1_1MachineSSAUpdater.html#ac3c63992045884c214b20248c92973e4">Initialize</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;X86::GR64RegClass));</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="comment">// Track which blocks were terminated with an indirect branch.</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 4&gt;</a> IndirectTerminatedMBBs;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="comment">// We need to know what blocks end up reached via indirect branches. We</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="comment">// expect this to be a subset of those whose address is taken and so track it</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="comment">// directly via the CFG.</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 4&gt;</a> IndirectTargetMBBs;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="comment">// Walk all the blocks which end in an indirect branch and make the</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="comment">// target address available.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="comment">// Find the last terminator.</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keyword">auto</span> MII = MBB.instr_rbegin();</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">while</span> (MII != MBB.instr_rend() &amp;&amp; MII-&gt;isDebugInstr())</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      ++MII;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">if</span> (MII == MBB.instr_rend())</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TI = *MII;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordflow">if</span> (!TI.<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>() || !TI.<a class="code" href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">isBranch</a>())</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      <span class="comment">// No terminator or non-branch terminator.</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordtype">unsigned</span> TargetReg;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">switch</span> (TI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="comment">// Direct branch or conditional branch (leading to fallthrough).</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">case</span> X86::FARJMP16m:</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">case</span> X86::FARJMP32m:</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="keywordflow">case</span> X86::FARJMP64:</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <span class="comment">// We cannot mitigate far jumps or calls, but we also don&#39;t expect them</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <span class="comment">// to be vulnerable to Spectre v1.2 or v2 (self trained) style attacks.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">case</span> X86::JMP16m:</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keywordflow">case</span> X86::JMP16m_NT:</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="keywordflow">case</span> X86::JMP32m:</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">case</span> X86::JMP32m_NT:</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="keywordflow">case</span> X86::JMP64m:</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="keywordflow">case</span> X86::JMP64m_NT:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      <span class="comment">// Mostly as documentation.</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Memory operand jumps should have been unfolded!&quot;</span>);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">case</span> X86::JMP16r:</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;          <span class="stringliteral">&quot;Support for 16-bit indirect branches is not implemented.&quot;</span>);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">case</span> X86::JMP32r:</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;          <span class="stringliteral">&quot;Support for 32-bit indirect branches is not implemented.&quot;</span>);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">case</span> X86::JMP64r:</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      TargetReg = TI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    }</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="comment">// We have definitely found an indirect  branch. Verify that there are no</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <span class="comment">// preceding conditional branches as we don&#39;t yet support that.</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(MBB.terminators(), [&amp;](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OtherTI) {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;          <span class="keywordflow">return</span> !OtherTI.isDebugInstr() &amp;&amp; &amp;OtherTI != &amp;TI;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        })) {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;ERROR: Found other terminators in a block with an indirect &quot;</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                  <span class="stringliteral">&quot;branch! This is not yet supported! Terminator sequence:\n&quot;</span>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB.terminators()) {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;          <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.<a class="code" href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">dump</a>();</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      });</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unimplemented terminator sequence!&quot;</span>);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    }</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="comment">// Make the target register an available value for this block.</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    TargetAddrSSA.<a class="code" href="classllvm_1_1MachineSSAUpdater.html#a1e358c07ad00b464a643cb19914c2146">AddAvailableValue</a>(&amp;MBB, TargetReg);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    IndirectTerminatedMBBs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(&amp;MBB);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="comment">// Add all the successors to our target candidates.</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Succ : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">successors</a>())</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      IndirectTargetMBBs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(Succ);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="comment">// Keep track of the cmov instructions we insert so we can return them.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 16&gt;</a> CMovs;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="comment">// If we didn&#39;t find any indirect branches with targets, nothing to do here.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordflow">if</span> (IndirectTargetMBBs.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a117612cef19ebb89bd37949ea165642a">empty</a>())</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keywordflow">return</span> CMovs;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="comment">// We found indirect branches and targets that need to be instrumented to</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">// harden loads within them. Walk the blocks of the function (to get a stable</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="comment">// ordering) and instrument each target of an indirect branch.</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="comment">// Skip the blocks that aren&#39;t candidate targets.</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <span class="keywordflow">if</span> (!IndirectTargetMBBs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;MBB))</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="comment">// We don&#39;t expect EH pads to ever be reached via an indirect branch. If</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="comment">// this is desired for some reason, we could simply skip them here rather</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="comment">// than asserting.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MBB.isEHPad() &amp;&amp;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;           <span class="stringliteral">&quot;Unexpected EH pad as target of an indirect branch!&quot;</span>);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">// We should never end up threading EFLAGS into a block to harden</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="comment">// conditional jumps as there would be an additional successor via the</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="comment">// indirect branch. As a consequence, all such edges would be split before</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="comment">// reaching here, and the inserted block will handle the EFLAGS-based</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <span class="comment">// hardening.</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MBB.isLiveIn(X86::EFLAGS) &amp;&amp;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;           <span class="stringliteral">&quot;Cannot check within a block that already has live-in EFLAGS!&quot;</span>);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="comment">// We can&#39;t handle having non-indirect edges into this block unless this is</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">// the only successor and we can synthesize the necessary target address.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Pred : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#afd9b9b8655c008bf6cd6afb05d41b69e">predecessors</a>()) {</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <span class="comment">// If we&#39;ve already handled this by extracting the target directly,</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <span class="comment">// nothing to do.</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <span class="keywordflow">if</span> (IndirectTerminatedMBBs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(Pred))</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <span class="comment">// Otherwise, we have to be the only successor. We generally expect this</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <span class="comment">// to be true as conditional branches should have had a critical edge</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <span class="comment">// split already. We don&#39;t however need to worry about EH pad successors</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="comment">// as they&#39;ll happily ignore the target and their hardening strategy is</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <span class="comment">// resilient to all ways in which they could be reached speculatively.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a>(Pred-&gt;successors(), [&amp;](<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Succ) {</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;            <span class="keywordflow">return</span> Succ-&gt;isEHPad() || Succ == &amp;MBB;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;          })) {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;ERROR: Found conditional entry to target of indirect &quot;</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                    <span class="stringliteral">&quot;branch!\n&quot;</span>;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;          Pred-&gt;dump();</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;          MBB.dump();</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;        });</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Cannot harden a conditional entry to a target of &quot;</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;                           <span class="stringliteral">&quot;an indirect branch!&quot;</span>);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      }</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <span class="comment">// Now we need to compute the address of this block and install it as a</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      <span class="comment">// synthetic target in the predecessor. We do this at the bottom of the</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="comment">// predecessor.</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <span class="keyword">auto</span> InsertPt = Pred-&gt;getFirstTerminator();</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TargetReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;X86::GR64RegClass);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;      <span class="keywordflow">if</span> (MF.getTarget().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> &amp;&amp;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;          !Subtarget-&gt;isPositionIndependent()) {</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <span class="comment">// Directly materialize it into an immediate.</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        <span class="keyword">auto</span> AddrI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Pred, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                             <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::MOV64ri32), TargetReg)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                         .addMBB(&amp;MBB);</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        ++NumInstsInserted;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        (void)AddrI;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting mov: &quot;</span>; AddrI-&gt;dump();</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                   <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;        <span class="keyword">auto</span> AddrI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Pred, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LEA64r),</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                             TargetReg)</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                         .addReg(<span class="comment">/*Base*/</span> X86::RIP)</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                         .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*Scale*/</span> 1)</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                         .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Index*/</span> 0)</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                         .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;MBB)</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                         .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Segment*/</span> 0);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        ++NumInstsInserted;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        (void)AddrI;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting lea: &quot;</span>; AddrI-&gt;dump();</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                   <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      }</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="comment">// And make this available.</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      TargetAddrSSA.<a class="code" href="classllvm_1_1MachineSSAUpdater.html#a1e358c07ad00b464a643cb19914c2146">AddAvailableValue</a>(Pred, TargetReg);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    }</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="comment">// Materialize the needed SSA value of the target. Note that we need the</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="comment">// middle of the block as this block might at the bottom have an indirect</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="comment">// branch back to itself. We can do this here because at this point, every</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <span class="comment">// predecessor of this block has an available value. This is basically just</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="comment">// automating the construction of a PHI node for this target.</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordtype">unsigned</span> TargetReg = TargetAddrSSA.<a class="code" href="classllvm_1_1MachineSSAUpdater.html#a6006c15945c543589fd4ee8956d0452d">GetValueInMiddleOfBlock</a>(&amp;MBB);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="comment">// Insert a comparison of the incoming target register with this block&#39;s</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="comment">// address. This also requires us to mark the block as having its address</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="comment">// taken explicitly.</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    MBB.setHasAddressTaken();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keyword">auto</span> InsertPt = MBB.SkipPHIsLabelsAndDebug(MBB.begin());</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">if</span> (MF.getTarget().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> &amp;&amp;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        !Subtarget-&gt;isPositionIndependent()) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="comment">// Check directly against a relocated immediate when we can.</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      <span class="keyword">auto</span> CheckI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::CMP64ri32))</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                        .addReg(TargetReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;MBB);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      (void)CheckI;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting cmp: &quot;</span>; CheckI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <span class="comment">// Otherwise compute the address into a register first.</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> AddrReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;X86::GR64RegClass);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      <span class="keyword">auto</span> AddrI =</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LEA64r), AddrReg)</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;              .addReg(<span class="comment">/*Base*/</span> X86::RIP)</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*Scale*/</span> 1)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Index*/</span> 0)</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;MBB)</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Segment*/</span> 0);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      (void)AddrI;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting lea: &quot;</span>; AddrI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keyword">auto</span> CheckI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::CMP64rr))</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                        .addReg(TargetReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;      (void)CheckI;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting cmp: &quot;</span>; CheckI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    }</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="comment">// Now cmov over the predicate if the comparison wasn&#39;t equal.</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordtype">int</span> PredStateSizeInBytes = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*PS-&gt;RC) / 8;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keyword">auto</span> CMovOp = <a class="code" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">X86::getCMovOpcode</a>(PredStateSizeInBytes);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> UpdatedStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keyword">auto</span> CMovI =</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMovOp), UpdatedStateReg)</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;            .addReg(PS-&gt;InitialReg)</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PS-&gt;PoisonReg)</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    CMovI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a9647e3ee26a939fa1f4eab116969f4ef">findRegisterUseOperand</a>(X86::EFLAGS)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    ++NumInstsInserted;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting cmov: &quot;</span>; CMovI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    CMovs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;*CMovI);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="comment">// And put the new value into the available values for SSA form of our</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="comment">// predicate state.</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    PS-&gt;SSA.AddAvailableValue(&amp;MBB, UpdatedStateReg);</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  }</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">// Return all the newly inserted cmov instructions of the predicate state.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">return</span> CMovs;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;}</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/// Returns true if the instruction has no behavior (specified or otherwise)</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/// that is based on the value of any of its register operands</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/// A classical example of something that is inherently not data invariant is an</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/// indirect jump -- the destination is loaded into icache based on the bits set</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">/// in the jump destination register.</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/// FIXME: This should become part of our instruction tables.</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#aa277d51405936ba8e4c94a7a42c5bc3e"> 1206</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa277d51405936ba8e4c94a7a42c5bc3e">isDataInvariant</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="comment">// By default, assume that the instruction is not data invariant.</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="comment">// Some target-independent operations that trivially lower to data-invariant</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="comment">// instructions.</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::INSERT_SUBREG:</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::SUBREG_TO_REG:</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="comment">// On x86 it is believed that imul is constant time w.r.t. the loaded data.</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="comment">// However, they set flags and are perhaps the most surprisingly constant</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="comment">// time operations so we call them out here separately.</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rr:</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rri8:</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rri:</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rr:</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rri8:</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rri:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rr:</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rri32:</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rri8:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="comment">// Bit scanning and counting instructions that are somewhat surprisingly</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="comment">// constant time as they scan across bits and do other fairly complex</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="comment">// operations like popcnt, but are believed to be constant time on x86.</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="comment">// However, these set flags.</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">case</span> X86::BSF16rr:</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">case</span> X86::BSF32rr:</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">case</span> X86::BSF64rr:</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> X86::BSR16rr:</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">case</span> X86::BSR32rr:</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">case</span> X86::BSR64rr:</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT16rr:</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rr:</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rr:</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT16rr:</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rr:</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rr:</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT16rr:</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rr:</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rr:</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="comment">// Bit manipulation instructions are effectively combinations of basic</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="comment">// arithmetic ops, and should still execute in constant time. These also</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="comment">// set flags.</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">case</span> X86::BLCFILL32rr:</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> X86::BLCFILL64rr:</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">case</span> X86::BLCI32rr:</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> X86::BLCI64rr:</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">case</span> X86::BLCIC32rr:</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">case</span> X86::BLCIC64rr:</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordflow">case</span> X86::BLCMSK32rr:</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">case</span> X86::BLCMSK64rr:</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> X86::BLCS32rr:</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> X86::BLCS64rr:</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">case</span> X86::BLSFILL32rr:</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> X86::BLSFILL64rr:</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> X86::BLSI32rr:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> X86::BLSI64rr:</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">case</span> X86::BLSIC32rr:</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">case</span> X86::BLSIC64rr:</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK32rr:</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK64rr:</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordflow">case</span> X86::BLSR32rr:</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">case</span> X86::BLSR64rr:</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">case</span> X86::TZMSK32rr:</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordflow">case</span> X86::TZMSK64rr:</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="comment">// Bit extracting and clearing instructions should execute in constant time,</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="comment">// and set flags.</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR32rr:</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR64rr:</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">case</span> X86::BEXTRI32ri:</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">case</span> X86::BEXTRI64ri:</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keywordflow">case</span> X86::BZHI32rr:</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordflow">case</span> X86::BZHI64rr:</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="comment">// Shift and rotate.</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">case</span> X86::ROL8r1:  <span class="keywordflow">case</span> X86::ROL16r1:  <span class="keywordflow">case</span> X86::ROL32r1:  <span class="keywordflow">case</span> X86::ROL64r1:</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">case</span> X86::ROL8rCL: <span class="keywordflow">case</span> X86::ROL16rCL: <span class="keywordflow">case</span> X86::ROL32rCL: <span class="keywordflow">case</span> X86::ROL64rCL:</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">case</span> X86::ROL8ri:  <span class="keywordflow">case</span> X86::ROL16ri:  <span class="keywordflow">case</span> X86::ROL32ri:  <span class="keywordflow">case</span> X86::ROL64ri:</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">case</span> X86::ROR8r1:  <span class="keywordflow">case</span> X86::ROR16r1:  <span class="keywordflow">case</span> X86::ROR32r1:  <span class="keywordflow">case</span> X86::ROR64r1:</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">case</span> X86::ROR8rCL: <span class="keywordflow">case</span> X86::ROR16rCL: <span class="keywordflow">case</span> X86::ROR32rCL: <span class="keywordflow">case</span> X86::ROR64rCL:</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordflow">case</span> X86::ROR8ri:  <span class="keywordflow">case</span> X86::ROR16ri:  <span class="keywordflow">case</span> X86::ROR32ri:  <span class="keywordflow">case</span> X86::ROR64ri:</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">case</span> X86::SAR8r1:  <span class="keywordflow">case</span> X86::SAR16r1:  <span class="keywordflow">case</span> X86::SAR32r1:  <span class="keywordflow">case</span> X86::SAR64r1:</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">case</span> X86::SAR8rCL: <span class="keywordflow">case</span> X86::SAR16rCL: <span class="keywordflow">case</span> X86::SAR32rCL: <span class="keywordflow">case</span> X86::SAR64rCL:</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">case</span> X86::SAR8ri:  <span class="keywordflow">case</span> X86::SAR16ri:  <span class="keywordflow">case</span> X86::SAR32ri:  <span class="keywordflow">case</span> X86::SAR64ri:</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">case</span> X86::SHL8r1:  <span class="keywordflow">case</span> X86::SHL16r1:  <span class="keywordflow">case</span> X86::SHL32r1:  <span class="keywordflow">case</span> X86::SHL64r1:</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">case</span> X86::SHL8rCL: <span class="keywordflow">case</span> X86::SHL16rCL: <span class="keywordflow">case</span> X86::SHL32rCL: <span class="keywordflow">case</span> X86::SHL64rCL:</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">case</span> X86::SHL8ri:  <span class="keywordflow">case</span> X86::SHL16ri:  <span class="keywordflow">case</span> X86::SHL32ri:  <span class="keywordflow">case</span> X86::SHL64ri:</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">case</span> X86::SHR8r1:  <span class="keywordflow">case</span> X86::SHR16r1:  <span class="keywordflow">case</span> X86::SHR32r1:  <span class="keywordflow">case</span> X86::SHR64r1:</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordflow">case</span> X86::SHR8rCL: <span class="keywordflow">case</span> X86::SHR16rCL: <span class="keywordflow">case</span> X86::SHR32rCL: <span class="keywordflow">case</span> X86::SHR64rCL:</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">case</span> X86::SHR8ri:  <span class="keywordflow">case</span> X86::SHR16ri:  <span class="keywordflow">case</span> X86::SHR32ri:  <span class="keywordflow">case</span> X86::SHR64ri:</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">case</span> X86::SHLD16rrCL: <span class="keywordflow">case</span> X86::SHLD32rrCL: <span class="keywordflow">case</span> X86::SHLD64rrCL:</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">case</span> X86::SHLD16rri8: <span class="keywordflow">case</span> X86::SHLD32rri8: <span class="keywordflow">case</span> X86::SHLD64rri8:</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">case</span> X86::SHRD16rrCL: <span class="keywordflow">case</span> X86::SHRD32rrCL: <span class="keywordflow">case</span> X86::SHRD64rrCL:</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">case</span> X86::SHRD16rri8: <span class="keywordflow">case</span> X86::SHRD32rri8: <span class="keywordflow">case</span> X86::SHRD64rri8:</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="comment">// Basic arithmetic is constant time on the input but does set flags.</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">case</span> X86::ADC8rr:   <span class="keywordflow">case</span> X86::ADC8ri:</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">case</span> X86::ADC16rr:  <span class="keywordflow">case</span> X86::ADC16ri:   <span class="keywordflow">case</span> X86::ADC16ri8:</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">case</span> X86::ADC32rr:  <span class="keywordflow">case</span> X86::ADC32ri:   <span class="keywordflow">case</span> X86::ADC32ri8:</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">case</span> X86::ADC64rr:  <span class="keywordflow">case</span> X86::ADC64ri8:  <span class="keywordflow">case</span> X86::ADC64ri32:</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rr:   <span class="keywordflow">case</span> X86::ADD8ri:</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rr:  <span class="keywordflow">case</span> X86::ADD16ri:   <span class="keywordflow">case</span> X86::ADD16ri8:</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rr:  <span class="keywordflow">case</span> X86::ADD32ri:   <span class="keywordflow">case</span> X86::ADD32ri8:</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">case</span> X86::ADD64rr:  <span class="keywordflow">case</span> X86::ADD64ri8:  <span class="keywordflow">case</span> X86::ADD64ri32:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> X86::AND8rr:   <span class="keywordflow">case</span> X86::AND8ri:</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> X86::AND16rr:  <span class="keywordflow">case</span> X86::AND16ri:   <span class="keywordflow">case</span> X86::AND16ri8:</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">case</span> X86::AND32rr:  <span class="keywordflow">case</span> X86::AND32ri:   <span class="keywordflow">case</span> X86::AND32ri8:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">case</span> X86::AND64rr:  <span class="keywordflow">case</span> X86::AND64ri8:  <span class="keywordflow">case</span> X86::AND64ri32:</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">case</span> X86::OR8rr:    <span class="keywordflow">case</span> X86::OR8ri:</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">case</span> X86::OR16rr:   <span class="keywordflow">case</span> X86::OR16ri:    <span class="keywordflow">case</span> X86::OR16ri8:</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">case</span> X86::OR32rr:   <span class="keywordflow">case</span> X86::OR32ri:    <span class="keywordflow">case</span> X86::OR32ri8:</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> X86::OR64rr:   <span class="keywordflow">case</span> X86::OR64ri8:   <span class="keywordflow">case</span> X86::OR64ri32:</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">case</span> X86::SBB8rr:   <span class="keywordflow">case</span> X86::SBB8ri:</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">case</span> X86::SBB16rr:  <span class="keywordflow">case</span> X86::SBB16ri:   <span class="keywordflow">case</span> X86::SBB16ri8:</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">case</span> X86::SBB32rr:  <span class="keywordflow">case</span> X86::SBB32ri:   <span class="keywordflow">case</span> X86::SBB32ri8:</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordflow">case</span> X86::SBB64rr:  <span class="keywordflow">case</span> X86::SBB64ri8:  <span class="keywordflow">case</span> X86::SBB64ri32:</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">case</span> X86::SUB8rr:   <span class="keywordflow">case</span> X86::SUB8ri:</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rr:  <span class="keywordflow">case</span> X86::SUB16ri:   <span class="keywordflow">case</span> X86::SUB16ri8:</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rr:  <span class="keywordflow">case</span> X86::SUB32ri:   <span class="keywordflow">case</span> X86::SUB32ri8:</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">case</span> X86::SUB64rr:  <span class="keywordflow">case</span> X86::SUB64ri8:  <span class="keywordflow">case</span> X86::SUB64ri32:</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">case</span> X86::XOR8rr:   <span class="keywordflow">case</span> X86::XOR8ri:</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">case</span> X86::XOR16rr:  <span class="keywordflow">case</span> X86::XOR16ri:   <span class="keywordflow">case</span> X86::XOR16ri8:</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordflow">case</span> X86::XOR32rr:  <span class="keywordflow">case</span> X86::XOR32ri:   <span class="keywordflow">case</span> X86::XOR32ri8:</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> X86::XOR64rr:  <span class="keywordflow">case</span> X86::XOR64ri8:  <span class="keywordflow">case</span> X86::XOR64ri32:</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="comment">// Arithmetic with just 32-bit and 64-bit variants and no immediates.</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">case</span> X86::ADCX32rr: <span class="keywordflow">case</span> X86::ADCX64rr:</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">case</span> X86::ADOX32rr: <span class="keywordflow">case</span> X86::ADOX64rr:</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> X86::ANDN32rr: <span class="keywordflow">case</span> X86::ANDN64rr:</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// Unary arithmetic operations.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">case</span> X86::DEC8r: <span class="keywordflow">case</span> X86::DEC16r: <span class="keywordflow">case</span> X86::DEC32r: <span class="keywordflow">case</span> X86::DEC64r:</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> X86::INC8r: <span class="keywordflow">case</span> X86::INC16r: <span class="keywordflow">case</span> X86::INC32r: <span class="keywordflow">case</span> X86::INC64r:</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> X86::NEG8r: <span class="keywordflow">case</span> X86::NEG16r: <span class="keywordflow">case</span> X86::NEG32r: <span class="keywordflow">case</span> X86::NEG64r:</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="comment">// Check whether the EFLAGS implicit-def is dead. We assume that this will</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="comment">// always find the implicit-def because this code should only be reached</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="comment">// for instructions that do in fact implicitly def this.</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()) {</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      <span class="comment">// If we would clobber EFLAGS that are used, just bail for now.</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Unable to harden post-load due to EFLAGS: &quot;</span>;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;                 MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    }</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="comment">// Otherwise, fallthrough to handle these the same as instructions that</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    <span class="comment">// don&#39;t set EFLAGS.</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="comment">// Unlike other arithmetic, NOT doesn&#39;t set EFLAGS.</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">case</span> X86::NOT8r: <span class="keywordflow">case</span> X86::NOT16r: <span class="keywordflow">case</span> X86::NOT32r: <span class="keywordflow">case</span> X86::NOT64r:</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="comment">// Various move instructions used to zero or sign extend things. Note that we</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="comment">// intentionally don&#39;t support the _NOREX variants as we can&#39;t handle that</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="comment">// register constraint anyways.</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX16rr8:</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX32rr8: <span class="keywordflow">case</span> X86::MOVSX32rr16:</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rr8: <span class="keywordflow">case</span> X86::MOVSX64rr16: <span class="keywordflow">case</span> X86::MOVSX64rr32:</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX16rr8:</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX32rr8: <span class="keywordflow">case</span> X86::MOVZX32rr16:</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX64rr8: <span class="keywordflow">case</span> X86::MOVZX64rr16:</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rr:</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="comment">// Arithmetic instructions that are both constant time and don&#39;t set flags.</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordflow">case</span> X86::RORX32ri:</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">case</span> X86::RORX64ri:</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keywordflow">case</span> X86::SARX32rr:</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keywordflow">case</span> X86::SARX64rr:</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">case</span> X86::SHLX32rr:</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordflow">case</span> X86::SHLX64rr:</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">case</span> X86::SHRX32rr:</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordflow">case</span> X86::SHRX64rr:</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="comment">// LEA doesn&#39;t actually access memory, and its arithmetic is constant time.</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">case</span> X86::LEA16r:</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordflow">case</span> X86::LEA32r:</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">case</span> X86::LEA64_32r:</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">case</span> X86::LEA64r:</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  }</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;}</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/// Returns true if the instruction has no behavior (specified or otherwise)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">/// that is based on the value loaded from memory or the value of any</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/// non-address register operands.</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">/// For example, if the latency of the instruction is dependent on the</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/// particular bits set in any of the registers *or* any of the bits loaded from</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/// memory.</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">/// A classical example of something that is inherently not data invariant is an</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">/// indirect jump -- the destination is loaded into icache based on the bits set</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">/// in the jump destination register.</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">/// FIXME: This should become part of our instruction tables.</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc"> 1405</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc">isDataInvariantLoad</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="comment">// By default, assume that the load will immediately leak.</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">// On x86 it is believed that imul is constant time w.r.t. the loaded data.</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="comment">// However, they set flags and are perhaps the most surprisingly constant</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="comment">// time operations so we call them out here separately.</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rm:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rmi8:</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">case</span> X86::IMUL16rmi:</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rm:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rmi8:</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">case</span> X86::IMUL32rmi:</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rm:</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rmi32:</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="keywordflow">case</span> X86::IMUL64rmi8:</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="comment">// Bit scanning and counting instructions that are somewhat surprisingly</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="comment">// constant time as they scan across bits and do other fairly complex</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="comment">// operations like popcnt, but are believed to be constant time on x86.</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <span class="comment">// However, these set flags.</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">case</span> X86::BSF16rm:</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="keywordflow">case</span> X86::BSF32rm:</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="keywordflow">case</span> X86::BSF64rm:</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordflow">case</span> X86::BSR16rm:</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">case</span> X86::BSR32rm:</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keywordflow">case</span> X86::BSR64rm:</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT16rm:</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT32rm:</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <span class="keywordflow">case</span> X86::LZCNT64rm:</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT16rm:</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT32rm:</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordflow">case</span> X86::POPCNT64rm:</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT16rm:</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT32rm:</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordflow">case</span> X86::TZCNT64rm:</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="comment">// Bit manipulation instructions are effectively combinations of basic</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="comment">// arithmetic ops, and should still execute in constant time. These also</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="comment">// set flags.</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">case</span> X86::BLCFILL32rm:</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">case</span> X86::BLCFILL64rm:</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="keywordflow">case</span> X86::BLCI32rm:</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="keywordflow">case</span> X86::BLCI64rm:</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="keywordflow">case</span> X86::BLCIC32rm:</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordflow">case</span> X86::BLCIC64rm:</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">case</span> X86::BLCMSK32rm:</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="keywordflow">case</span> X86::BLCMSK64rm:</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="keywordflow">case</span> X86::BLCS32rm:</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">case</span> X86::BLCS64rm:</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">case</span> X86::BLSFILL32rm:</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">case</span> X86::BLSFILL64rm:</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">case</span> X86::BLSI32rm:</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">case</span> X86::BLSI64rm:</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keywordflow">case</span> X86::BLSIC32rm:</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordflow">case</span> X86::BLSIC64rm:</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK32rm:</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keywordflow">case</span> X86::BLSMSK64rm:</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="keywordflow">case</span> X86::BLSR32rm:</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordflow">case</span> X86::BLSR64rm:</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordflow">case</span> X86::TZMSK32rm:</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">case</span> X86::TZMSK64rm:</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="comment">// Bit extracting and clearing instructions should execute in constant time,</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="comment">// and set flags.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR32rm:</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <span class="keywordflow">case</span> X86::BEXTR64rm:</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="keywordflow">case</span> X86::BEXTRI32mi:</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="keywordflow">case</span> X86::BEXTRI64mi:</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keywordflow">case</span> X86::BZHI32rm:</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  <span class="keywordflow">case</span> X86::BZHI64rm:</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="comment">// Basic arithmetic is constant time on the input but does set flags.</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keywordflow">case</span> X86::ADC8rm:</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="keywordflow">case</span> X86::ADC16rm:</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="keywordflow">case</span> X86::ADC32rm:</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="keywordflow">case</span> X86::ADC64rm:</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="keywordflow">case</span> X86::ADCX32rm:</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">case</span> X86::ADCX64rm:</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="keywordflow">case</span> X86::ADD8rm:</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">case</span> X86::ADD16rm:</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordflow">case</span> X86::ADD32rm:</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">case</span> X86::ADD64rm:</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <span class="keywordflow">case</span> X86::ADOX32rm:</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="keywordflow">case</span> X86::ADOX64rm:</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="keywordflow">case</span> X86::AND8rm:</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keywordflow">case</span> X86::AND16rm:</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordflow">case</span> X86::AND32rm:</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keywordflow">case</span> X86::AND64rm:</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">case</span> X86::ANDN32rm:</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <span class="keywordflow">case</span> X86::ANDN64rm:</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="keywordflow">case</span> X86::OR8rm:</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordflow">case</span> X86::OR16rm:</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="keywordflow">case</span> X86::OR32rm:</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="keywordflow">case</span> X86::OR64rm:</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">case</span> X86::SBB8rm:</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">case</span> X86::SBB16rm:</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="keywordflow">case</span> X86::SBB32rm:</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">case</span> X86::SBB64rm:</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">case</span> X86::SUB8rm:</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordflow">case</span> X86::SUB16rm:</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="keywordflow">case</span> X86::SUB32rm:</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">case</span> X86::SUB64rm:</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordflow">case</span> X86::XOR8rm:</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keywordflow">case</span> X86::XOR16rm:</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keywordflow">case</span> X86::XOR32rm:</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">case</span> X86::XOR64rm:</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <span class="comment">// Check whether the EFLAGS implicit-def is dead. We assume that this will</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <span class="comment">// always find the implicit-def because this code should only be reached</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="comment">// for instructions that do in fact implicitly def this.</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(X86::EFLAGS)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()) {</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;      <span class="comment">// If we would clobber EFLAGS that are used, just bail for now.</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    Unable to harden post-load due to EFLAGS: &quot;</span>;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                 MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    }</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="comment">// Otherwise, fallthrough to handle these the same as instructions that</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="comment">// don&#39;t set EFLAGS.</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="comment">// Integer multiply w/o affecting flags is still believed to be constant</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <span class="comment">// time on x86. Called out separately as this is among the most surprising</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="comment">// instructions to exhibit that behavior.</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="keywordflow">case</span> X86::MULX32rm:</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordflow">case</span> X86::MULX64rm:</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="comment">// Arithmetic instructions that are both constant time and don&#39;t set flags.</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="keywordflow">case</span> X86::RORX32mi:</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keywordflow">case</span> X86::RORX64mi:</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keywordflow">case</span> X86::SARX32rm:</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">case</span> X86::SARX64rm:</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">case</span> X86::SHLX32rm:</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">case</span> X86::SHLX64rm:</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">case</span> X86::SHRX32rm:</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordflow">case</span> X86::SHRX64rm:</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="comment">// Conversions are believed to be constant time and don&#39;t set flags.</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keywordflow">case</span> X86::CVTTSD2SI64rm: <span class="keywordflow">case</span> X86::VCVTTSD2SI64rm: <span class="keywordflow">case</span> X86::VCVTTSD2SI64Zrm:</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordflow">case</span> X86::CVTTSD2SIrm:   <span class="keywordflow">case</span> X86::VCVTTSD2SIrm:   <span class="keywordflow">case</span> X86::VCVTTSD2SIZrm:</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">case</span> X86::CVTTSS2SI64rm: <span class="keywordflow">case</span> X86::VCVTTSS2SI64rm: <span class="keywordflow">case</span> X86::VCVTTSS2SI64Zrm:</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="keywordflow">case</span> X86::CVTTSS2SIrm:   <span class="keywordflow">case</span> X86::VCVTTSS2SIrm:   <span class="keywordflow">case</span> X86::VCVTTSS2SIZrm:</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SDrm:    <span class="keywordflow">case</span> X86::VCVTSI2SDrm:    <span class="keywordflow">case</span> X86::VCVTSI2SDZrm:</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI2SSrm:    <span class="keywordflow">case</span> X86::VCVTSI2SSrm:    <span class="keywordflow">case</span> X86::VCVTSI2SSZrm:</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI642SDrm:  <span class="keywordflow">case</span> X86::VCVTSI642SDrm:  <span class="keywordflow">case</span> X86::VCVTSI642SDZrm:</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">case</span> X86::CVTSI642SSrm:  <span class="keywordflow">case</span> X86::VCVTSI642SSrm:  <span class="keywordflow">case</span> X86::VCVTSI642SSZrm:</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">case</span> X86::CVTSS2SDrm:    <span class="keywordflow">case</span> X86::VCVTSS2SDrm:    <span class="keywordflow">case</span> X86::VCVTSS2SDZrm:</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="keywordflow">case</span> X86::CVTSD2SSrm:    <span class="keywordflow">case</span> X86::VCVTSD2SSrm:    <span class="keywordflow">case</span> X86::VCVTSD2SSZrm:</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="comment">// AVX512 added unsigned integer conversions.</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="keywordflow">case</span> X86::VCVTTSD2USI64Zrm:</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordflow">case</span> X86::VCVTTSD2USIZrm:</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">case</span> X86::VCVTTSS2USI64Zrm:</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">case</span> X86::VCVTTSS2USIZrm:</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SDZrm:</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SDZrm:</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI2SSZrm:</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="keywordflow">case</span> X86::VCVTUSI642SSZrm:</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="comment">// Loads to register don&#39;t set flags.</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm:</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">case</span> X86::MOV8rm_NOREX:</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">case</span> X86::MOV16rm:</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">case</span> X86::MOV32rm:</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="keywordflow">case</span> X86::MOV64rm:</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX16rm8:</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX32rm16:</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX32rm8:</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX32rm8_NOREX:</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rm16:</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rm32:</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordflow">case</span> X86::MOVSX64rm8:</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX16rm8:</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX32rm16:</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX32rm8:</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX32rm8_NOREX:</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX64rm16:</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <span class="keywordflow">case</span> X86::MOVZX64rm8:</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  }</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;}</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#a93f8e5dacbcd949d688c3af5f491468d"> 1588</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a93f8e5dacbcd949d688c3af5f491468d">isEFLAGSLive</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <span class="comment">// Check if EFLAGS are alive by seeing if there is a def of them or they</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="comment">// live-in, and then seeing if that def is in turn used.</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : <a class="code" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a>(<a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))) {</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *DefOp = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.findRegisterDefOperand(X86::EFLAGS)) {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      <span class="comment">// If the def is dead, then EFLAGS is not live.</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      <span class="keywordflow">if</span> (DefOp-&gt;isDead())</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;      <span class="comment">// Otherwise we&#39;ve def&#39;ed it, and it is live.</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    }</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <span class="comment">// While at this instruction, also check if we use and kill EFLAGS</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="comment">// which means it isn&#39;t live.</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.killsRegister(X86::EFLAGS, &amp;TRI))</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  }</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="comment">// If we didn&#39;t find anything conclusive (neither definitely alive or</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <span class="comment">// definitely dead) return whether it lives into the block.</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">return</span> MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a5fc7747b752105f022c214bd2403eeee">isLiveIn</a>(X86::EFLAGS);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;}</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">/// Trace the predicate state through each of the blocks in the function,</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">/// hardening everything necessary along the way.</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">/// We call this routine once the initial predicate state has been established</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">/// for each basic block in the function in the SSA updater. This routine traces</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">/// it through the instructions within each basic block, and for non-returning</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">/// blocks informs the SSA updater about the final state that lives out of the</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">/// block. Along the way, it hardens any vulnerable instruction using the</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">/// currently valid predicate state. We have to do these two things together</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/// because the SSA updater only works across blocks. Within a block, we track</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">/// the current predicate state directly and update it as it changes.</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">/// This operates in two passes over each block. First, we analyze the loads in</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">/// the block to determine which strategy will be used to harden them: hardening</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/// the address or hardening the loaded value when loaded into a register</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/// amenable to hardening. We have to process these first because the two</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">/// strategies may interact -- later hardening may change what strategy we wish</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">/// to use. We also will analyze data dependencies between loads and avoid</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">/// hardening those loads that are data dependent on a load with a hardened</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/// address. We also skip hardening loads already behind an LFENCE as that is</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/// sufficient to harden them against misspeculation.</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/// Second, we actively trace the predicate state through the block, applying</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/// the hardening steps we determined necessary in the first pass as we go.</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">/// These two passes are applied to each basic block. We operate one block at a</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/// time to simplify reasoning about reachability and sequencing.</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::tracePredStateThroughBlocksAndHarden(</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr *, 16&gt;</a> HardenPostLoad;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr *, 16&gt;</a> HardenLoadAddr;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 16&gt;</a> HardenedAddrRegs;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;unsigned, unsigned, 32&gt;</a> AddrRegToHardenedReg;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="comment">// Track the set of load-dependent registers through the basic block. Because</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="comment">// the values of these registers have an existing data dependency on a loaded</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="comment">// value which we would have checked, we can omit any checks on them.</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <a class="code" href="classllvm_1_1SparseBitVector.html">SparseBitVector&lt;&gt;</a> LoadDepRegs;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="comment">// The first pass over the block: collect all the loads which can have their</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    <span class="comment">// loaded value hardened and all the loads that instead need their address</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="comment">// hardened. During this walk we propagate load dependence for address</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="comment">// hardened loads and also look for LFENCE to stop hardening wherever</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="comment">// possible. When deciding whether or not to harden the loaded value or not,</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    <span class="comment">// we check to see if any registers used in the address will have been</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <span class="comment">// hardened at this point and if so, harden any remaining address registers</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="comment">// as that often successfully re-uses hardened addresses and minimizes</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="comment">// instructions.</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="comment">// FIXME: We should consider an aggressive mode where we continue to keep as</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <span class="comment">// many loads value hardened even when some address register hardening would</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="comment">// be free (due to reuse).</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="comment">// Note that we only need this pass if we are actually hardening loads.</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a0c392ec2bc1d0c844db030243ffdd41f">HardenLoads</a>)</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        <span class="comment">// We naively assume that all def&#39;ed registers of an instruction have</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;        <span class="comment">// a data dependency on all of their operands.</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;        <span class="comment">// FIXME: Do a more careful analysis of x86 to build a conservative</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        <span class="comment">// model here.</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses(), [&amp;](<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;              <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() &amp;&amp; LoadDepRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">test</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;            }))</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.defs())</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.isReg())</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;              LoadDepRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">set</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg());</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;        <span class="comment">// Both Intel and AMD are guiding that they will change the semantics of</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;        <span class="comment">// LFENCE to be a speculation barrier, so if we see an LFENCE, there is</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;        <span class="comment">// no more need to guard things in this block.</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == X86::LFENCE)</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;        <span class="comment">// If this instruction cannot load, nothing to do.</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.mayLoad())</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;        <span class="comment">// Some instructions which &quot;load&quot; are trivially safe or unimportant.</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == <a class="code" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">X86::MFENCE</a>)</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;        <span class="comment">// Extract the memory operand information about this instruction.</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;        <span class="comment">// FIXME: This doesn&#39;t handle loading pseudo instructions which we often</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;        <span class="comment">// could handle with similarly generic logic. We probably need to add an</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;        <span class="comment">// MI-layer routine similar to the MC-layer one we use here which maps</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;        <span class="comment">// pseudos much like this maps real instructions.</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc();</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;        <span class="keywordtype">int</span> MemRefBeginIdx = <a class="code" href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        <span class="keywordflow">if</span> (MemRefBeginIdx &lt; 0) {</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;          <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;                         &lt;&lt; <span class="stringliteral">&quot;WARNING: unable to harden loading instruction: &quot;</span>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;                     <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.<a class="code" href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">dump</a>());</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;        }</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;        MemRefBeginIdx += <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseMO =</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;            <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(MemRefBeginIdx + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexMO =</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;            <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(MemRefBeginIdx + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;        <span class="comment">// If we have at least one (non-frame-index, non-RIP) register operand,</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;        <span class="comment">// and neither operand is load-dependent, we need to check the load.</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;        <span class="keywordtype">unsigned</span> BaseReg = 0, IndexReg = 0;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;        <span class="keywordflow">if</span> (!BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp; BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::RIP &amp;&amp;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;            BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister)</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;          BaseReg = BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;        <span class="keywordflow">if</span> (IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister)</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;          IndexReg = IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;        <span class="keywordflow">if</span> (!BaseReg &amp;&amp; !IndexReg)</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;          <span class="comment">// No register operands!</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;        <span class="comment">// If any register operand is dependent, this load is dependent and we</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;        <span class="comment">// needn&#39;t check it.</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;        <span class="comment">// FIXME: Is this true in the case where we are hardening loads after</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;        <span class="comment">// they complete? Unclear, need to investigate.</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;        <span class="keywordflow">if</span> ((BaseReg &amp;&amp; LoadDepRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">test</a>(BaseReg)) ||</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;            (IndexReg &amp;&amp; LoadDepRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">test</a>(IndexReg)))</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;        <span class="comment">// If post-load hardening is enabled, this load is compatible with</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;        <span class="comment">// post-load hardening, and we aren&#39;t already going to harden one of the</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;        <span class="comment">// address registers, queue it up to be hardened post-load. Notably,</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;        <span class="comment">// even once hardened this won&#39;t introduce a useful dependency that</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;        <span class="comment">// could prune out subsequent loads.</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a6d0847688b228d3f37c7c4036b047151">EnablePostLoadHardening</a> &amp;&amp; <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc">isDataInvariantLoad</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;            <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().getNumDefs() == 1 &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).isReg() &amp;&amp;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;            canHardenRegister(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()) &amp;&amp;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;            !HardenedAddrRegs.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(BaseReg) &amp;&amp;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;            !HardenedAddrRegs.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(IndexReg)) {</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;          HardenPostLoad.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;          HardenedAddrRegs.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg());</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        }</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        <span class="comment">// Record this instruction for address hardening and record its register</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;        <span class="comment">// operands as being address-hardened.</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        HardenLoadAddr.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;        <span class="keywordflow">if</span> (BaseReg)</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;          HardenedAddrRegs.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(BaseReg);</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;        <span class="keywordflow">if</span> (IndexReg)</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;          HardenedAddrRegs.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(IndexReg);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.defs())</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.isReg())</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;            LoadDepRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">set</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>.getReg());</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      }</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="comment">// Now re-walk the instructions in the basic block, and apply whichever</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="comment">// hardening strategy we have elected. Note that we do this in a second</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="comment">// pass specifically so that we have the complete set of instructions for</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="comment">// which we will do post-load hardening and can defer it in certain</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="comment">// circumstances.</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a0c392ec2bc1d0c844db030243ffdd41f">HardenLoads</a>) {</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        <span class="comment">// We cannot both require hardening the def of a load and its address.</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(HardenLoadAddr.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; HardenPostLoad.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) &amp;&amp;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;               <span class="stringliteral">&quot;Requested to harden both the address and def of a load!&quot;</span>);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;        <span class="comment">// Check if this is a load whose address needs to be hardened.</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;        <span class="keywordflow">if</span> (HardenLoadAddr.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a11045c7973ab24a8d6315b61fa337d4e">erase</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc();</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;          <span class="keywordtype">int</span> MemRefBeginIdx = <a class="code" href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MemRefBeginIdx &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;Cannot have an invalid index here!&quot;</span>);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;          MemRefBeginIdx += <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;          <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseMO =</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;              <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(MemRefBeginIdx + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;          <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexMO =</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;              <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(MemRefBeginIdx + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;          hardenLoadAddr(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, BaseMO, IndexMO, AddrRegToHardenedReg);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;        }</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;        <span class="comment">// Test if this instruction is one of our post load instructions (and</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;        <span class="comment">// remove it from the set if so).</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;        <span class="keywordflow">if</span> (HardenPostLoad.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a11045c7973ab24a8d6315b61fa337d4e">erase</a>(&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() &amp;&amp; <span class="stringliteral">&quot;Must not try to post-load harden a call!&quot;</span>);</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;          <span class="comment">// If this is a data-invariant load, we want to try and sink any</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;          <span class="comment">// hardening as far as possible.</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc">isDataInvariantLoad</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) {</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;            <span class="comment">// Sink the instruction we&#39;ll need to harden as far as we can down</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;            <span class="comment">// the graph.</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SunkMI = sinkPostLoadHardenedInst(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, HardenPostLoad);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;            <span class="comment">// If we managed to sink this instruction, update everything so we</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;            <span class="comment">// harden that instruction when we reach it in the instruction</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;            <span class="comment">// sequence.</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;            <span class="keywordflow">if</span> (SunkMI != &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;              <span class="comment">// If in sinking there was no instruction needing to be hardened,</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;              <span class="comment">// we&#39;re done.</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;              <span class="keywordflow">if</span> (!SunkMI)</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;              <span class="comment">// Otherwise, add this to the set of defs we harden.</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;              HardenPostLoad.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(SunkMI);</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;            }</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;          }</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;          <span class="keywordtype">unsigned</span> HardenedReg = hardenPostLoad(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;          <span class="comment">// Mark the resulting hardened register as such so we don&#39;t re-harden.</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;          AddrRegToHardenedReg[HardenedReg] = HardenedReg;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        }</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;        <span class="comment">// Check for an indirect call or branch that may need its input hardened</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;        <span class="comment">// even if we couldn&#39;t find the specific load used, or were able to</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;        <span class="comment">// avoid hardening it for some reason. Note that here we cannot break</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;        <span class="comment">// out afterward as we may still need to handle any call aspect of this</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;        <span class="comment">// instruction.</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        <span class="keywordflow">if</span> ((<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() || <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isBranch()) &amp;&amp; <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a92e914e44b373bf5e5e7883666f0467f">HardenIndirectCallsAndJumps</a>)</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;          hardenIndirectCallOrJumpInstr(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AddrRegToHardenedReg);</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;      }</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;      <span class="comment">// After we finish hardening loads we handle interprocedural hardening if</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;      <span class="comment">// enabled and relevant for this instruction.</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa7267f0123763fc08734301a2a68cf9d">HardenInterprocedurally</a>)</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn())</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;      <span class="comment">// If this is a direct return (IE, not a tail call) just directly harden</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;      <span class="comment">// it.</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isReturn() &amp;&amp; !<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall()) {</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;        hardenReturnInstr(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;      }</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;      <span class="comment">// Otherwise we have a call. We need to handle transferring the predicate</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;      <span class="comment">// state into a call and recovering it after the call returns (unless this</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;      <span class="comment">// is a tail call).</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall() &amp;&amp; <span class="stringliteral">&quot;Should only reach here for calls!&quot;</span>);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;      tracePredStateThroughCall(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    }</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    HardenPostLoad.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a16413f1a88d8baca228d0a1b4cc0bfc6">clear</a>();</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    HardenLoadAddr.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a16413f1a88d8baca228d0a1b4cc0bfc6">clear</a>();</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    HardenedAddrRegs.<a class="code" href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">clear</a>();</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    AddrRegToHardenedReg.<a class="code" href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">clear</a>();</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="comment">// Currently, we only track data-dependent loads within a basic block.</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <span class="comment">// FIXME: We should see if this is necessary or if we could be more</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="comment">// aggressive here without opening up attack avenues.</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    LoadDepRegs.<a class="code" href="classllvm_1_1SparseBitVector.html#a4f223ae1e481ce22245c3c7c7736dbe9">clear</a>();</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  }</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;}</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">/// Save EFLAGS into the returned GPR. This can in turn be restored with</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">/// `restoreEFLAGS`.</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">/// Note that LLVM can only lower very simple patterns of saved and restored</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">/// EFLAGS registers. The restore should always be within the same basic block</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">/// as the save so that no PHI nodes are inserted.</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> X86SpeculativeLoadHardeningPass::saveEFLAGS(</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc) {</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="comment">// FIXME: Hard coding this to a 32-bit register class seems weird, but matches</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="comment">// what instruction selection does.</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;X86::GR32RegClass);</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <span class="comment">// We directly copy the FLAGS register and rely on later lowering to clean</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="comment">// this up into the appropriate setCC instructions.</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::COPY), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).addReg(X86::EFLAGS);</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;}</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">/// Restore EFLAGS from the provided GPR. This should be produced by</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">/// `saveEFLAGS`.</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">/// This must be done within the same basic block as the save in order to</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment">/// reliably lower.</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::restoreEFLAGS(</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc,</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::COPY), X86::EFLAGS).addReg(Reg);</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;}</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">/// Takes the current predicate state (in a register) and merges it into the</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">/// stack pointer. The state is essentially a single bit, but we merge this in</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">/// a way that won&#39;t form non-canonical pointers and also will be preserved</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">/// across normal stack adjustments.</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::mergePredStateIntoSP(</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc,</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="keywordtype">unsigned</span> PredStateReg) {</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="comment">// FIXME: This hard codes a shift distance based on the number of bits needed</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  <span class="comment">// to stay canonical on 64-bit. We should compute this somehow and support</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  <span class="comment">// 32-bit as part of that.</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  <span class="keyword">auto</span> ShiftI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::SHL64ri), TmpReg)</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;                    .addReg(PredStateReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(47);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  ShiftI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(X86::EFLAGS, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="keyword">auto</span> OrI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::OR64rr), X86::RSP)</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;                 .addReg(X86::RSP)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  OrI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(X86::EFLAGS, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;}</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment">/// Extracts the predicate state stored in the high bits of the stack pointer.</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> X86SpeculativeLoadHardeningPass::extractPredStateFromSP(</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc) {</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PredStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="comment">// We know that the stack pointer will have any preserved predicate state in</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="comment">// its high bit. We just want to smear this across the other bits. Turns out,</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="comment">// this is exactly what an arithmetic right shift does.</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TargetOpcode::COPY), TmpReg)</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      .addReg(X86::RSP);</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keyword">auto</span> ShiftI =</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::SAR64ri), PredStateReg)</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;          .addReg(TmpReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*PS-&gt;RC) - 1);</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  ShiftI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(X86::EFLAGS, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <span class="keywordflow">return</span> PredStateReg;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;}</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::hardenLoadAddr(</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseMO, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexMO,</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;unsigned, unsigned, 32&gt;</a> &amp;AddrRegToHardenedReg) {</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  <span class="comment">// Check if EFLAGS are alive by seeing if there is a def of them or they</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <span class="comment">// live-in, and then seeing if that def is in turn used.</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keywordtype">bool</span> EFLAGSLive = <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a93f8e5dacbcd949d688c3af5f491468d">isEFLAGSLive</a>(MBB, MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand *, 2&gt;</a> HardenOpRegs;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  <span class="keywordflow">if</span> (BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    <span class="comment">// A frame index is never a dynamically controllable load, so only</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    <span class="comment">// harden it if we&#39;re covering fixed address loads as well.</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Skipping hardening base of explicit stack frame load: &quot;</span>;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::RSP) {</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="comment">// Some idempotent atomic operations are lowered directly to a locked</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    <span class="comment">// OR with 0 to the top of stack(or slightly offset from top) which uses an</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <span class="comment">// explicit RSP register as the base.</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::NoRegister &amp;&amp;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;           <span class="stringliteral">&quot;Explicit RSP access with dynamic index!&quot;</span>);</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Cannot harden base of explicit RSP offset in a load!&quot;</span>);</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::RIP ||</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;             BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::NoRegister) {</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="comment">// For both RIP-relative addressed loads or absolute loads, we cannot</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <span class="comment">// meaningfully harden them because the address being loaded has no</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="comment">// dynamic component.</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="comment">// FIXME: When using a segment base (like TLS does) we end up with the</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <span class="comment">// dynamic address being the base plus -1 because we can&#39;t mutate the</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    <span class="comment">// segment register here. This allows the signed 32-bit offset to point at</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    <span class="comment">// valid segment-relative addresses and load them successfully.</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Cannot harden base of &quot;</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;               &lt;&lt; (BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == X86::RIP ? <span class="stringliteral">&quot;RIP-relative&quot;</span> : <span class="stringliteral">&quot;no-base&quot;</span>)</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; address in a load!&quot;</span>);</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;           <span class="stringliteral">&quot;Only allowed to have a frame index or register base.&quot;</span>);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    HardenOpRegs.push_back(&amp;BaseMO);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  }</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="keywordflow">if</span> (IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != X86::NoRegister &amp;&amp;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;      (HardenOpRegs.empty() ||</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;       HardenOpRegs.front()-&gt;getReg() != IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    HardenOpRegs.push_back(&amp;IndexMO);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((HardenOpRegs.size() == 1 || HardenOpRegs.size() == 2) &amp;&amp;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;         <span class="stringliteral">&quot;Should have exactly one or two registers to harden!&quot;</span>);</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((HardenOpRegs.size() == 1 ||</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;          HardenOpRegs[0]-&gt;getReg() != HardenOpRegs[1]-&gt;getReg()) &amp;&amp;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;         <span class="stringliteral">&quot;Should not have two of the same registers!&quot;</span>);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="comment">// Remove any registers that have alreaded been checked.</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  <a class="code" href="namespacellvm.html#ac9a7de5a04920954ac964059cfc428ad">llvm::erase_if</a>(HardenOpRegs, [&amp;](<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="comment">// See if this operand&#39;s register has already been checked.</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="keyword">auto</span> It = AddrRegToHardenedReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <span class="keywordflow">if</span> (It == AddrRegToHardenedReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>())</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;      <span class="comment">// Not checked, so retain this one.</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <span class="comment">// Otherwise, we can directly update this operand and remove it.</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(It-&gt;second);</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  });</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="comment">// If there are none left, we&#39;re done.</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keywordflow">if</span> (HardenOpRegs.empty())</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="comment">// Compute the current predicate state.</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <span class="keywordtype">unsigned</span> StateReg = PS-&gt;SSA.GetValueAtEndOfBlock(&amp;MBB);</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <span class="keyword">auto</span> InsertPt = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <span class="comment">// If EFLAGS are live and we don&#39;t have access to instructions that avoid</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <span class="comment">// clobbering EFLAGS we need to save and restore them. This in turn makes</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <span class="comment">// the EFLAGS no longer live.</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordtype">unsigned</span> FlagsReg = 0;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keywordflow">if</span> (EFLAGSLive &amp;&amp; !Subtarget-&gt;hasBMI2()) {</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    EFLAGSLive = <span class="keyword">false</span>;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    FlagsReg = saveEFLAGS(MBB, InsertPt, Loc);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;  }</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Op : HardenOpRegs) {</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> OpReg = Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    <span class="keyword">auto</span> *OpRC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(OpReg);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(OpRC);</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    <span class="comment">// If this is a vector register, we&#39;ll need somewhat custom logic to handle</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    <span class="comment">// hardening it.</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;hasVLX() &amp;&amp; (OpRC-&gt;hasSuperClassEq(&amp;X86::VR128RegClass) ||</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;                                 OpRC-&gt;hasSuperClassEq(&amp;X86::VR256RegClass))) {</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;hasAVX2() &amp;&amp; <span class="stringliteral">&quot;AVX2-specific register classes!&quot;</span>);</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078">Is128Bit</a> = OpRC-&gt;hasSuperClassEq(&amp;X86::VR128RegClass);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;      <span class="comment">// Move our state into a vector register.</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;      <span class="comment">// FIXME: We could skip this at the cost of longer encodings with AVX-512</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;      <span class="comment">// but that doesn&#39;t seem likely worth it.</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> VStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;X86::VR128RegClass);</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;      <span class="keyword">auto</span> MovI =</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::VMOV64toPQIrr), VStateReg)</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;              .addReg(StateReg);</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;      (void)MovI;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting mov: &quot;</span>; MovI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;      <span class="comment">// Broadcast it across the vector register.</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> VBStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(OpRC);</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;      <span class="keyword">auto</span> BroadcastI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc,</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;                                <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Is128Bit ? X86::VPBROADCASTQrr</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;                                                  : X86::VPBROADCASTQYrr),</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;                                VBStateReg)</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;                            .addReg(VStateReg);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;      (void)BroadcastI;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting broadcast: &quot;</span>; BroadcastI-&gt;dump();</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;                 <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;      <span class="comment">// Merge our potential poison state into the value with a vector or.</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;      <span class="keyword">auto</span> OrI =</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc,</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;                  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Is128Bit ? X86::VPORrr : X86::VPORYrr), TmpReg)</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;              .addReg(VBStateReg)</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OpReg);</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;      (void)OrI;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting or: &quot;</span>; OrI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (OpRC-&gt;hasSuperClassEq(&amp;X86::VR128XRegClass) ||</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;               OpRC-&gt;hasSuperClassEq(&amp;X86::VR256XRegClass) ||</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;               OpRC-&gt;hasSuperClassEq(&amp;X86::VR512RegClass)) {</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;hasAVX512() &amp;&amp; <span class="stringliteral">&quot;AVX512-specific register classes!&quot;</span>);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078">Is128Bit</a> = OpRC-&gt;hasSuperClassEq(&amp;X86::VR128XRegClass);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;      <span class="keywordtype">bool</span> Is256Bit = OpRC-&gt;hasSuperClassEq(&amp;X86::VR256XRegClass);</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      <span class="keywordflow">if</span> (Is128Bit || Is256Bit)</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;hasVLX() &amp;&amp; <span class="stringliteral">&quot;AVX512VL-specific register classes!&quot;</span>);</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      <span class="comment">// Broadcast our state into a vector register.</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> VStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(OpRC);</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;      <span class="keywordtype">unsigned</span> BroadcastOp =</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;          Is128Bit ? X86::VPBROADCASTQrZ128r</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;                   : Is256Bit ? X86::VPBROADCASTQrZ256r : X86::VPBROADCASTQrZr;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;      <span class="keyword">auto</span> BroadcastI =</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(BroadcastOp), VStateReg)</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;              .addReg(StateReg);</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;      (void)BroadcastI;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting broadcast: &quot;</span>; BroadcastI-&gt;dump();</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;                 <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;      <span class="comment">// Merge our potential poison state into the value with a vector or.</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;      <span class="keywordtype">unsigned</span> OrOp = Is128Bit ? X86::VPORQZ128rr</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;                               : Is256Bit ? X86::VPORQZ256rr : X86::VPORQZrr;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;      <span class="keyword">auto</span> OrI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OrOp), TmpReg)</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;                     .addReg(VStateReg)</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;                     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OpReg);</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;      (void)OrI;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;      ++NumInstsInserted;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting or: &quot;</span>; OrI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;      <span class="comment">// FIXME: Need to support GR32 here for 32-bit code.</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpRC-&gt;hasSuperClassEq(&amp;X86::GR64RegClass) &amp;&amp;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;             <span class="stringliteral">&quot;Not a supported register class for address hardening!&quot;</span>);</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;      <span class="keywordflow">if</span> (!EFLAGSLive) {</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;        <span class="comment">// Merge our potential poison state into the value with an or.</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;        <span class="keyword">auto</span> OrI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::OR64rr), TmpReg)</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;                       .addReg(StateReg)</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;                       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(OpReg);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;        OrI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(X86::EFLAGS, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;        ++NumInstsInserted;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting or: &quot;</span>; OrI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;        <span class="comment">// We need to avoid touching EFLAGS so shift out all but the least</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;        <span class="comment">// significant bit using the instruction that doesn&#39;t update flags.</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;        <span class="keyword">auto</span> ShiftI =</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;            <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::SHRX64rr), TmpReg)</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;                .addReg(OpReg)</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;                .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(StateReg);</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;        (void)ShiftI;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;        ++NumInstsInserted;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting shrx: &quot;</span>; ShiftI-&gt;dump();</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;                   <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;      }</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    }</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    <span class="comment">// Record this register as checked and update the operand.</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AddrRegToHardenedReg.<a class="code" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;           <span class="stringliteral">&quot;Should not have checked this register yet!&quot;</span>);</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    AddrRegToHardenedReg[Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()] = TmpReg;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    Op-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(TmpReg);</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    ++NumAddrRegsHardened;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  }</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="comment">// And restore the flags if needed.</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <span class="keywordflow">if</span> (FlagsReg)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    restoreEFLAGS(MBB, InsertPt, Loc, FlagsReg);</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;}</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *X86SpeculativeLoadHardeningPass::sinkPostLoadHardenedInst(</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InitialMI, <a class="code" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;HardenedInstrs) {</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc">isDataInvariantLoad</a>(InitialMI) &amp;&amp;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;         <span class="stringliteral">&quot;Cannot get here with a non-invariant load!&quot;</span>);</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <span class="comment">// See if we can sink hardening the loaded value.</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keyword">auto</span> SinkCheckToSingleUse =</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;      [&amp;](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; <a class="code" href="classllvm_1_1Optional.html">Optional&lt;MachineInstr *&gt;</a> {</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <span class="comment">// We need to find a single use which we can sink the check. We can</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="comment">// primarily do this because many uses may already end up checked on their</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="comment">// own.</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SingleUseMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> : <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_instructions(DefReg)) {</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;      <span class="comment">// If we&#39;re already going to harden this use, it is data invariant and</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;      <span class="comment">// within our block.</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;      <span class="keywordflow">if</span> (HardenedInstrs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>)) {</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc">isDataInvariantLoad</a>(<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>)) {</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;          <span class="comment">// If we&#39;ve already decided to harden a non-load, we must have sunk</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;          <span class="comment">// some other post-load hardened instruction to it and it must itself</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;          <span class="comment">// be data-invariant.</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa277d51405936ba8e4c94a7a42c5bc3e">isDataInvariant</a>(<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>) &amp;&amp;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;                 <span class="stringliteral">&quot;Data variant instruction being hardened!&quot;</span>);</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;        }</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        <span class="comment">// Otherwise, this is a load and the load component can&#39;t be data</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;        <span class="comment">// invariant so check how this register is being used.</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getDesc();</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;        <span class="keywordtype">int</span> MemRefBeginIdx = <a class="code" href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MemRefBeginIdx &gt;= 0 &amp;&amp;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;               <span class="stringliteral">&quot;Should always have mem references here!&quot;</span>);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;        MemRefBeginIdx += <a class="code" href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(Desc);</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseMO =</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;            <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(MemRefBeginIdx + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IndexMO =</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;            <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(MemRefBeginIdx + <a class="code" href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;        <span class="keywordflow">if</span> ((BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; BaseMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DefReg) ||</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;            (IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; IndexMO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DefReg))</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;          <span class="comment">// The load uses the register as part of its address making it not</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;          <span class="comment">// invariant.</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;          <span class="keywordflow">return</span> {};</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;      }</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;      <span class="keywordflow">if</span> (SingleUseMI)</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        <span class="comment">// We already have a single use, this would make two. Bail.</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;        <span class="keywordflow">return</span> {};</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;      <span class="comment">// If this single use isn&#39;t data invariant, isn&#39;t in this block, or has</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;      <span class="comment">// interfering EFLAGS, we can&#39;t sink the hardening to it.</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#aa277d51405936ba8e4c94a7a42c5bc3e">isDataInvariant</a>(<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>) || <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getParent() != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>())</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        <span class="keywordflow">return</span> {};</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;      <span class="comment">// If this instruction defines multiple registers bail as we won&#39;t harden</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;      <span class="comment">// all of them.</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getDesc().getNumDefs() &gt; 1)</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        <span class="keywordflow">return</span> {};</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;      <span class="comment">// If this register isn&#39;t a virtual register we can&#39;t walk uses of sanely,</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;      <span class="comment">// just bail. Also check that its register class is one of the ones we</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      <span class="comment">// can harden.</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> UseDefReg = <a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>.getOperand(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>();</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(UseDefReg) ||</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;          !canHardenRegister(UseDefReg))</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;        <span class="keywordflow">return</span> {};</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;      SingleUseMI = &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    }</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    <span class="comment">// If SingleUseMI is still null, there is no use that needs its own</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="comment">// checking. Otherwise, it is the single use that needs checking.</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    <span class="keywordflow">return</span> {SingleUseMI};</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  };</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = &amp;InitialMI;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="keywordflow">while</span> (<a class="code" href="classllvm_1_1Optional.html">Optional&lt;MachineInstr *&gt;</a> SingleUse = SinkCheckToSingleUse(*MI)) {</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <span class="comment">// Update which MI we&#39;re checking now.</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;    MI = *SingleUse;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    <span class="keywordflow">if</span> (!MI)</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  }</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;}</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="keywordtype">bool</span> X86SpeculativeLoadHardeningPass::canHardenRegister(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="keyword">auto</span> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg);</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keywordtype">int</span> RegBytes = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*RC) / 8;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  <span class="keywordflow">if</span> (RegBytes &gt; 8)</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="comment">// We don&#39;t support post-load hardening of vectors.</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordtype">unsigned</span> RegIdx = <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(RegBytes);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RegIdx &lt; 4 &amp;&amp; <span class="stringliteral">&quot;Unsupported register size&quot;</span>);</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  <span class="comment">// If this register class is explicitly constrained to a class that doesn&#39;t</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="comment">// require REX prefix, we may not be able to satisfy that constraint when</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="comment">// emitting the hardening instructions, so bail out here.</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="comment">// FIXME: This seems like a pretty lame hack. The way this comes up is when we</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="comment">// end up both with a NOREX and REX-only register as operands to the hardening</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  <span class="comment">// instructions. It would be better to fix that code to handle this situation</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  <span class="comment">// rather than hack around it in this way.</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NOREXRegClasses[] = {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;      &amp;X86::GR8_NOREXRegClass, &amp;X86::GR16_NOREXRegClass,</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;      &amp;X86::GR32_NOREXRegClass, &amp;X86::GR64_NOREXRegClass};</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="keywordflow">if</span> (RC == NOREXRegClasses[RegIdx])</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *GPRRegClasses[] = {</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;      &amp;X86::GR8RegClass, &amp;X86::GR16RegClass, &amp;X86::GR32RegClass,</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;      &amp;X86::GR64RegClass};</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  <span class="keywordflow">return</span> RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(GPRRegClasses[RegIdx]);</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;}</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="comment">/// Harden a value in a register.</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">/// This is the low-level logic to fully harden a value sitting in a register</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">/// against leaking during speculative execution.</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">/// Unlike hardening an address that is used by a load, this routine is required</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/// to hide *all* incoming bits in the register.</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment">/// `Reg` must be a virtual register. Currently, it is required to be a GPR no</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">/// larger than the predicate state register. FIXME: We should support vector</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/// registers here by broadcasting the predicate state.</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">/// The new, hardened virtual register is returned. It will have the same</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">/// register class as `Reg`.</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> X86SpeculativeLoadHardeningPass::hardenValueInRegister(</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;    <span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc) {</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(canHardenRegister(Reg) &amp;&amp; <span class="stringliteral">&quot;Cannot harden this register!&quot;</span>);</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; <span class="stringliteral">&quot;Cannot harden a physical register!&quot;</span>);</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keyword">auto</span> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Reg);</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="keywordtype">int</span> Bytes = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*RC) / 8;</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <span class="keywordtype">unsigned</span> StateReg = PS-&gt;SSA.GetValueAtEndOfBlock(&amp;MBB);</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="comment">// FIXME: Need to teach this about 32-bit mode.</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  <span class="keywordflow">if</span> (Bytes != 8) {</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="keywordtype">unsigned</span> SubRegImms[] = {X86::sub_8bit, X86::sub_16bit, X86::sub_32bit};</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    <span class="keywordtype">unsigned</span> SubRegImm = SubRegImms[<a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Bytes)];</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NarrowStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(RC);</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(TargetOpcode::COPY), NarrowStateReg)</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;        .addReg(StateReg, 0, SubRegImm);</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    StateReg = NarrowStateReg;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  }</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <span class="keywordtype">unsigned</span> FlagsReg = 0;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a93f8e5dacbcd949d688c3af5f491468d">isEFLAGSLive</a>(MBB, InsertPt, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    FlagsReg = saveEFLAGS(MBB, InsertPt, Loc);</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(RC);</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="keywordtype">unsigned</span> OrOpCodes[] = {X86::OR8rr, X86::OR16rr, X86::OR32rr, X86::OR64rr};</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordtype">unsigned</span> OrOpCode = OrOpCodes[<a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(Bytes)];</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="keyword">auto</span> OrI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(OrOpCode), NewReg)</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;                 .addReg(StateReg)</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;                 .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  OrI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(X86::EFLAGS, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting or: &quot;</span>; OrI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">if</span> (FlagsReg)</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    restoreEFLAGS(MBB, InsertPt, Loc, FlagsReg);</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <span class="keywordflow">return</span> NewReg;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;}</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">/// Harden a load by hardening the loaded value in the defined register.</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">/// We can harden a non-leaking load into a register without touching the</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">/// address by just hiding all of the loaded bits during misspeculation. We use</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">/// an `or` instruction to do this because we set up our poison value as all</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">/// ones. And the goal is just for the loaded bits to not be exposed to</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">/// execution and coercing them to one is sufficient.</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">/// Returns the newly hardened register.</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> X86SpeculativeLoadHardeningPass::hardenPostLoad(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keyword">auto</span> &amp;DefOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OldDefReg = DefOp.getReg();</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="keyword">auto</span> *DefRC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(OldDefReg);</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="comment">// Because we want to completely replace the uses of this def&#39;ed value with</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <span class="comment">// the hardened value, create a dedicated new register that will only be used</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="comment">// to communicate the unhardened value to the hardening.</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> UnhardenedReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(DefRC);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  DefOp.setReg(UnhardenedReg);</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="comment">// Now harden this register&#39;s value, getting a hardened reg that is safe to</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="comment">// use. Note that we insert the instructions to compute this *after* the</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <span class="comment">// defining instruction, not before it.</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  <span class="keywordtype">unsigned</span> HardenedReg = hardenValueInRegister(</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;      UnhardenedReg, MBB, std::next(MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>()), Loc);</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <span class="comment">// Finally, replace the old register (which now only has the uses of the</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="comment">// original def) with the hardened register.</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;replaceRegWith(<span class="comment">/*FromReg*/</span> OldDefReg, <span class="comment">/*ToReg*/</span> HardenedReg);</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  ++NumPostLoadRegsHardened;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">return</span> HardenedReg;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;}</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">/// Harden a return instruction.</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">/// Returns implicitly perform a load which we need to harden. Without hardening</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">/// this load, an attacker my speculatively write over the return address to</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">/// steer speculation of the return to an attacker controlled address. This is</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">/// called Spectre v1.1 or Bounds Check Bypass Store (BCBS) and is described in</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">/// this paper:</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">/// https://people.csail.mit.edu/vlk/spectre11.pdf</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">/// We can harden this by introducing an LFENCE that will delay any load of the</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">/// return address until prior instructions have retired (and thus are not being</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">/// speculated), or we can harden the address used by the implicit load: the</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">/// stack pointer.</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">/// If we are not using an LFENCE, hardening the stack pointer has an additional</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">/// benefit: it allows us to pass the predicate state accumulated in this</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">/// function back to the caller. In the absence of a BCBS attack on the return,</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">/// the caller will typically be resumed and speculatively executed due to the</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">/// Return Stack Buffer (RSB) prediction which is very accurate and has a high</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">/// priority. It is possible that some code from the caller will be executed</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/// speculatively even during a BCBS-attacked return until the steering takes</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">/// effect. Whenever this happens, the caller can recover the (poisoned)</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">/// predicate state from the stack pointer and continue to harden loads.</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::hardenReturnInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  <span class="keyword">auto</span> InsertPt = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a>)</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;    <span class="comment">// No need to fence here as we&#39;ll fence at the return site itself. That</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;    <span class="comment">// handles more cases than we can handle here.</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  <span class="comment">// Take our predicate state, shift it to the high 17 bits (so that we keep</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  <span class="comment">// pointers canonical) and merge it into RSP. This will allow the caller to</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="comment">// extract it when we return (speculatively).</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  mergePredStateIntoSP(MBB, InsertPt, Loc, PS-&gt;SSA.GetValueAtEndOfBlock(&amp;MBB));</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;}</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/// Trace the predicate state through a call.</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">/// There are several layers of this needed to handle the full complexity of</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">/// calls.</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">/// First, we need to send the predicate state into the called function. We do</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">/// this by merging it into the high bits of the stack pointer.</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/// For tail calls, this is all we need to do.</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">/// For calls where we might return and resume the control flow, we need to</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">/// extract the predicate state from the high bits of the stack pointer after</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">/// control returns from the called function.</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">/// We also need to verify that we intended to return to this location in the</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">/// code. An attacker might arrange for the processor to mispredict the return</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">/// to this valid but incorrect return address in the program rather than the</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">/// correct one. See the paper on this attack, called &quot;ret2spec&quot; by the</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">/// researchers, here:</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">/// https://christian-rossow.de/publications/ret2spec-ccs2018.pdf</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">/// The way we verify that we returned to the correct location is by preserving</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/// the expected return address across the call. One technique involves taking</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">/// advantage of the red-zone to load the return address from `8(%rsp)` where it</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">/// was left by the RET instruction when it popped `%rsp`. Alternatively, we can</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">/// directly save the address into a register that will be preserved across the</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">/// call. We compare this intended return address against the address</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">/// immediately following the call (the observed return address). If these</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">/// mismatch, we have detected misspeculation and can poison our predicate</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">/// state.</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::tracePredStateThroughCall(</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  <span class="keyword">auto</span> InsertPt = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> Loc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a>) {</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>())</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;      <span class="comment">// Tail call, we don&#39;t return to this function.</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;      <span class="comment">// FIXME: We should also handle noreturn calls.</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <span class="comment">// We don&#39;t need to fence before the call because the function should fence</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    <span class="comment">// in its entry. However, we do need to fence after the call returns.</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <span class="comment">// Fencing before the return doesn&#39;t correctly handle cases where the return</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    <span class="comment">// itself is mispredicted.</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, std::next(InsertPt), Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LFENCE));</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    ++NumInstsInserted;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    ++NumLFENCEsInserted;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  }</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="comment">// First, we transfer the predicate state into the called function by merging</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <span class="comment">// it into the stack pointer. This will kill the current def of the state.</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <span class="keywordtype">unsigned</span> StateReg = PS-&gt;SSA.GetValueAtEndOfBlock(&amp;MBB);</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  mergePredStateIntoSP(MBB, InsertPt, Loc, StateReg);</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="comment">// If this call is also a return, it is a tail call and we don&#39;t need anything</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="comment">// else to handle it so just return. Also, if there are no further</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="comment">// instructions and no successors, this call does not return so we can also</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <span class="comment">// bail.</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>() || (std::next(InsertPt) == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() &amp;&amp; MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>()))</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="comment">// Create a symbol to track the return address and attach it to the call</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;  <span class="comment">// machine instruction. We will lower extra symbols attached to call</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  <span class="comment">// instructions as label immediately following the call.</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;  <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *RetSymbol =</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a949d4cecc0f4fd13754f88928cf87b22">getContext</a>().<a class="code" href="classllvm_1_1MCContext.html#a9f24d6b22581f2557594bc0e1d35e877">createTempSymbol</a>(<span class="stringliteral">&quot;slh_ret_addr&quot;</span>,</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;                                       <span class="comment">/*AlwaysAddSuffix*/</span> <span class="keyword">true</span>);</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac8ce95857a66b3706a84d1fd5072f0dd">setPostInstrSymbol</a>(MF, RetSymbol);</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *AddrRC = &amp;X86::GR64RegClass;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  <span class="keywordtype">unsigned</span> ExpectedRetAddrReg = 0;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  <span class="comment">// If we have no red zones or if the function returns twice (possibly without</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <span class="comment">// using the `ret` instruction) like setjmp, we need to save the expected</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  <span class="comment">// return address prior to the call.</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;getFrameLowering()-&gt;has128ByteRedZone(MF) ||</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b94e0ca517e149914aa0c34ee06c9fa">exposesReturnsTwice</a>()) {</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <span class="comment">// If we don&#39;t have red zones, we need to compute the expected return</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <span class="comment">// address prior to the call and store it in a register that lives across</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;    <span class="comment">// the call.</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <span class="comment">// In some ways, this is doubly satisfying as a mitigation because it will</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    <span class="comment">// also successfully detect stack smashing bugs in some cases (typically,</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <span class="comment">// when a callee-saved register is used and the callee doesn&#39;t push it onto</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="comment">// the stack). But that isn&#39;t our primary goal, so we only use it as</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <span class="comment">// a fallback.</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    <span class="comment">// FIXME: It isn&#39;t clear that this is reliable in the face of</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    <span class="comment">// rematerialization in the register allocator. We somehow need to force</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    <span class="comment">// that to not occur for this particular instruction, and instead to spill</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    <span class="comment">// or otherwise preserve the value computed *prior* to the call.</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    <span class="comment">// FIXME: It is even less clear why MachineCSE can&#39;t just fold this when we</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    <span class="comment">// end up having to use identical instructions both before and after the</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    <span class="comment">// call to feed the comparison.</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    ExpectedRetAddrReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(AddrRC);</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;    <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> &amp;&amp;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;        !Subtarget-&gt;isPositionIndependent()) {</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::MOV64ri32), ExpectedRetAddrReg)</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;          .addSym(RetSymbol);</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LEA64r), ExpectedRetAddrReg)</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;          .addReg(<span class="comment">/*Base*/</span> X86::RIP)</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*Scale*/</span> 1)</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Index*/</span> 0)</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">addSym</a>(RetSymbol)</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Segment*/</span> 0);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    }</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  }</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <span class="comment">// Step past the call to handle when it returns.</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  ++InsertPt;</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="comment">// If we didn&#39;t pre-compute the expected return address into a register, then</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="comment">// red zones are enabled and the return address is still available on the</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  <span class="comment">// stack immediately after the call. As the very first instruction, we load it</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  <span class="comment">// into a register.</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="keywordflow">if</span> (!ExpectedRetAddrReg) {</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;    ExpectedRetAddrReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(AddrRC);</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::MOV64rm), ExpectedRetAddrReg)</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;        .addReg(<span class="comment">/*Base*/</span> X86::RSP)</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*Scale*/</span> 1)</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Index*/</span> 0)</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*Displacement*/</span> -8) <span class="comment">// The stack pointer has been popped, so</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;                                     <span class="comment">// the return address is 8-bytes past it.</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Segment*/</span> 0);</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  }</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <span class="comment">// Now we extract the callee&#39;s predicate state from the stack pointer.</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keywordtype">unsigned</span> NewStateReg = extractPredStateFromSP(MBB, InsertPt, Loc);</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;  <span class="comment">// Test the expected return address against our actual address. If we can</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="comment">// form this basic block&#39;s address as an immediate, this is easy. Otherwise</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="comment">// we compute it.</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a> &amp;&amp;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;      !Subtarget-&gt;isPositionIndependent()) {</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="comment">// FIXME: Could we fold this with the load? It would require careful EFLAGS</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="comment">// management.</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::CMP64ri32))</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;        .addReg(ExpectedRetAddrReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">addSym</a>(RetSymbol);</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ActualRetAddrReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(AddrRC);</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::LEA64r), ActualRetAddrReg)</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        .addReg(<span class="comment">/*Base*/</span> X86::RIP)</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<span class="comment">/*Scale*/</span> 1)</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Index*/</span> 0)</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">addSym</a>(RetSymbol)</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(<span class="comment">/*Segment*/</span> 0);</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(X86::CMP64rr))</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;        .addReg(ExpectedRetAddrReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ActualRetAddrReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;  }</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  <span class="comment">// Now conditionally update the predicate state we just extracted if we ended</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <span class="comment">// up at a different return address than expected.</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  <span class="keywordtype">int</span> PredStateSizeInBytes = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(*PS-&gt;RC) / 8;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="keyword">auto</span> CMovOp = <a class="code" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">X86::getCMovOpcode</a>(PredStateSizeInBytes);</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> UpdatedStateReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(PS-&gt;RC);</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;  <span class="keyword">auto</span> CMovI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsertPt, Loc, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(CMovOp), UpdatedStateReg)</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;                   .addReg(NewStateReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;                   .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(PS-&gt;PoisonReg)</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;                   .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(<a class="code" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>);</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  CMovI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a9647e3ee26a939fa1f4eab116969f4ef">findRegisterUseOperand</a>(X86::EFLAGS)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;  ++NumInstsInserted;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Inserting cmov: &quot;</span>; CMovI-&gt;dump(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  PS-&gt;SSA.AddAvailableValue(&amp;MBB, UpdatedStateReg);</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;}</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">/// An attacker may speculatively store over a value that is then speculatively</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment">/// loaded and used as the target of an indirect call or jump instruction. This</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/// is called Spectre v1.2 or Bounds Check Bypass Store (BCBS) and is described</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">/// in this paper:</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/// https://people.csail.mit.edu/vlk/spectre11.pdf</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">/// When this happens, the speculative execution of the call or jump will end up</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="comment">/// being steered to this attacker controlled address. While most such loads</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">/// will be adequately hardened already, we want to ensure that they are</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/// definitively treated as needing post-load hardening. While address hardening</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment">/// is sufficient to prevent secret data from leaking to the attacker, it may</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">/// not be sufficient to prevent an attacker from steering speculative</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="comment">/// execution. We forcibly unfolded all relevant loads above and so will always</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="comment">/// have an opportunity to post-load harden here, we just need to scan for cases</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment">/// not already flagged and add them.</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> X86SpeculativeLoadHardeningPass::hardenIndirectCallOrJumpInstr(</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;    <a class="code" href="classllvm_1_1SmallDenseMap.html">SmallDenseMap&lt;unsigned, unsigned, 32&gt;</a> &amp;AddrRegToHardenedReg) {</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  <span class="keywordflow">case</span> X86::FARCALL16m:</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="keywordflow">case</span> X86::FARCALL32m:</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;  <span class="keywordflow">case</span> X86::FARCALL64:</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">case</span> X86::FARJMP16m:</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <span class="keywordflow">case</span> X86::FARJMP32m:</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <span class="keywordflow">case</span> X86::FARJMP64:</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    <span class="comment">// We don&#39;t need to harden either far calls or far jumps as they are</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;    <span class="comment">// safe from Spectre.</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  }</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="comment">// We should never see a loading instruction at this point, as those should</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <span class="comment">// have been unfolded.</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() &amp;&amp; <span class="stringliteral">&quot;Found a lingering loading instruction!&quot;</span>);</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;  <span class="comment">// If the first operand isn&#39;t a register, this is a branch or call</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="comment">// instruction with an immediate operand which doesn&#39;t need to be hardened.</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  <span class="comment">// For all of these, the target register is the first operand of the</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keyword">auto</span> &amp;TargetOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OldTargetReg = TargetOp.getReg();</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="comment">// Try to lookup a hardened version of this register. We retain a reference</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="comment">// here as we want to update the map to track any newly computed hardened</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="keywordtype">unsigned</span> &amp;HardenedTargetReg = AddrRegToHardenedReg[OldTargetReg];</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="comment">// If we don&#39;t have a hardened register yet, compute one. Otherwise, just use</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="comment">// the already hardened register.</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="comment">// FIXME: It is a little suspect that we use partially hardened registers that</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="comment">// only feed addresses. The complexity of partial hardening with SHRX</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="comment">// continues to pile up. Should definitively measure its value and consider</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="comment">// eliminating it.</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="keywordflow">if</span> (!HardenedTargetReg)</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    HardenedTargetReg = hardenValueInRegister(</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;        OldTargetReg, *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="comment">// Set the target operand to the hardened register.</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  TargetOp.setReg(HardenedTargetReg);</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  ++NumCallsOrJumpsHardened;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;}</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<a class="code" href="X86SpeculativeLoadHardening_8cpp.html#a9936c7db2226d0d94430b4e6a6648cc0">INITIALIZE_PASS_BEGIN</a>(X86SpeculativeLoadHardeningPass, <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a>,</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;                      <span class="stringliteral">&quot;X86 speculative load hardener&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="X86SpeculativeLoadHardening_8cpp.html#aff35f54c90a52d054a6423bcf2683f1e"> 2643</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(X86SpeculativeLoadHardeningPass, <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a>,</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;                    &quot;X86 speculative load <a class="code" href="X86SpeculativeLoadHardening_8cpp.html#ac0ec809a83ff46671add6d5a7d19ff37">hardener</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="namespacellvm.html#a65f5a5f0179a8e1cbb425fe8bf33069d"> 2646</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#a65f5a5f0179a8e1cbb425fe8bf33069d">createX86SpeculativeLoadHardeningPass</a>() {</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> X86SpeculativeLoadHardeningPass();</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1X86ISD_html_a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa8907928c0b30b37c444d6a932a239c8f">llvm::X86ISD::MFENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00542">X86ISelLowering.h:542</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9647e3ee26a939fa1f4eab116969f4ef"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9647e3ee26a939fa1f4eab116969f4ef">llvm::MachineInstr::findRegisterUseOperand</a></div><div class="ttdeci">MachineOperand * findRegisterUseOperand(Register Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterUseOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01250">MachineInstr.h:1250</a></div></div>
<div class="ttc" id="classllvm_1_1SmallDenseMap_html"><div class="ttname"><a href="classllvm_1_1SmallDenseMap.html">llvm::SmallDenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00850">DenseMap.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00653">MachineFunction.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdoc">MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00041">MCSymbol.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00085">MachineInstrBuilder.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00132">X86InstrInfo.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_a613c1e44c4e88e9a1e0be386cb5fa828"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">llvm::SparseBitVector::set</a></div><div class="ttdeci">void set(unsigned Idx)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00507">SparseBitVector.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_afda2c0f22be043ae42b0ec71b661f565"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">llvm::MachineInstr::addRegisterDead</a></div><div class="ttdeci">bool addRegisterDead(Register Reg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI defined a register without a use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01864">MachineInstr.cpp:1864</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_aa7267f0123763fc08734301a2a68cf9d"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#aa7267f0123763fc08734301a2a68cf9d">HardenInterprocedurally</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; HardenInterprocedurally(PASS_KEY &quot;-ip&quot;, cl::desc(&quot;Harden interprocedurally by passing our state in and out of &quot; &quot;functions in the high bits of the stack pointer.&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a244ef4146991bd17ae09fe6c7bb0906d"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a244ef4146991bd17ae09fe6c7bb0906d">getRegClassForUnfoldedLoad</a></div><div class="ttdeci">static const TargetRegisterClass * getRegClassForUnfoldedLoad(MachineFunction &amp;MF, const X86InstrInfo &amp;TII, unsigned Opcode)</div><div class="ttdoc">Compute the register class for the unfolded load. </div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l00840">X86SpeculativeLoadHardening.cpp:840</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="namespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01182">STLExtras.h:1182</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_af1be6fa194f19610435ace0cbfb4a6e5"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#af1be6fa194f19610435ace0cbfb4a6e5">FenceCallAndRet</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; FenceCallAndRet(PASS_KEY &quot;-fence-call-and-ret&quot;, cl::desc(&quot;Use a full speculation fence to harden both call and ret edges &quot; &quot;rather than a lighter weight mitigation.&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_abe47da1ba1b5239bb67b26d5ebbca491"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#abe47da1ba1b5239bb67b26d5ebbca491">hasVulnerableLoad</a></div><div class="ttdeci">static bool hasVulnerableLoad(MachineFunction &amp;MF)</div><div class="ttdoc">Helper to scan a function for loads vulnerable to misspeculation that we want to harden. </div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l00371">X86SpeculativeLoadHardening.cpp:371</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d931af4280c80a837ee409eb85104f7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d931af4280c80a837ee409eb85104f7">llvm::MachineFunction::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdoc">dump - Print the current MachineFunction to cerr, useful for debugger use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00494">MachineFunction.cpp:494</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSSAUpdater_html"><div class="ttname"><a href="classllvm_1_1MachineSSAUpdater.html">llvm::MachineSSAUpdater</a></div><div class="ttdoc">MachineSSAUpdater - This class updates SSA form for a set of virtual registers defined in multiple bl...</div><div class="ttdef"><b>Definition:</b> <a href="MachineSSAUpdater_8h_source.html#l00032">MachineSSAUpdater.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html">llvm::SparseBitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00255">SparseBitVector.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4d2c96836214c1f13357ffb99125fb4a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4d2c96836214c1f13357ffb99125fb4a">llvm::MachineBasicBlock::successors</a></div><div class="ttdeci">iterator_range&lt; succ_iterator &gt; successors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00303">MachineBasicBlock.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00343">SmallPtrSet.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_aaa2827e67554a0b81f693dc61a3a40b5"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">llvm::SparseBitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00471">SparseBitVector.h:471</a></div></div>
<div class="ttc" id="X86_8h_html"><div class="ttname"><a href="X86_8h.html">X86.h</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div><div class="ttdoc">This file declares the MachineConstantPool class which is an abstract constant pool to keep track of ...</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MachineInstr * &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a9d89eb0dfc4403b3e4483561f852079b"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a9d89eb0dfc4403b3e4483561f852079b">splitEdge</a></div><div class="ttdeci">static MachineBasicBlock &amp; splitEdge(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;Succ, int SuccCount, MachineInstr *Br, MachineInstr *&amp;UncondBr, const X86InstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l00223">X86SpeculativeLoadHardening.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aa319f0e99a1ac9396659683d2638d4f45">llvm::X86::AddrBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00032">X86BaseInfo.h:32</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a418414d6eb23f37349c40324d5f8d502"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a418414d6eb23f37349c40324d5f8d502">HardenEdgesWithLFENCE</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; HardenEdgesWithLFENCE(PASS_KEY &quot;-lfence&quot;, cl::desc(&quot;Use LFENCE along each conditional edge to harden against speculative &quot; &quot;loads rather than conditional movs and poisoned pointers.&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_a3fe8dd7f3dec647e609a356c59dd7e81"><div class="ttname"><a href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C, typename std::enable_if&lt; has_rbegin&lt; ContainerTy &gt;::value &gt;::type *=nullptr) -&gt; decltype(make_range(C.rbegin(), C.rend()))</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00265">STLExtras.h:265</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a6d0847688b228d3f37c7c4036b047151"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a6d0847688b228d3f37c7c4036b047151">EnablePostLoadHardening</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnablePostLoadHardening(PASS_KEY &quot;-post-load&quot;, cl::desc(&quot;Harden the value loaded *after* it is loaded by &quot; &quot;flushing the loaded bits to 1. This is hard to do &quot; &quot;in general but can be done easily for GPRs.&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078">llvm::SystemZII::Is128Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00040">SystemZInstrInfo.h:40</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_aa040bdd9c3674ef572faee9a71de469d"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#aa040bdd9c3674ef572faee9a71de469d">EnableSpeculativeLoadHardening</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSpeculativeLoadHardening(&quot;x86-speculative-load-hardening&quot;, cl::desc(&quot;Force enable speculative load hardening&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1SetVector_html_a72d928b7fc2c5f2d56c6ac0265fd9c6e"><div class="ttname"><a href="classllvm_1_1SetVector.html#a72d928b7fc2c5f2d56c6ac0265fd9c6e">llvm::SetVector&lt; T, SmallVector&lt; T, N &gt;, SmallDenseSet&lt; T, N &gt; &gt;::insert</a></div><div class="ttdeci">bool insert(const value_type &amp;X)</div><div class="ttdoc">Insert a new element into the SetVector. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00141">SetVector.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a76b3fc7c102561fb5210d5151531e409"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a76b3fc7c102561fb5210d5151531e409">llvm::SmallSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00218">SmallSet.h:218</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a22244f1af2bc880ef42bfd77068ce13a"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a22244f1af2bc880ef42bfd77068ce13a">canonicalizePHIOperands</a></div><div class="ttdeci">static void canonicalizePHIOperands(MachineFunction &amp;MF)</div><div class="ttdoc">Removing duplicate PHI operands to leave the PHI in a canonical and predictable form. </div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l00327">X86SpeculativeLoadHardening.cpp:327</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a0c392ec2bc1d0c844db030243ffdd41f"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a0c392ec2bc1d0c844db030243ffdd41f">HardenLoads</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; HardenLoads(PASS_KEY &quot;-loads&quot;, cl::desc(&quot;Sanitize loads from memory. When disable, no &quot; &quot;significant security is provided.&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="SmallPtrSet_8h_html"><div class="ttname"><a href="SmallPtrSet_8h.html">SmallPtrSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1Pass_html_aa26f1f3bfe5b5022b1bd495151b3757a"><div class="ttname"><a href="classllvm_1_1Pass.html#aa26f1f3bfe5b5022b1bd495151b3757a">llvm::Pass::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00134">Pass.cpp:134</a></div></div>
<div class="ttc" id="MemorySSA_8cpp_html_a20a60bdac22b099d87d8cb0c1d554120"><div class="ttname"><a href="MemorySSA_8cpp.html#a20a60bdac22b099d87d8cb0c1d554120">SSA</a></div><div class="ttdeci">Memory SSA</div><div class="ttdef"><b>Definition:</b> <a href="MemorySSA_8cpp_source.html#l00066">MemorySSA.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac8ce95857a66b3706a84d1fd5072f0dd"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac8ce95857a66b3706a84d1fd5072f0dd">llvm::MachineInstr::setPostInstrSymbol</a></div><div class="ttdeci">void setPostInstrSymbol(MachineFunction &amp;MF, MCSymbol *Symbol)</div><div class="ttdoc">Set a symbol that will be emitted just after the instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00482">MachineInstr.cpp:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSSAUpdater_html_ac3c63992045884c214b20248c92973e4"><div class="ttname"><a href="classllvm_1_1MachineSSAUpdater.html#ac3c63992045884c214b20248c92973e4">llvm::MachineSSAUpdater::Initialize</a></div><div class="ttdeci">void Initialize(unsigned V)</div><div class="ttdoc">Initialize - Reset this object to get ready for a new set of SSA updates. </div><div class="ttdef"><b>Definition:</b> <a href="MachineSSAUpdater_8cpp_source.html#l00054">MachineSSAUpdater.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462"><div class="ttname"><a href="namespacellvm_1_1X86.html#a58e746f41e12a0ae326490283d4d447aaba7ebe0e28a2c1c4c14343f549c01462">llvm::X86::AddrIndexReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00034">X86BaseInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5891cdb51072f67e65f7ebd9be1205e7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5891cdb51072f67e65f7ebd9be1205e7">llvm::MachineInstr::isBranch</a></div><div class="ttdeci">bool isBranch(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this is a conditional, unconditional, or indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00706">MachineInstr.h:706</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a0c54da24de983d197068425e718fb607"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a0c54da24de983d197068425e718fb607">llvm::MachineBasicBlock::normalizeSuccProbs</a></div><div class="ttdeci">void normalizeSuccProbs()</div><div class="ttdoc">Normalize probabilities of all successors so that the sum of them becomes one. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00455">MachineBasicBlock.h:455</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ac8a693a45afc9781cf2dcb482cba5781"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">llvm::X86::getCMovOpcode</a></div><div class="ttdeci">unsigned getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand=false)</div><div class="ttdoc">Return a cmov opcode for the given register size in bytes, and operand type. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02303">X86InstrInfo.cpp:2303</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a0c047f127ed4380a6f383d70bec4eb94"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">llvm::DenseMapBase&lt; SmallDenseMap&lt; KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::find</a></div><div class="ttdeci">iterator find(const_arg_type_t&lt; KeyT &gt; Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00150">DenseMap.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00672">MachineInstr.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a949d4cecc0f4fd13754f88928cf87b22"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a949d4cecc0f4fd13754f88928cf87b22">llvm::MachineFunction::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00448">MachineFunction.h:448</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_ae0a7815fb436ce6db7cb0a91755daef7"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#ae0a7815fb436ce6db7cb0a91755daef7">PASS_KEY</a></div><div class="ttdeci">#define PASS_KEY</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l00063">X86SpeculativeLoadHardening.cpp:63</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImplBase_html_a16413f1a88d8baca228d0a1b4cc0bfc6"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImplBase.html#a16413f1a88d8baca228d0a1b4cc0bfc6">llvm::SmallPtrSetImplBase::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00094">SmallPtrSet.h:94</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_a9f24d6b22581f2557594bc0e1d35e877"><div class="ttname"><a href="classllvm_1_1MCContext.html#a9f24d6b22581f2557594bc0e1d35e877">llvm::MCContext::createTempSymbol</a></div><div class="ttdeci">MCSymbol * createTempSymbol(bool CanBeUnnamed=true)</div><div class="ttdoc">Create and return a new assembler temporary symbol with a unique but unspecified name. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8cpp_source.html#l00226">MCContext.cpp:226</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aedf6cb1135961f41f39dc58ca8576123"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">llvm::MachineBasicBlock::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return the name of the corresponding LLVM basic block, or an empty string. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00256">MachineBasicBlock.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="X86InstrInfo_8h_html"><div class="ttname"><a href="X86InstrInfo_8h.html">X86InstrInfo.h</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImplBase_html_a117612cef19ebb89bd37949ea165642a"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImplBase.html#a117612cef19ebb89bd37949ea165642a">llvm::SmallPtrSetImplBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00091">SmallPtrSet.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a6bc6fb89fe2e91c25559a8631f56e27e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">llvm::SmallPtrSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(PtrType Ptr)</div><div class="ttdoc">Inserts Ptr if and only if there is no element in the container equal to Ptr. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00370">SmallPtrSet.h:370</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a98e9c9e8ef7cbb6c4aa89a38f21decfa"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">llvm::MachineOperand::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00687">MachineOperand.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_a4f223ae1e481ce22245c3c7c7736dbe9"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#a4f223ae1e481ce22245c3c7c7736dbe9">llvm::SparseBitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00451">SparseBitVector.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a1f475b0df44ebd7169e720fa1bf9169e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">llvm::SmallPtrSetImpl::count</a></div><div class="ttdeci">size_type count(ConstPtrType Ptr) const</div><div class="ttdoc">count - Return 1 if the specified pointer is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00381">SmallPtrSet.h:381</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_af0baab1b1dfea49cbffeb8727aebd429"><div class="ttname"><a href="namespacellvm_1_1X86II.html#af0baab1b1dfea49cbffeb8727aebd429">llvm::X86II::getOperandBias</a></div><div class="ttdeci">unsigned getOperandBias(const MCInstrDesc &amp;Desc)</div><div class="ttdoc">Compute whether all of the def operands are repeated in the uses and therefore should be skipped...</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00975">X86BaseInfo.h:975</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_afd9b9b8655c008bf6cd6afb05d41b69e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#afd9b9b8655c008bf6cd6afb05d41b69e">llvm::MachineBasicBlock::predecessors</a></div><div class="ttdeci">iterator_range&lt; pred_iterator &gt; predecessors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00297">MachineBasicBlock.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a28701ca789f2f68ce1219af1c03cffaf"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a28701ca789f2f68ce1219af1c03cffaf">llvm::MachineInstrBuilder::addSym</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addSym(MCSymbol *Sym, unsigned char TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00258">MachineInstrBuilder.h:258</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_ab1f5181c16c1e183fdccc4f4552ba887"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">llvm::X86InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02770">X86InstrInfo.cpp:2770</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="MachineSSAUpdater_8h_html"><div class="ttname"><a href="MachineSSAUpdater_8h.html">MachineSSAUpdater.h</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="X86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7ee93f7417bb2c7fb2355ee530a22d5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">llvm::MachineInstr::findRegisterDefOperand</a></div><div class="ttdeci">MachineOperand * findRegisterDefOperand(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterDefOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01276">MachineInstr.h:1276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_html_a74cdbd1e4f731e7d7cd83461b8b1de0b"><div class="ttname"><a href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a></div><div class="ttdeci">void sort(IteratorTy Start, IteratorTy End)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01114">STLExtras.h:1114</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a0f2b2ef8f4560ffd46c7966e8315142f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">llvm::X86::getCondFromBranch</a></div><div class="ttdeci">CondCode getCondFromBranch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02185">X86InstrInfo.cpp:2185</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSetVector_html"><div class="ttname"><a href="classllvm_1_1SmallSetVector.html">llvm::SmallSetVector</a></div><div class="ttdoc">A SetVector that performs no allocations if smaller than a certain size. </div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00297">SetVector.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eab1840bfcd789713b29a40d9d55cb41e3">llvm::X86::COND_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00102">X86BaseInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a11045c7973ab24a8d6315b61fa337d4e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a11045c7973ab24a8d6315b61fa337d4e">llvm::SmallPtrSetImpl::erase</a></div><div class="ttdeci">bool erase(PtrType Ptr)</div><div class="ttdoc">erase - If the set contains the specified pointer, remove it and return true, otherwise return false...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00377">SmallPtrSet.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a5c06f5a972e8a78052103840a8c98a3f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">llvm::X86::GetOppositeBranchCondition</a></div><div class="ttdeci">CondCode GetOppositeBranchCondition(CondCode CC)</div><div class="ttdoc">GetOppositeBranchCondition - Return the inverse of the specified cond, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l02217">X86InstrInfo.cpp:2217</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_aa277d51405936ba8e4c94a7a42c5bc3e"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#aa277d51405936ba8e4c94a7a42c5bc3e">isDataInvariant</a></div><div class="ttdeci">static bool isDataInvariant(MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has no behavior (specified or otherwise) that is based on the value o...</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l01206">X86SpeculativeLoadHardening.cpp:1206</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a07e23ae504e2b8c72fd055f93ded8899"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a07e23ae504e2b8c72fd055f93ded8899">llvm::SmallVectorImpl::pop_back_val</a></div><div class="ttdeci">LLVM_NODISCARD T pop_back_val()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00374">SmallVector.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a166c01b8220e205da9138b331f7475ae"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">llvm::X86InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const X86RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8h_source.html#l00151">X86InstrInfo.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_a65f5a5f0179a8e1cbb425fe8bf33069d"><div class="ttname"><a href="namespacellvm.html#a65f5a5f0179a8e1cbb425fe8bf33069d">llvm::createX86SpeculativeLoadHardeningPass</a></div><div class="ttdeci">FunctionPass * createX86SpeculativeLoadHardeningPass()</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l02646">X86SpeculativeLoadHardening.cpp:2646</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_abd85c9d7c51eb515a550069e9ad9445e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">llvm::MachineBasicBlock::isLayoutSuccessor</a></div><div class="ttdeci">bool isLayoutSuccessor(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the specified MBB will be emitted immediately after this block, such that if this bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00821">MachineBasicBlock.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_ac9a7de5a04920954ac964059cfc428ad"><div class="ttname"><a href="namespacellvm.html#ac9a7de5a04920954ac964059cfc428ad">llvm::erase_if</a></div><div class="ttdeci">void erase_if(Container &amp;C, UnaryPredicate P)</div><div class="ttdoc">Provide a container algorithm similar to C++ Library Fundamentals v2&amp;#39;s erase_if which is equivalent t...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01340">STLExtras.h:1340</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00585">MathExtras.h:585</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a5fc7747b752105f022c214bd2403eeee"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a5fc7747b752105f022c214bd2403eeee">llvm::MachineBasicBlock::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(MCPhysReg Reg, LaneBitmask LaneMask=LaneBitmask::getAll()) const</div><div class="ttdoc">Return true if the specified register is in the live in set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00466">MachineBasicBlock.cpp:466</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_aacf23642e6d4771780ca75603341a519"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">llvm::TargetMachine::getCodeModel</a></div><div class="ttdeci">CodeModel::Model getCodeModel() const</div><div class="ttdoc">Returns the code model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00074">TargetMachine.cpp:74</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a92e914e44b373bf5e5e7883666f0467f"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a92e914e44b373bf5e5e7883666f0467f">HardenIndirectCallsAndJumps</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; HardenIndirectCallsAndJumps(PASS_KEY &quot;-indirect&quot;, cl::desc(&quot;Harden indirect calls and jumps against using speculatively &quot; &quot;stored attacker controlled addresses. This is designed to &quot; &quot;mitigate Spectre v1.2 style attacks.&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="SparseBitVector_8h_html"><div class="ttname"><a href="SparseBitVector_8h.html">SparseBitVector.h</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2d4703c258359175d1c7840735bd77b6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2d4703c258359175d1c7840735bd77b6">llvm::MachineBasicBlock::replaceSuccessor</a></div><div class="ttdeci">void replaceSuccessor(MachineBasicBlock *Old, MachineBasicBlock *New)</div><div class="ttdoc">Replace successor OLD with NEW and update probability info. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00716">MachineBasicBlock.cpp:716</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="MachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a93f8e5dacbcd949d688c3af5f491468d"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a93f8e5dacbcd949d688c3af5f491468d">isEFLAGSLive</a></div><div class="ttdeci">static bool isEFLAGSLive(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l01588">X86SpeculativeLoadHardening.cpp:1588</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a1100bfbadd996d464150c6a68fa8dc1d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a1100bfbadd996d464150c6a68fa8dc1d">llvm::MachineBasicBlock::isEHPad</a></div><div class="ttdeci">bool isEHPad() const</div><div class="ttdoc">Returns true if the block is a landing pad. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00383">MachineBasicBlock.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acbbbca8e55fe4daa61ede8c0f7b4dd5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">llvm::MachineFunction::verify</a></div><div class="ttdeci">bool verify(Pass *p=nullptr, const char *Banner=nullptr, bool AbortOnError=true) const</div><div class="ttdoc">Run the current MachineFunction through the machine code verifier, useful for debugger use...</div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00329">MachineVerifier.cpp:329</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4b94e0ca517e149914aa0c34ee06c9fa"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b94e0ca517e149914aa0c34ee06c9fa">llvm::MachineFunction::exposesReturnsTwice</a></div><div class="ttdeci">bool exposesReturnsTwice() const</div><div class="ttdoc">exposesReturnsTwice - Returns true if the function calls setjmp or any other similar functions with a...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00531">MachineFunction.h:531</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_adf4e7878fc0b3b8dcde545178564190d"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">llvm::DenseMapBase&lt; SmallDenseMap&lt; KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00110">DenseMap.h:110</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase&lt; SmallDenseMap&lt; KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00082">DenseMap.h:82</a></div></div>
<div class="ttc" id="ScopeExit_8h_html"><div class="ttname"><a href="ScopeExit_8h.html">ScopeExit.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSSAUpdater_html_a6006c15945c543589fd4ee8956d0452d"><div class="ttname"><a href="classllvm_1_1MachineSSAUpdater.html#a6006c15945c543589fd4ee8956d0452d">llvm::MachineSSAUpdater::GetValueInMiddleOfBlock</a></div><div class="ttdeci">unsigned GetValueInMiddleOfBlock(MachineBasicBlock *BB)</div><div class="ttdoc">GetValueInMiddleOfBlock - Construct SSA form, materializing a value that is live in the middle of the...</div><div class="ttdef"><b>Definition:</b> <a href="MachineSSAUpdater_8cpp_source.html#l00143">MachineSSAUpdater.cpp:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2e"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">llvm::X86::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00075">X86BaseInfo.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSSAUpdater_html_a1e358c07ad00b464a643cb19914c2146"><div class="ttname"><a href="classllvm_1_1MachineSSAUpdater.html#a1e358c07ad00b464a643cb19914c2146">llvm::MachineSSAUpdater::AddAvailableValue</a></div><div class="ttdeci">void AddAvailableValue(MachineBasicBlock *BB, unsigned V)</div><div class="ttdoc">AddAvailableValue - Indicate that a rewritten value is available at the end of the specified block wi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineSSAUpdater_8cpp_source.html#l00072">MachineSSAUpdater.cpp:72</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adc8f1be4a77ae671ac139d5f06b44deb"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">llvm::MachineBasicBlock::isSuccessor</a></div><div class="ttdeci">bool isSuccessor(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the specified MBB is a successor of this block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00817">MachineBasicBlock.cpp:817</a></div></div>
<div class="ttc" id="X86InstrBuilder_8h_html"><div class="ttname"><a href="X86InstrBuilder_8h.html">X86InstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a53408c95a7bfb5443b43fb2134c3eb23"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">llvm::DenseMapBase&lt; SmallDenseMap&lt; KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; KeyT &gt; Val) const</div><div class="ttdoc">Return 1 if the specified key is in the map, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00145">DenseMap.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4b43b969b3db9fc943b664738f62ca76"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4b43b969b3db9fc943b664738f62ca76">llvm::MachineBasicBlock::splitSuccessor</a></div><div class="ttdeci">void splitSuccessor(MachineBasicBlock *Old, MachineBasicBlock *New, bool NormalizeSuccProbs=false)</div><div class="ttdoc">Split the old successor into old plus new and updates the probability info. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00674">MachineBasicBlock.cpp:674</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_ac0ec809a83ff46671add6d5a7d19ff37"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#ac0ec809a83ff46671add6d5a7d19ff37">hardener</a></div><div class="ttdeci">X86 speculative load hardener</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l02643">X86SpeculativeLoadHardening.cpp:2643</a></div></div>
<div class="ttc" id="MCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d"><div class="ttname"><a href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">llvm::X86::COND_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00081">X86BaseInfo.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af38d24646cd711efc334aee49919cdf5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af38d24646cd711efc334aee49919cdf5">llvm::MachineOperand::CreateMBB</a></div><div class="ttdeci">static MachineOperand CreateMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00804">MachineOperand.h:804</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a9936c7db2226d0d94430b4e6a6648cc0"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a9936c7db2226d0d94430b4e6a6648cc0">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(X86SpeculativeLoadHardeningPass, PASS_KEY, &quot;X86 speculative load hardener&quot;, false, false) INITIALIZE_PASS_END(X86SpeculativeLoadHardeningPass</div></div>
<div class="ttc" id="X86SpeculativeLoadHardening_8cpp_html_a093ee852d2a259734b4faad8ac4134fc"><div class="ttname"><a href="X86SpeculativeLoadHardening_8cpp.html#a093ee852d2a259734b4faad8ac4134fc">isDataInvariantLoad</a></div><div class="ttdeci">static bool isDataInvariantLoad(MachineInstr &amp;MI)</div><div class="ttdoc">Returns true if the instruction has no behavior (specified or otherwise) that is based on the value l...</div><div class="ttdef"><b>Definition:</b> <a href="X86SpeculativeLoadHardening_8cpp_source.html#l01405">X86SpeculativeLoadHardening.cpp:1405</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a492724ff591a2207c19e07582f9907c7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a492724ff591a2207c19e07582f9907c7">llvm::MachineBasicBlock::SkipPHIsLabelsAndDebug</a></div><div class="ttdeci">iterator SkipPHIsLabelsAndDebug(iterator I)</div><div class="ttdoc">Return the first instruction in MBB after I that is not a PHI, label or debug. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00185">MachineBasicBlock.cpp:185</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afe1784e242ce66da6029b3a681896bd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">llvm::MachineOperand::isMBB</a></div><div class="ttdeci">bool isMBB() const</div><div class="ttdoc">isMBB - Tests if this is a MO_MachineBasicBlock operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00327">MachineOperand.h:327</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1X86InstrInfo_html_a2bd8dfcca0e920d494a5d995bdb5001b"><div class="ttname"><a href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</div><div class="ttdoc">getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new instruction after load / store ar...</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrInfo_8cpp_source.html#l05728">X86InstrInfo.cpp:5728</a></div></div>
<div class="ttc" id="Optional_8h_html"><div class="ttname"><a href="Optional_8h.html">Optional.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_ad571a5a542b484586224d3a8df631646"><div class="ttname"><a href="namespacellvm_1_1X86II.html#ad571a5a542b484586224d3a8df631646">llvm::X86II::getMemoryOperandNo</a></div><div class="ttdeci">int getMemoryOperandNo(uint64_t TSFlags)</div><div class="ttdoc">The function returns the MCInst operand # for the first field of the memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l01015">X86BaseInfo.h:1015</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:17 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
