$date
	Mon Feb  4 20:16:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench_mux_4 $end
$var wire 1 ! out_d $end
$var wire 1 " out_b $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & i3 $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$scope module mb $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 & i3 $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var reg 1 " out $end
$upscope $end
$scope module md $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 & i3 $end
$var wire 1 ! out $end
$var wire 1 ' s0 $end
$var wire 1 ( s1 $end
$var wire 1 ) t0 $end
$var wire 1 * t1 $end
$var wire 1 + t2 $end
$var wire 1 , t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
1&
0%
1$
0#
0"
0!
$end
#100
1!
1*
1"
1(
#200
0!
0*
0"
0(
1'
#300
1!
1,
1"
1(
#400
