// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module create_tree (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_value_V_dout,
        in_value_V_empty_n,
        in_value_V_read,
        in_frequency_V_dout,
        in_frequency_V_empty_n,
        in_frequency_V_read,
        extLd_loc_dout,
        extLd_loc_empty_n,
        extLd_loc_read,
        parent_V_address0,
        parent_V_ce0,
        parent_V_we0,
        parent_V_d0,
        left_V_address0,
        left_V_ce0,
        left_V_we0,
        left_V_d0,
        right_V_address0,
        right_V_ce0,
        right_V_we0,
        right_V_d0,
        extLd_loc_out_din,
        extLd_loc_out_full_n,
        extLd_loc_out_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [8:0] in_value_V_dout;
input   in_value_V_empty_n;
output   in_value_V_read;
input  [31:0] in_frequency_V_dout;
input   in_frequency_V_empty_n;
output   in_frequency_V_read;
input  [8:0] extLd_loc_dout;
input   extLd_loc_empty_n;
output   extLd_loc_read;
output  [7:0] parent_V_address0;
output   parent_V_ce0;
output   parent_V_we0;
output  [8:0] parent_V_d0;
output  [7:0] left_V_address0;
output   left_V_ce0;
output   left_V_we0;
output  [8:0] left_V_d0;
output  [7:0] right_V_address0;
output   right_V_ce0;
output   right_V_we0;
output  [8:0] right_V_d0;
output  [8:0] extLd_loc_out_din;
input   extLd_loc_out_full_n;
output   extLd_loc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_value_V_read;
reg in_frequency_V_read;
reg extLd_loc_read;
reg[7:0] parent_V_address0;
reg parent_V_ce0;
reg parent_V_we0;
reg[8:0] parent_V_d0;
reg left_V_ce0;
reg left_V_we0;
reg[8:0] left_V_d0;
reg right_V_ce0;
reg right_V_we0;
reg[8:0] right_V_d0;
reg extLd_loc_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_value_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state5;
reg   [0:0] icmp_ln21_reg_766;
reg   [0:0] or_ln34_reg_806;
wire    ap_CS_fsm_state7;
reg   [0:0] or_ln52_reg_840;
reg    in_frequency_V_blk_n;
reg    extLd_loc_blk_n;
reg    extLd_loc_out_blk_n;
reg   [8:0] extLd_loc_read_reg_734;
reg    ap_block_state1;
reg   [8:0] s_value_V_reg_741;
reg   [31:0] s_frequency_V_reg_746;
reg    ap_block_state2;
wire   [9:0] add_ln21_fu_500_p2;
reg   [9:0] add_ln21_reg_761;
wire   [0:0] icmp_ln21_fu_510_p2;
wire    ap_CS_fsm_state3;
wire   [8:0] i_fu_515_p2;
reg   [8:0] i_reg_770;
wire   [31:0] intermediate_freq_V_1_fu_572_p3;
reg   [31:0] intermediate_freq_V_1_reg_795;
wire    ap_CS_fsm_state4;
wire   [31:0] intermediate_freq_ne_fu_580_p3;
reg   [31:0] intermediate_freq_ne_reg_801;
wire   [0:0] or_ln34_fu_617_p2;
wire   [63:0] zext_ln36_fu_623_p1;
reg   [63:0] zext_ln36_reg_810;
wire   [8:0] tree_count_V_fu_628_p2;
reg    ap_predicate_op78_read_state5;
reg    ap_predicate_op79_read_state5;
reg    ap_block_state5;
wire   [8:0] in_count_V_fu_634_p2;
reg   [7:0] right_V_addr_reg_835;
wire   [0:0] or_ln52_fu_669_p2;
wire    ap_CS_fsm_state6;
wire   [8:0] tree_count_V_1_fu_698_p2;
reg   [6:0] frequency_0_V_address0;
reg    frequency_0_V_ce0;
reg    frequency_0_V_we0;
reg   [31:0] frequency_0_V_d0;
wire   [31:0] frequency_0_V_q0;
wire   [6:0] frequency_0_V_address1;
reg    frequency_0_V_ce1;
wire   [31:0] frequency_0_V_q1;
reg   [6:0] frequency_1_V_address0;
reg    frequency_1_V_ce0;
reg    frequency_1_V_we0;
reg   [31:0] frequency_1_V_d0;
wire   [31:0] frequency_1_V_q0;
wire   [6:0] frequency_1_V_address1;
reg    frequency_1_V_ce1;
wire   [31:0] frequency_1_V_q1;
reg   [31:0] s_frequency_V_1_reg_245;
reg   [31:0] ap_phi_mux_s_next_1_2_i_i_phi_fu_415_p4;
reg    ap_predicate_op127_read_state7;
reg    ap_predicate_op128_read_state7;
reg    ap_block_state7;
reg   [8:0] s_value_V_1_reg_255;
reg   [8:0] ap_phi_mux_s_next_0_2_i_i_phi_fu_428_p4;
reg   [31:0] node_freq_V_reg_265;
reg   [31:0] ap_phi_mux_s_1_2_i_i_phi_fu_441_p4;
reg   [8:0] s_0_0_i_i_reg_275;
reg   [8:0] ap_phi_mux_s_0_2_i_i_phi_fu_454_p4;
reg   [8:0] t_V_2_reg_286;
reg   [8:0] ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4;
reg   [8:0] t_V_reg_298;
reg   [8:0] ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4;
reg   [8:0] op_assign_reg_310;
reg   [31:0] s_frequency_V_2_reg_323;
reg   [8:0] s_value_V_2_reg_334;
reg   [31:0] s_1_1_i_i_reg_345;
reg   [8:0] s_0_1_i_i_reg_357;
reg   [8:0] t_V_4_reg_370;
reg   [8:0] t_V_3_reg_381;
reg   [31:0] p_0195_0_i_i_reg_392;
reg   [31:0] p_0120_0_i_i_reg_402;
reg   [31:0] s_next_1_2_i_i_reg_411;
reg   [8:0] s_next_0_2_i_i_reg_424;
reg   [31:0] s_1_2_i_i_reg_437;
reg   [8:0] s_0_2_i_i_reg_450;
reg   [8:0] p_0217_2_i_i_reg_463;
wire   [8:0] in_count_V_1_fu_722_p2;
reg   [8:0] p_0247_2_i_i_reg_475;
wire   [63:0] zext_ln31_fu_531_p1;
wire   [63:0] zext_ln32_fu_557_p1;
wire   [63:0] zext_ln544_fu_563_p1;
wire   [63:0] zext_ln321_1_fu_687_p1;
wire   [63:0] zext_ln544_4_fu_693_p1;
wire   [63:0] zext_ln321_fu_716_p1;
wire   [63:0] zext_ln544_3_fu_729_p1;
wire    ap_CS_fsm_state8;
wire   [0:0] trunc_ln321_1_fu_683_p1;
wire   [31:0] add_ln209_1_fu_675_p2;
wire   [0:0] trunc_ln321_fu_712_p1;
wire   [31:0] add_ln209_fu_704_p2;
wire   [9:0] extLd_cast_fu_497_p1;
wire   [9:0] zext_ln243_fu_506_p1;
wire   [7:0] lshr_ln_fu_521_p4;
wire   [9:0] zext_ln215_fu_537_p1;
wire   [9:0] ret_V_fu_541_p2;
wire   [8:0] lshr_ln1_fu_547_p4;
wire   [0:0] trunc_ln31_fu_568_p1;
wire   [0:0] icmp_ln34_1_fu_593_p2;
wire   [0:0] xor_ln34_fu_599_p2;
wire   [0:0] icmp_ln34_fu_588_p2;
wire   [0:0] and_ln34_fu_605_p2;
wire   [0:0] icmp_ln879_fu_611_p2;
wire   [0:0] icmp_ln52_1_fu_645_p2;
wire   [0:0] xor_ln52_fu_651_p2;
wire   [0:0] icmp_ln52_fu_640_p2;
wire   [0:0] and_ln52_fu_657_p2;
wire   [0:0] icmp_ln879_3_fu_663_p2;
wire   [7:0] grp_fu_487_p4;
reg   [7:0] ap_NS_fsm;
reg    ap_condition_184;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
end

create_tree_frequhbi #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
frequency_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(frequency_0_V_address0),
    .ce0(frequency_0_V_ce0),
    .we0(frequency_0_V_we0),
    .d0(frequency_0_V_d0),
    .q0(frequency_0_V_q0),
    .address1(frequency_0_V_address1),
    .ce1(frequency_0_V_ce1),
    .q1(frequency_0_V_q1)
);

create_tree_frequibs #(
    .DataWidth( 32 ),
    .AddressRange( 127 ),
    .AddressWidth( 7 ))
frequency_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(frequency_1_V_address0),
    .ce0(frequency_1_V_ce0),
    .we0(frequency_1_V_we0),
    .d0(frequency_1_V_d0),
    .q0(frequency_1_V_q0),
    .address1(frequency_1_V_address1),
    .ce1(frequency_1_V_ce1),
    .q1(frequency_1_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        node_freq_V_reg_265 <= ap_phi_mux_s_1_2_i_i_phi_fu_441_p4;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        node_freq_V_reg_265 <= s_frequency_V_reg_746;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        op_assign_reg_310 <= i_reg_770;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        op_assign_reg_310 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            p_0120_0_i_i_reg_402 <= intermediate_freq_ne_reg_801;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            p_0120_0_i_i_reg_402 <= intermediate_freq_V_1_reg_795;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            p_0195_0_i_i_reg_392 <= intermediate_freq_V_1_reg_795;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            p_0195_0_i_i_reg_392 <= node_freq_V_reg_265;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        p_0217_2_i_i_reg_463 <= tree_count_V_1_fu_698_p2;
    end else if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_0217_2_i_i_reg_463 <= t_V_4_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        p_0247_2_i_i_reg_475 <= t_V_3_reg_381;
    end else if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_0247_2_i_i_reg_475 <= in_count_V_1_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_0_0_i_i_reg_275 <= ap_phi_mux_s_0_2_i_i_phi_fu_454_p4;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        s_0_0_i_i_reg_275 <= s_value_V_reg_741;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            s_0_1_i_i_reg_357 <= s_0_0_i_i_reg_275;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            s_0_1_i_i_reg_357 <= s_value_V_1_reg_255;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        s_0_2_i_i_reg_450 <= s_0_1_i_i_reg_357;
    end else if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_0_2_i_i_reg_450 <= s_value_V_2_reg_334;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            s_1_1_i_i_reg_345 <= node_freq_V_reg_265;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            s_1_1_i_i_reg_345 <= s_frequency_V_1_reg_245;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        s_1_2_i_i_reg_437 <= s_1_1_i_i_reg_345;
    end else if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_1_2_i_i_reg_437 <= s_frequency_V_2_reg_323;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_frequency_V_1_reg_245 <= ap_phi_mux_s_next_1_2_i_i_phi_fu_415_p4;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        s_frequency_V_1_reg_245 <= in_frequency_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            s_frequency_V_2_reg_323 <= s_frequency_V_1_reg_245;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            s_frequency_V_2_reg_323 <= in_frequency_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        s_next_0_2_i_i_reg_424 <= s_value_V_2_reg_334;
    end else if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_next_0_2_i_i_reg_424 <= in_value_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        s_next_1_2_i_i_reg_411 <= s_frequency_V_2_reg_323;
    end else if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_next_1_2_i_i_reg_411 <= in_frequency_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        s_value_V_1_reg_255 <= ap_phi_mux_s_next_0_2_i_i_phi_fu_428_p4;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        s_value_V_1_reg_255 <= in_value_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            s_value_V_2_reg_334 <= s_value_V_1_reg_255;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            s_value_V_2_reg_334 <= in_value_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        t_V_2_reg_286 <= ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_2_reg_286 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            t_V_3_reg_381 <= t_V_reg_298;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            t_V_3_reg_381 <= in_count_V_fu_634_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((or_ln34_reg_806 == 1'd0)) begin
            t_V_4_reg_370 <= tree_count_V_fu_628_p2;
        end else if ((or_ln34_reg_806 == 1'd1)) begin
            t_V_4_reg_370 <= t_V_2_reg_286;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        t_V_reg_298 <= ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4;
    end else if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_298 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln21_reg_761 <= add_ln21_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        extLd_loc_read_reg_734 <= extLd_loc_dout;
        s_frequency_V_reg_746 <= in_frequency_V_dout;
        s_value_V_reg_741 <= in_value_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_770 <= i_fu_515_p2;
        icmp_ln21_reg_766 <= icmp_ln21_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        intermediate_freq_V_1_reg_795 <= intermediate_freq_V_1_fu_572_p3;
        intermediate_freq_ne_reg_801 <= intermediate_freq_ne_fu_580_p3;
        or_ln34_reg_806 <= or_ln34_fu_617_p2;
        zext_ln36_reg_810[8 : 0] <= zext_ln36_fu_623_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        or_ln52_reg_840 <= or_ln52_fu_669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op78_read_state5 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        right_V_addr_reg_835 <= zext_ln36_reg_810;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4 = t_V_4_reg_370;
    end else begin
        ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4 = p_0217_2_i_i_reg_463;
    end
end

always @ (*) begin
    if (((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4 = in_count_V_1_fu_722_p2;
    end else begin
        ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4 = p_0247_2_i_i_reg_475;
    end
end

always @ (*) begin
    if (((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_s_0_2_i_i_phi_fu_454_p4 = s_value_V_2_reg_334;
    end else begin
        ap_phi_mux_s_0_2_i_i_phi_fu_454_p4 = s_0_2_i_i_reg_450;
    end
end

always @ (*) begin
    if (((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_s_1_2_i_i_phi_fu_441_p4 = s_frequency_V_2_reg_323;
    end else begin
        ap_phi_mux_s_1_2_i_i_phi_fu_441_p4 = s_1_2_i_i_reg_437;
    end
end

always @ (*) begin
    if (((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_s_next_0_2_i_i_phi_fu_428_p4 = in_value_V_dout;
    end else begin
        ap_phi_mux_s_next_0_2_i_i_phi_fu_428_p4 = s_next_0_2_i_i_reg_424;
    end
end

always @ (*) begin
    if (((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_phi_mux_s_next_1_2_i_i_phi_fu_415_p4 = in_frequency_V_dout;
    end else begin
        ap_phi_mux_s_next_1_2_i_i_phi_fu_415_p4 = s_next_1_2_i_i_reg_411;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        extLd_loc_blk_n = extLd_loc_empty_n;
    end else begin
        extLd_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        extLd_loc_out_blk_n = extLd_loc_out_full_n;
    end else begin
        extLd_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        extLd_loc_out_write = 1'b1;
    end else begin
        extLd_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        extLd_loc_read = 1'b1;
    end else begin
        extLd_loc_read = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln321_fu_712_p1 == 1'd0))) begin
        frequency_0_V_address0 = zext_ln321_fu_716_p1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln321_1_fu_683_p1 == 1'd0) & (or_ln52_fu_669_p2 == 1'd0))) begin
        frequency_0_V_address0 = zext_ln321_1_fu_687_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frequency_0_V_address0 = zext_ln31_fu_531_p1;
    end else begin
        frequency_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln321_fu_712_p1 == 1'd0)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln321_1_fu_683_p1 == 1'd0) & (or_ln52_fu_669_p2 == 1'd0)))) begin
        frequency_0_V_ce0 = 1'b1;
    end else begin
        frequency_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frequency_0_V_ce1 = 1'b1;
    end else begin
        frequency_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if (((or_ln52_fu_669_p2 == 1'd1) & (trunc_ln321_fu_712_p1 == 1'd0))) begin
            frequency_0_V_d0 = add_ln209_fu_704_p2;
        end else if (((trunc_ln321_1_fu_683_p1 == 1'd0) & (or_ln52_fu_669_p2 == 1'd0))) begin
            frequency_0_V_d0 = add_ln209_1_fu_675_p2;
        end else begin
            frequency_0_V_d0 = 'bx;
        end
    end else begin
        frequency_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln321_fu_712_p1 == 1'd0)) | ((1'b1 == ap_CS_fsm_state6) & (trunc_ln321_1_fu_683_p1 == 1'd0) & (or_ln52_fu_669_p2 == 1'd0)))) begin
        frequency_0_V_we0 = 1'b1;
    end else begin
        frequency_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln321_fu_712_p1 == 1'd1) & (or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        frequency_1_V_address0 = zext_ln321_fu_716_p1;
    end else if (((trunc_ln321_1_fu_683_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0))) begin
        frequency_1_V_address0 = zext_ln321_1_fu_687_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frequency_1_V_address0 = zext_ln31_fu_531_p1;
    end else begin
        frequency_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((trunc_ln321_fu_712_p1 == 1'd1) & (or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_1_fu_683_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0)))) begin
        frequency_1_V_ce0 = 1'b1;
    end else begin
        frequency_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frequency_1_V_ce1 = 1'b1;
    end else begin
        frequency_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if (((trunc_ln321_fu_712_p1 == 1'd1) & (or_ln52_fu_669_p2 == 1'd1))) begin
            frequency_1_V_d0 = add_ln209_fu_704_p2;
        end else if (((trunc_ln321_1_fu_683_p1 == 1'd1) & (or_ln52_fu_669_p2 == 1'd0))) begin
            frequency_1_V_d0 = add_ln209_1_fu_675_p2;
        end else begin
            frequency_1_V_d0 = 'bx;
        end
    end else begin
        frequency_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln321_fu_712_p1 == 1'd1) & (or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln321_1_fu_683_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0)))) begin
        frequency_1_V_we0 = 1'b1;
    end else begin
        frequency_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((or_ln34_reg_806 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_frequency_V_blk_n = in_frequency_V_empty_n;
    end else begin
        in_frequency_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (ap_predicate_op128_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | (~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op78_read_state5 == 1'b1))) & (ap_predicate_op79_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_frequency_V_read = 1'b1;
    end else begin
        in_frequency_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((or_ln34_reg_806 == 1'd1) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_value_V_blk_n = in_value_V_empty_n;
    end else begin
        in_value_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (ap_predicate_op127_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | (~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op78_read_state5 == 1'b1))) & (ap_predicate_op78_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)) | (~((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_value_V_read = 1'b1;
    end else begin
        in_value_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln34_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_CS_fsm_state4) & (or_ln34_fu_617_p2 == 1'd0)))) begin
        left_V_ce0 = 1'b1;
    end else begin
        left_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((or_ln34_fu_617_p2 == 1'd1)) begin
            left_V_d0 = s_0_0_i_i_reg_275;
        end else if ((or_ln34_fu_617_p2 == 1'd0)) begin
            left_V_d0 = 9'd511;
        end else begin
            left_V_d0 = 'bx;
        end
    end else begin
        left_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln34_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_CS_fsm_state4) & (or_ln34_fu_617_p2 == 1'd0)))) begin
        left_V_we0 = 1'b1;
    end else begin
        left_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        parent_V_address0 = zext_ln544_3_fu_729_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        parent_V_address0 = zext_ln544_4_fu_693_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        parent_V_address0 = zext_ln544_fu_563_p1;
    end else begin
        parent_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        parent_V_ce0 = 1'b1;
    end else begin
        parent_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        parent_V_d0 = 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        parent_V_d0 = op_assign_reg_310;
    end else begin
        parent_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (or_ln34_fu_617_p2 == 1'd0)))) begin
        parent_V_we0 = 1'b1;
    end else begin
        parent_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0)))) begin
        right_V_ce0 = 1'b1;
    end else begin
        right_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        if ((or_ln52_fu_669_p2 == 1'd1)) begin
            right_V_d0 = s_0_1_i_i_reg_357;
        end else if ((or_ln52_fu_669_p2 == 1'd0)) begin
            right_V_d0 = 9'd511;
        end else begin
            right_V_d0 = 'bx;
        end
    end else begin
        right_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln52_fu_669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_CS_fsm_state6) & (or_ln52_fu_669_p2 == 1'd0)))) begin
        right_V_we0 = 1'b1;
    end else begin
        right_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln21_fu_510_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op78_read_state5 == 1'b1))) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if ((~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln209_1_fu_675_p2 = (p_0195_0_i_i_reg_392 + p_0120_0_i_i_reg_402);

assign add_ln209_fu_704_p2 = (p_0195_0_i_i_reg_392 + s_1_1_i_i_reg_345);

assign add_ln21_fu_500_p2 = ($signed(extLd_cast_fu_497_p1) + $signed(10'd1023));

assign and_ln34_fu_605_p2 = (xor_ln34_fu_599_p2 & icmp_ln34_fu_588_p2);

assign and_ln52_fu_657_p2 = (xor_ln52_fu_651_p2 & icmp_ln52_fu_640_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((extLd_loc_out_full_n == 1'b0) | (extLd_loc_empty_n == 1'b0) | (in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((in_frequency_V_empty_n == 1'b0) | (in_value_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = (((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op78_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state7 = (((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op128_read_state7 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op127_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_condition_184 = (~(((in_frequency_V_empty_n == 1'b0) & (ap_predicate_op79_read_state5 == 1'b1)) | ((in_value_V_empty_n == 1'b0) & (ap_predicate_op78_read_state5 == 1'b1))) & (icmp_ln21_reg_766 == 1'd1) & (1'b1 == ap_CS_fsm_state5));
end

always @ (*) begin
    ap_predicate_op127_read_state7 = ((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1));
end

always @ (*) begin
    ap_predicate_op128_read_state7 = ((or_ln52_reg_840 == 1'd1) & (icmp_ln21_reg_766 == 1'd1));
end

always @ (*) begin
    ap_predicate_op78_read_state5 = ((or_ln34_reg_806 == 1'd1) & (icmp_ln21_reg_766 == 1'd1));
end

always @ (*) begin
    ap_predicate_op79_read_state5 = ((or_ln34_reg_806 == 1'd1) & (icmp_ln21_reg_766 == 1'd1));
end

assign extLd_cast_fu_497_p1 = extLd_loc_read_reg_734;

assign extLd_loc_out_din = extLd_loc_dout;

assign frequency_0_V_address1 = zext_ln32_fu_557_p1;

assign frequency_1_V_address1 = zext_ln32_fu_557_p1;

assign grp_fu_487_p4 = {{op_assign_reg_310[8:1]}};

assign i_fu_515_p2 = (op_assign_reg_310 + 9'd1);

assign icmp_ln21_fu_510_p2 = (($signed(zext_ln243_fu_506_p1) < $signed(add_ln21_reg_761)) ? 1'b1 : 1'b0);

assign icmp_ln34_1_fu_593_p2 = ((intermediate_freq_V_1_fu_572_p3 < node_freq_V_reg_265) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_588_p2 = ((t_V_reg_298 < extLd_loc_read_reg_734) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_645_p2 = ((p_0120_0_i_i_reg_402 < s_1_1_i_i_reg_345) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_640_p2 = ((t_V_3_reg_381 < extLd_loc_read_reg_734) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_663_p2 = ((t_V_4_reg_370 == op_assign_reg_310) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_611_p2 = ((t_V_2_reg_286 == op_assign_reg_310) ? 1'b1 : 1'b0);

assign in_count_V_1_fu_722_p2 = (t_V_3_reg_381 + 9'd1);

assign in_count_V_fu_634_p2 = (t_V_reg_298 + 9'd1);

assign intermediate_freq_V_1_fu_572_p3 = ((trunc_ln31_fu_568_p1[0:0] === 1'b1) ? frequency_1_V_q0 : frequency_0_V_q0);

assign intermediate_freq_ne_fu_580_p3 = ((trunc_ln31_fu_568_p1[0:0] === 1'b1) ? frequency_0_V_q1 : frequency_1_V_q1);

assign left_V_address0 = zext_ln36_fu_623_p1;

assign lshr_ln1_fu_547_p4 = {{ret_V_fu_541_p2[9:1]}};

assign lshr_ln_fu_521_p4 = {{t_V_2_reg_286[8:1]}};

assign or_ln34_fu_617_p2 = (icmp_ln879_fu_611_p2 | and_ln34_fu_605_p2);

assign or_ln52_fu_669_p2 = (icmp_ln879_3_fu_663_p2 | and_ln52_fu_657_p2);

assign ret_V_fu_541_p2 = (10'd1 + zext_ln215_fu_537_p1);

assign right_V_address0 = right_V_addr_reg_835;

assign tree_count_V_1_fu_698_p2 = (t_V_4_reg_370 + 9'd1);

assign tree_count_V_fu_628_p2 = (t_V_2_reg_286 + 9'd1);

assign trunc_ln31_fu_568_p1 = t_V_2_reg_286[0:0];

assign trunc_ln321_1_fu_683_p1 = op_assign_reg_310[0:0];

assign trunc_ln321_fu_712_p1 = op_assign_reg_310[0:0];

assign xor_ln34_fu_599_p2 = (icmp_ln34_1_fu_593_p2 ^ 1'd1);

assign xor_ln52_fu_651_p2 = (icmp_ln52_1_fu_645_p2 ^ 1'd1);

assign zext_ln215_fu_537_p1 = t_V_2_reg_286;

assign zext_ln243_fu_506_p1 = op_assign_reg_310;

assign zext_ln31_fu_531_p1 = lshr_ln_fu_521_p4;

assign zext_ln321_1_fu_687_p1 = grp_fu_487_p4;

assign zext_ln321_fu_716_p1 = grp_fu_487_p4;

assign zext_ln32_fu_557_p1 = lshr_ln1_fu_547_p4;

assign zext_ln36_fu_623_p1 = op_assign_reg_310;

assign zext_ln544_3_fu_729_p1 = t_V_2_reg_286;

assign zext_ln544_4_fu_693_p1 = t_V_4_reg_370;

assign zext_ln544_fu_563_p1 = t_V_2_reg_286;

always @ (posedge ap_clk) begin
    zext_ln36_reg_810[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //create_tree
