$date
	Thu Jun 13 12:17:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$scope module DUT $end
$var wire 1 ! i_clk $end
$var wire 32 " i_input_a [31:0] $end
$var wire 32 # i_input_b [31:0] $end
$var wire 3 $ i_opcode [2:0] $end
$var reg 32 % o_result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
b0 #
b0 "
0!
$end
#1
b0 %
1!
#2
0!
b11101111101111100000000000000000 #
b1010110111011110 "
#3
b11101111101111101010110111011110 %
1!
#4
0!
#5
1!
#6
0!
