# Reading pref.tcl
# do Comparator4Bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit/Comparator4Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:18:33 on Sep 19,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit/Comparator4Bit.v 
# -- Compiling module Comparator4Bit
# 
# Top level modules:
# 	Comparator4Bit
# End time: 22:18:34 on Sep 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit/tb_Comparator4Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:18:34 on Sep 19,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit/tb_Comparator4Bit.v 
# -- Compiling module tb_Comparator4Bit
# 
# Top level modules:
# 	tb_Comparator4Bit
# End time: 22:18:34 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Comparator4Bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Comparator4Bit 
# Start time: 22:18:34 on Sep 19,2025
# Loading work.tb_Comparator4Bit
# Loading work.Comparator4Bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time	A	B	G	E	L
# 0	0000	0000	0	1	0
# 10000	0001	0000	1	0	0
# 20000	0010	0011	0	0	1
# 30000	0100	0100	0	1	0
# 40000	0111	0110	1	0	0
# 50000	1000	1001	0	0	1
# 60000	1010	1010	0	1	0
# 70000	1100	0011	1	0	0
# 80000	1111	1110	1	0	0
# 90000	0001	0010	0	0	1
# ** Note: $stop    : C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit/tb_Comparator4Bit.v(38)
#    Time: 120 ns  Iteration: 0  Instance: /tb_Comparator4Bit
# Break in Module tb_Comparator4Bit at C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE4/Comparator4Bit/tb_Comparator4Bit.v line 38
# End time: 22:30:19 on Sep 19,2025, Elapsed time: 0:11:45
# Errors: 0, Warnings: 0
