Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 16:05:54 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   233 |
|    Minimum number of control sets                        |   233 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   233 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   215 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             255 |           52 |
| Yes          | No                    | No                     |            6747 |         1612 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+-------------------+------------------+----------------+
| Clock Signal |           Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+-------------------+------------------+----------------+
|  clk         | fsm7/out[1]_i_1__16_n_0          |                   |                1 |              2 |
|  clk         | fsm4/out[1]_i_1__2_n_0           |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en               |                   |                2 |              2 |
|  clk         | fsm1/fsm1_write_en               |                   |                1 |              2 |
|  clk         | fsm8/fsm8_write_en               |                   |                1 |              3 |
|  clk         | fsm6/fsm6_write_en               |                   |                2 |              3 |
|  clk         | fsm5/fsm5_write_en               |                   |                3 |              3 |
|  clk         | fsm2/fsm2_write_en               |                   |                1 |              3 |
|  clk         | fsm/fsm_write_en                 |                   |                1 |              3 |
|  clk         | fsm0/E[0]                        |                   |                1 |              4 |
|  clk         | fsm8/out_reg[1]_0[0]             |                   |                1 |              4 |
|  clk         | fsm8/E[0]                        |                   |                1 |              4 |
|  clk         | fsm3/fsm3_write_en               |                   |                1 |              4 |
|  clk         | fsm7/E[0]                        |                   |                2 |              4 |
|  clk         | fsm1/E[0]                        |                   |                2 |              4 |
|  clk         | fsm5/done_reg[0]                 |                   |                2 |              4 |
|  clk         | fsm5/E[0]                        |                   |                1 |              4 |
|  clk         | fsm4/E[0]                        |                   |                2 |              4 |
|  clk         | fsm3/out_reg[2]_9                |                   |               16 |             32 |
|  clk         | fsm3/out_reg[3]_14               |                   |               26 |             32 |
|  clk         | fsm3/out_reg[3]_13               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_12               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_15               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_16               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_11               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_10               |                   |               26 |             32 |
|  clk         | fsm3/out_reg[3]_1                |                   |               27 |             32 |
|  clk         | fsm3/out_reg[2]_4                |                   |               12 |             32 |
|  clk         | fsm3/out_reg[3]_17               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_18               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_19               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_2                |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_20               |                   |               26 |             32 |
|  clk         | fsm3/out_reg[3]_21               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_22               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_23               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_24               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_3                |                   |               28 |             32 |
|  clk         | fsm3/out_reg[1]_9                |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_37               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_43               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_44               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_45               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[1]_46               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_47               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_48               |                   |               15 |             32 |
|  clk         | fsm3/out_reg[1]_49               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_50               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[1]_51               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_52               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[1]_53               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_54               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_55               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_56               |                   |               15 |             32 |
|  clk         | fsm3/out_reg[2]_8                |                   |               18 |             32 |
|  clk         | fsm3/out_reg[2]_10               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[2]_11               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[2]_12               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[2]_13               |                   |               15 |             32 |
|  clk         | fsm3/out_reg[2]_14               |                   |               19 |             32 |
|  clk         | fsm3/out_reg[2]_15               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[2]_16               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[2]_17               |                   |               19 |             32 |
|  clk         | fsm3/out_reg[2]_18               |                   |               20 |             32 |
|  clk         | fsm3/out_reg[2]_19               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_42               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[2]_5                |                   |               17 |             32 |
|  clk         | fsm3/out_reg[2]_6                |                   |               18 |             32 |
|  clk         | fsm3/out_reg[2]_7                |                   |               17 |             32 |
|  clk         | j2_0/out_reg[3]_20               |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_1                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_10               |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_11               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_12               |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_13               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_14               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_15               |                   |               30 |             32 |
|  clk         | j2_0/out_reg[3]_16               |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_17               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_18               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_19               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_2                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_9                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_21               |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_22               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_23               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_24               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_3                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_4                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_5                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_6                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[3]_7                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_8                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[3]_9                |                   |               32 |             32 |
|  clk         | par_reset3/B_sh_read0_0_write_en |                   |                8 |             32 |
|  clk         | j2_0/out_reg[2]_12               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_5                |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_6                |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_7                |                   |               25 |             32 |
|  clk         | fsm3/out_reg[3]_8                |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_9                |                   |               30 |             32 |
|  clk         | fsm3/t_0_write_en                |                   |                4 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en       |                   |               10 |             32 |
|  clk         | fsm8/alpha__0_write_en           |                   |               12 |             32 |
|  clk         | fsm8/beta__0_write_en            |                   |                8 |             32 |
|  clk         | j2_0/out_reg[2]_1                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_10               |                   |               31 |             32 |
|  clk         | j2_0/out_reg[2]_11               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_4                |                   |               26 |             32 |
|  clk         | j2_0/out_reg[2]_13               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_14               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_15               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_16               |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_2                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_3                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_4                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[2]_5                |                   |               31 |             32 |
|  clk         | j2_0/out_reg[2]_6                |                   |               30 |             32 |
|  clk         | j2_0/out_reg[2]_7                |                   |               32 |             32 |
|  clk         | j2_0/out_reg[2]_8                |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_55               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_42               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_43               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_44               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_45               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_46               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_47               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_48               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_49               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_50               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_51               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_52               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_53               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_54               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_41               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_56               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_57               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_58               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_59               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_60               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[0]_61               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[0]_62               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_63               |                   |               19 |             32 |
|  clk         | fsm3/out_reg[0]_64               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[0]_65               |                   |               20 |             32 |
|  clk         | fsm3/out_reg[0]_66               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[0]_67               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[0]_28               |                   |               32 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en  |                   |                7 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en  |                   |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en  |                   |                8 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en  |                   |               10 |             32 |
|  clk         | fsm/A_int_read0_0_write_en       |                   |               29 |             32 |
|  clk         | fsm/B_int_read0_0_write_en       |                   |                9 |             32 |
|  clk         | fsm2/C_i_j_0_write_en            |                   |                9 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en  |                   |                5 |             32 |
|  clk         | fsm3/A_j2_k_0_write_en           |                   |               21 |             32 |
|  clk         | fsm3/A_read0_0_write_en          |                   |               17 |             32 |
|  clk         | fsm3/B_i_k_0_write_en            |                   |               12 |             32 |
|  clk         | fsm3/B_read0_0_write_en          |                   |                9 |             32 |
|  clk         | fsm3/out_reg[0]_27               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_40               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[0]_29               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_30               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_31               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_32               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_33               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_34               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_35               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_36               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_37               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_38               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_39               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_40               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_27               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_14               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_15               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_16               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_17               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_18               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_19               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_20               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_21               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_22               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_23               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_24               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_25               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_26               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_69               |                   |               19 |             32 |
|  clk         | fsm3/out_reg[1]_28               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_29               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_30               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_31               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_32               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_33               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_34               |                   |               16 |             32 |
|  clk         | fsm3/out_reg[1]_35               |                   |               15 |             32 |
|  clk         | fsm3/out_reg[1]_36               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_38               |                   |               15 |             32 |
|  clk         | fsm3/out_reg[1]_39               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[1]_41               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[1]_12               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_68               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[0]_70               |                   |               13 |             32 |
|  clk         | fsm3/out_reg[0]_71               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_72               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_73               |                   |               18 |             32 |
|  clk         | fsm3/out_reg[0]_74               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_75               |                   |               19 |             32 |
|  clk         | fsm3/out_reg[0]_76               |                   |               20 |             32 |
|  clk         | fsm3/out_reg[0]_77               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_78               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_79               |                   |               17 |             32 |
|  clk         | fsm3/out_reg[0]_80               |                   |               21 |             32 |
|  clk         | fsm3/out_reg[0]_82               |                   |               21 |             32 |
|  clk         | fsm3/out_reg[1]_13               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_11               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_10               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_90               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_89               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_88               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[0]_87               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[0]_86               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_85               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_84               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_83               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_81               |                   |               13 |             32 |
|  clk         |                                  | mult_pipe0/p_0_in |                9 |             51 |
|  clk         |                                  | mult_pipe4/p_0_in |                9 |             51 |
|  clk         |                                  | mult_pipe3/p_0_in |               10 |             51 |
|  clk         |                                  | mult_pipe2/p_0_in |               11 |             51 |
|  clk         |                                  | mult_pipe1/p_0_in |               14 |             51 |
|  clk         |                                  |                   |               40 |             72 |
+--------------+----------------------------------+-------------------+------------------+----------------+


