
*** Running vivado
    with args -log riscv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 490.535 ; gain = 177.988
Command: link_design -top riscv_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 919.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ACER/Downloads/verilog/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/ACER/Downloads/verilog/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1059.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

The system cannot find the path specified.
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1059.668 ; gain = 569.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1084.152 ; gain = 24.484

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ba508f96

Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1633.402 ; gain = 549.250

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ba508f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ba508f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 1 Initialization | Checksum: 1ba508f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ba508f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ba508f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ba508f96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 6f7e9b9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1998.246 ; gain = 0.000
Retarget | Checksum: 6f7e9b9c
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 49c36d44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1998.246 ; gain = 0.000
Constant propagation | Checksum: 49c36d44
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 59851ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1998.246 ; gain = 0.000
Sweep | Checksum: 59851ddd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 59851ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 1998.246 ; gain = 0.000
BUFG optimization | Checksum: 59851ddd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 59851ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1998.246 ; gain = 0.000
Shift Register Optimization | Checksum: 59851ddd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 59851ddd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1998.246 ; gain = 0.000
Post Processing Netlist | Checksum: 59851ddd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: de8f2aef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.594 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: de8f2aef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 9 Finalization | Checksum: de8f2aef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1998.246 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: de8f2aef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: de8f2aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1998.246 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de8f2aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: de8f2aef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1998.246 ; gain = 938.578
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
Command: report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.246 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1998.246 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1998.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb14320c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1998.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db996e08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16f7fdbe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16f7fdbe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16f7fdbe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10a140651

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.978 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1485f1f67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1485f1f67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1447aa656

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 34 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 33, total 34, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 34 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           34  |              0  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           34  |              0  |                    34  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: bf4cb28c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 9008c224

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 2 Global Placement | Checksum: 9008c224

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b52b38b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d6859fc6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1686875a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8f9e36e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 137f7d163

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14d9e5c59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16231652d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1365e3cce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13f7671df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13f7671df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a941bac

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.100 | TNS=-741.126 |
Phase 1 Physical Synthesis Initialization | Checksum: 9a971e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 9a971e1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a941bac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.512. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d2d25ef2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d2d25ef2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d2d25ef2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d2d25ef2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d2d25ef2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.246 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0b42bd7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000
Ending Placer Task | Checksum: 1300f844c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1998.246 ; gain = 0.000
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file riscv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_placed.rpt -pb riscv_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.246 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1998.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1998.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1998.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 2011.918 ; gain = 13.672
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.53s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2011.918 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.675 | TNS=-318.616 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f7397ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2011.922 ; gain = 0.004
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.675 | TNS=-318.616 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15f7397ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2011.922 ; gain = 0.004

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.675 | TNS=-318.616 |
INFO: [Physopt 32-702] Processed net id_ex_imm[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mem_wb_rd[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mem_wb_rd[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.674 | TNS=-318.326 |
INFO: [Physopt 32-702] Processed net mem_wb_rd[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_main/if_id_instr_reg[1]. Critical path length was reduced through logic transformation on cell alu_main/id_ex_imm[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net alu_main/if_id_pc0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.567 | TNS=-318.815 |
INFO: [Physopt 32-710] Processed net alu_main/if_id_instr_reg[1]. Critical path length was reduced through logic transformation on cell alu_main/id_ex_imm[21]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net alu_main/if_id_pc0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-313.975 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[1].  Re-placed instance id_ex_pc_plus4_reg[1]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-313.550 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[2].  Re-placed instance id_ex_pc_plus4_reg[2]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-313.172 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[3].  Re-placed instance id_ex_pc_plus4_reg[3]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-312.926 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[4].  Re-placed instance id_ex_pc_plus4_reg[4]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-312.694 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[5].  Re-placed instance id_ex_pc_plus4_reg[5]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-312.466 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[6].  Re-placed instance id_ex_pc_plus4_reg[6]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-312.238 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[7].  Re-placed instance id_ex_pc_plus4_reg[7]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.461 | TNS=-312.010 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[8].  Re-placed instance id_ex_pc_plus4_reg[8]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.412 | TNS=-311.903 |
INFO: [Physopt 32-702] Processed net id_ex_pc_plus4[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_main/id_ex_branch_reg. Critical path length was reduced through logic transformation on cell alu_main/id_ex_func7[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net alu_main/if_id_pc0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-230.578 |
INFO: [Physopt 32-663] Processed net id_ex_load_type[0].  Re-placed instance id_ex_load_type_reg[0]
INFO: [Physopt 32-735] Processed net id_ex_load_type[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-230.373 |
INFO: [Physopt 32-663] Processed net id_ex_load_type[1].  Re-placed instance id_ex_load_type_reg[1]
INFO: [Physopt 32-735] Processed net id_ex_load_type[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-230.208 |
INFO: [Physopt 32-702] Processed net id_ex_load_type[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_main/SR[0]. Critical path length was reduced through logic transformation on cell alu_main/id_ex_branch_i_1_comp.
INFO: [Physopt 32-735] Processed net alu_main/if_id_pc0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-230.393 |
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/ex_mem_alu_result_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/fwd/forward_b2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/mem_wb_rd_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net id_ex_imm[12].  Re-placed instance id_ex_imm_reg[12]
INFO: [Physopt 32-735] Processed net id_ex_imm[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-230.175 |
INFO: [Physopt 32-663] Processed net id_ex_imm[13].  Re-placed instance id_ex_imm_reg[13]
INFO: [Physopt 32-735] Processed net id_ex_imm[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-229.957 |
INFO: [Physopt 32-663] Processed net id_ex_imm[14].  Re-placed instance id_ex_imm_reg[14]
INFO: [Physopt 32-735] Processed net id_ex_imm[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-229.739 |
INFO: [Physopt 32-702] Processed net id_ex_imm[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_wb_rd[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/ex_mem_alu_result_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/fwd/forward_b2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/mem_wb_rd_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-229.739 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2021.320 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: f093b151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2021.320 ; gain = 9.402

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-229.739 |
INFO: [Physopt 32-702] Processed net id_ex_imm[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_wb_rd[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/ex_mem_alu_result_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/fwd/forward_b2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/mem_wb_rd_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net id_ex_imm[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_wb_rd[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr[31]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/p_2_out_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/ex_mem_alu_result_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/fwd/forward_b2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/mem_wb_rd_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-229.739 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2036.824 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: f093b151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2036.824 ; gain = 24.906
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2036.824 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.338 | TNS=-229.739 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.337  |         88.876  |            1  |              0  |                    18  |           0  |           2  |  00:00:06  |
|  Total          |          0.337  |         88.876  |            1  |              0  |                    18  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2036.824 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: f093b151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2036.824 ; gain = 24.906
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2036.824 ; gain = 38.578
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2057.215 ; gain = 4.922
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2057.215 ; gain = 3.980
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2057.215 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2057.215 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2057.215 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2057.215 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 2057.215 ; gain = 4.922
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7191608 ConstDB: 0 ShapeSum: 7d8ba9f1 RouteDB: 0
Post Restoration Checksum: NetGraph: d8691963 | NumContArr: ecfcdd15 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 34ab7ebb2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2192.809 ; gain = 122.453

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 34ab7ebb2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2192.809 ; gain = 122.453

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 34ab7ebb2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2192.809 ; gain = 122.453
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19729bf30

Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2234.645 ; gain = 164.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.161 | TNS=-173.645| WHS=-0.190 | THS=-36.992|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2338
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2338
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a5c3a1c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a5c3a1c0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23dc41268

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2244.516 ; gain = 174.160
Phase 3 Initial Routing | Checksum: 23dc41268

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 2244.516 ; gain = 174.160
INFO: [Route 35-580] Design has 420 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                     |
+====================+===================+=========================================+
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_15_15/RAMS64E_A/ADR0 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_15_15/RAMS64E_B/ADR0 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_15_15/RAMS64E_C/ADR0 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_7_7/RAMS64E_A/ADR0   |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_15_15/RAMS64E_C/ADR1 |
+--------------------+-------------------+-----------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1007
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.442 | TNS=-577.566| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2cf0e2eac

Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.120 | TNS=-500.516| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a4a2283f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.378 | TNS=-539.632| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 29bbaa08b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160
Phase 4 Rip-up And Reroute | Checksum: 29bbaa08b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 3135fb829

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.005 | TNS=-462.091| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 319372191

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 319372191

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160
Phase 5 Delay and Skew Optimization | Checksum: 319372191

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 282f0ec47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.005 | TNS=-462.091| WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 282f0ec47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160
Phase 6 Post Hold Fix | Checksum: 282f0ec47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.8586 %
  Global Horizontal Routing Utilization  = 1.28322 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 282f0ec47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 282f0ec47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a01e6230

Time (s): cpu = 00:00:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2244.516 ; gain = 174.160

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.005 | TNS=-462.091| WHS=0.080  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2a01e6230

Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2244.516 ; gain = 174.160
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: d8a243a4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2244.516 ; gain = 174.160
Ending Routing Task | Checksum: d8a243a4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 2244.516 ; gain = 174.160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
225 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:06 . Memory (MB): peak = 2244.516 ; gain = 187.301
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
Command: report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
Command: report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
Command: report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
235 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file riscv_top_route_status.rpt -pb riscv_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_top_bus_skew_routed.rpt -pb riscv_top_bus_skew_routed.pb -rpx riscv_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2248.055 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 2248.055 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.055 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2248.055 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2248.055 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2248.055 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 2248.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 18:41:27 2026...
