#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Mar 29 11:56:21 2021
# Process ID: 3988
# Current directory: C:/Users/poyisamu/fifoStream
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2084 C:\Users\poyisamu\fifoStream\fifoStream.xpr
# Log file: C:/Users/poyisamu/fifoStream/vivado.log
# Journal file: C:/Users/poyisamu/fifoStream\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/poyisamu/fifoStream/fifoStream.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/poyisamu/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/poyisamu/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'canteloupe.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
canteloupe_run_length_encoder_0_0
canteloupe_zig_zag_0_0
canteloupe_quantizer_0_0
canteloupe_two_dimension_dct_0_0

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 965.445 ; gain = 333.371
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 29 11:57:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/runme.log
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- user.org:user:two_dimension_dct:1.1 - two_dimension_dct_0
Adding cell -- user.org:user:quantizer:1.4 - quantizer_0
Adding cell -- user.org:user:zig_zag:1.0 - zig_zag_0
Adding cell -- user.org:user:run_length_encoder:1.0 - run_length_encoder_0
Successfully read diagram <canteloupe> from BD file <C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.508 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-05:02:51
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.508 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646051A
set_property PROGRAM.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
Processed interface axi_fifo_mm_s_0_AXI_STR_TXD_ila1_slot0
Processed interface two_dimension_dct_0_o_axis_ila1_slot1
Processed interface quantizer_0_o_axis_ila1_slot2
Processed interface zig_zag_0_o_axis_ila1_slot3
Processed interface run_length_encoder_0_o_axis_ila1_slot4
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes canteloupe_i/system_ila_0/inst/net_slot_1_axis_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes canteloupe_i/system_ila_0/inst/net_slot_4_axis_tvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-29 12:00:57
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force C:/Users/poyisamu/fifoStream/fifoStream.runs/impl_1/canteloupe_wrapper.sysdef C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf

launch_sdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/poyisamu/fifoStream/fifoStream.sdk -hwspec C:/Users/poyisamu/fifoStream/fifoStream.sdk/canteloupe_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-29 12:03:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-29 12:03:12
Processed interface axi_fifo_mm_s_0_AXI_STR_TXD_ila1_slot0
Processed interface two_dimension_dct_0_o_axis_ila1_slot1
Processed interface quantizer_0_o_axis_ila1_slot2
Processed interface zig_zag_0_o_axis_ila1_slot3
Processed interface run_length_encoder_0_o_axis_ila1_slot4
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/poyisamu/fifoStream/fifoStream.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Mar-29 12:13:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"canteloupe_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Mar-29 12:14:05
Processed interface axi_fifo_mm_s_0_AXI_STR_TXD_ila1_slot0
Processed interface two_dimension_dct_0_o_axis_ila1_slot1
Processed interface quantizer_0_o_axis_ila1_slot2
Processed interface zig_zag_0_o_axis_ila1_slot3
Processed interface run_length_encoder_0_o_axis_ila1_slot4
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/poyisamu/fifoStream/fifoStream.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {3.5} CONFIG.C_DATA_DEPTH {2048}] [get_bd_cells system_ila_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '7' to '3.5' has been ignored for IP 'system_ila_0'
endgroup
save_bd_design
Wrote  : <C:\Users\poyisamu\fifoStream\fifoStream.srcs\sources_1\bd\canteloupe\canteloupe.bd> 
Wrote  : <C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ui/bd_b1c4ff06.ui> 
reset_run canteloupe_system_ila_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/canteloupe_system_ila_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd

[Mon Mar 29 12:16:53 2021] Launched canteloupe_system_ila_0_0_synth_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/canteloupe_system_ila_0_0_synth_1/runme.log
[Mon Mar 29 12:16:53 2021] Launched synth_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/synth_1/runme.log
save_wave_config {C:/Users/poyisamu/fifoStream/fifoStream.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646051A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
reset_run canteloupe_system_ila_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/canteloupe_system_ila_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd

[Mon Mar 29 12:19:14 2021] Launched canteloupe_system_ila_0_0_synth_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/canteloupe_system_ila_0_0_synth_1/runme.log
[Mon Mar 29 12:19:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/synth_1/runme.log
close_hw
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292646051A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292646051A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292646051A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
open_bd_design {C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd}
reset_run canteloupe_system_ila_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/ip/canteloupe_system_ila_0_0/canteloupe_system_ila_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/poyisamu/fifoStream/fifoStream.srcs/sources_1/bd/canteloupe/canteloupe.bd

[Mon Mar 29 12:20:15 2021] Launched canteloupe_system_ila_0_0_synth_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/canteloupe_system_ila_0_0_synth_1/runme.log
[Mon Mar 29 12:20:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/poyisamu/fifoStream/fifoStream.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 12:21:38 2021...
