// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef _VTSS_LAGUNA_REGS_DDR_PHY_H_
#define _VTSS_LAGUNA_REGS_DDR_PHY_H_

#include "vtss_laguna_regs_common.h"

/***********************************************************************
 *
 * Target: \a DDR_PHY
 *
 * DesignWare Cores DDR4 multiPHY Memory Map
 *
 ***********************************************************************/

/**
 * Register Group: \a DDR_PHY:DWC_DDRPHY_PUB
 *
 * DesignWare Cores DDR4 multiPHY PUB
 */


/**
 * \brief Revision Identification Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIDR
 */
#define VTSS_DDR_PHY_RIDR                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x0)

/**
 * \brief
 * PUB Revision.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIDR . PUBID
 */
#define  VTSS_F_DDR_PHY_RIDR_PUBID(x)         VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_DDR_PHY_RIDR_PUBID            VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_DDR_PHY_RIDR_PUBID(x)         VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * \brief
 * PHY Revision.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIDR . PHYID
 */
#define  VTSS_F_DDR_PHY_RIDR_PHYID(x)         VTSS_ENCODE_BITFIELD(x,12,12)
#define  VTSS_M_DDR_PHY_RIDR_PHYID            VTSS_ENCODE_BITMASK(12,12)
#define  VTSS_X_DDR_PHY_RIDR_PHYID(x)         VTSS_EXTRACT_BITFIELD(x,12,12)

/**
 * \brief
 * User-Defined Revision ID.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIDR . UDRID
 */
#define  VTSS_F_DDR_PHY_RIDR_UDRID(x)         VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_RIDR_UDRID            VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_RIDR_UDRID(x)         VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief PHY Initialization Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PIR
 */
#define VTSS_DDR_PHY_PIR                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x1)

/**
 * \brief
 * Initialization Trigger.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . INIT
 */
#define  VTSS_F_DDR_PHY_PIR_INIT(x)           VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PIR_INIT              VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PIR_INIT(x)           VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Impedance Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . ZCAL
 */
#define  VTSS_F_DDR_PHY_PIR_ZCAL(x)           VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PIR_ZCAL              VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PIR_ZCAL(x)           VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * CA Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . CA
 */
#define  VTSS_F_DDR_PHY_PIR_CA(x)             VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PIR_CA                VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PIR_CA(x)             VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . PIR_RESERVED_3
 */
#define  VTSS_F_DDR_PHY_PIR_PIR_RESERVED_3(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PIR_PIR_RESERVED_3    VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PIR_PIR_RESERVED_3(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * PLL Initialization.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . PLLINIT
 */
#define  VTSS_F_DDR_PHY_PIR_PLLINIT(x)        VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_PIR_PLLINIT           VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_PIR_PLLINIT(x)        VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Digital Delay Line (DDL) Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . DCAL
 */
#define  VTSS_F_DDR_PHY_PIR_DCAL(x)           VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_PIR_DCAL              VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_PIR_DCAL(x)           VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * PHY Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . PHYRST
 */
#define  VTSS_F_DDR_PHY_PIR_PHYRST(x)         VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_PIR_PHYRST            VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_PIR_PHYRST(x)         VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * DRAM Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . DRAMRST
 */
#define  VTSS_F_DDR_PHY_PIR_DRAMRST(x)        VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_PIR_DRAMRST           VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_PIR_DRAMRST(x)        VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * DRAM Initialization.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . DRAMINIT
 */
#define  VTSS_F_DDR_PHY_PIR_DRAMINIT(x)       VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_PIR_DRAMINIT          VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_PIR_DRAMINIT(x)       VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Write Leveling.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . WL
 */
#define  VTSS_F_DDR_PHY_PIR_WL(x)             VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_PIR_WL                VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_PIR_WL(x)             VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Read DQS Gate Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . QSGATE
 */
#define  VTSS_F_DDR_PHY_PIR_QSGATE(x)         VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_PIR_QSGATE            VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_PIR_QSGATE(x)         VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Write Leveling Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . WLADJ
 */
#define  VTSS_F_DDR_PHY_PIR_WLADJ(x)          VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_PIR_WLADJ             VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_PIR_WLADJ(x)          VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Read Data Bit Deskew.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . RDDSKW
 */
#define  VTSS_F_DDR_PHY_PIR_RDDSKW(x)         VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_PIR_RDDSKW            VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_PIR_RDDSKW(x)         VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Write Data Bit Deskew.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . WRDSKW
 */
#define  VTSS_F_DDR_PHY_PIR_WRDSKW(x)         VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_PIR_WRDSKW            VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_PIR_WRDSKW(x)         VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Read Data Eye Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . RDEYE
 */
#define  VTSS_F_DDR_PHY_PIR_RDEYE(x)          VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_PIR_RDEYE             VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_PIR_RDEYE(x)          VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * Write Data Eye Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . WREYE
 */
#define  VTSS_F_DDR_PHY_PIR_WREYE(x)          VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_PIR_WREYE             VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_PIR_WREYE(x)          VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * Static Read Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . SRD
 */
#define  VTSS_F_DDR_PHY_PIR_SRD(x)            VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_PIR_SRD               VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_PIR_SRD(x)            VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * VREF Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . VREF
 */
#define  VTSS_F_DDR_PHY_PIR_VREF(x)           VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_PIR_VREF              VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_PIR_VREF(x)           VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Controller DRAM Initialization.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . CTLDINIT
 */
#define  VTSS_F_DDR_PHY_PIR_CTLDINIT(x)       VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_PIR_CTLDINIT          VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_PIR_CTLDINIT(x)       VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * RDIMM Initialization.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . RDIMMINIT
 */
#define  VTSS_F_DDR_PHY_PIR_RDIMMINIT(x)      VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_PIR_RDIMMINIT         VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_PIR_RDIMMINIT(x)      VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . RESERVED_28_20
 */
#define  VTSS_F_DDR_PHY_PIR_RESERVED_28_20(x)  VTSS_ENCODE_BITFIELD(x,20,9)
#define  VTSS_M_DDR_PHY_PIR_RESERVED_28_20     VTSS_ENCODE_BITMASK(20,9)
#define  VTSS_X_DDR_PHY_PIR_RESERVED_28_20(x)  VTSS_EXTRACT_BITFIELD(x,20,9)

/**
 * \brief
 * Digital Delay Line (DDL) Calibration Pause.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . DCALPSE
 */
#define  VTSS_F_DDR_PHY_PIR_DCALPSE(x)        VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_PIR_DCALPSE           VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_PIR_DCALPSE(x)        VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Impedance Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . ZCALBYP
 */
#define  VTSS_F_DDR_PHY_PIR_ZCALBYP(x)        VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_PIR_ZCALBYP           VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_PIR_ZCALBYP(x)        VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PIR . PIR_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_PIR_PIR_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PIR_PIR_RESERVED_31   VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PIR_PIR_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief Clock Gating Configuration Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:CGCR
 */
#define VTSS_DDR_PHY_CGCR                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x2)

/**
 * \brief
 * Global ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . GICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_GICGEN(x)        VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_CGCR_GICGEN           VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_CGCR_GICGEN(x)        VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Configuration Registers ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . CFGICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_CFGICGEN(x)      VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_CGCR_CFGICGEN         VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_CGCR_CFGICGEN(x)      VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Initialization ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . INITICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_INITICGEN(x)     VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_CGCR_INITICGEN        VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_CGCR_INITICGEN(x)     VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Training ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . TRAINICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_TRAINICGEN(x)    VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_CGCR_TRAINICGEN       VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_CGCR_TRAINICGEN(x)    VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * BIST ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . BISTICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_BISTICGEN(x)     VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_CGCR_BISTICGEN        VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_CGCR_BISTICGEN(x)     VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DCU ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . DCUICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_DCUICGEN(x)      VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_CGCR_DCUICGEN         VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_CGCR_DCUICGEN(x)      VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Scheduler ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . SCHICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_SCHICGEN(x)      VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_CGCR_SCHICGEN         VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_CGCR_SCHICGEN(x)      VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * DFI ICG Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . DFIICGEN
 */
#define  VTSS_F_DDR_PHY_CGCR_DFIICGEN(x)      VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_CGCR_DFIICGEN         VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_CGCR_DFIICGEN(x)      VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR . CGCR_RESERVED_31_8
 */
#define  VTSS_F_DDR_PHY_CGCR_CGCR_RESERVED_31_8(x)  VTSS_ENCODE_BITFIELD(x,8,24)
#define  VTSS_M_DDR_PHY_CGCR_CGCR_RESERVED_31_8     VTSS_ENCODE_BITMASK(8,24)
#define  VTSS_X_DDR_PHY_CGCR_CGCR_RESERVED_31_8(x)  VTSS_EXTRACT_BITFIELD(x,8,24)


/**
 * \brief Clock Gating Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:CGCR1
 */
#define VTSS_DDR_PHY_CGCR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x3)

/**
 * \brief
 * Enable Clock Gating for AC ctl_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . GATEACCTLCLK
 */
#define  VTSS_F_DDR_PHY_CGCR1_GATEACCTLCLK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_CGCR1_GATEACCTLCLK    VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_CGCR1_GATEACCTLCLK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Enable Clock Gating for AC ddr_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . GATEACDDRCLK
 */
#define  VTSS_F_DDR_PHY_CGCR1_GATEACDDRCLK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_CGCR1_GATEACDDRCLK    VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_CGCR1_GATEACDDRCLK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Enable Clock Gating for AC ctl_rd_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . GATEACRDCLK
 */
#define  VTSS_F_DDR_PHY_CGCR1_GATEACRDCLK(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_CGCR1_GATEACRDCLK     VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_CGCR1_GATEACRDCLK(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Enable Clock Gating for DX ctl_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . GATEDXCTLCLK
 */
#define  VTSS_F_DDR_PHY_CGCR1_GATEDXCTLCLK(x)  VTSS_ENCODE_BITFIELD(x,3,9)
#define  VTSS_M_DDR_PHY_CGCR1_GATEDXCTLCLK     VTSS_ENCODE_BITMASK(3,9)
#define  VTSS_X_DDR_PHY_CGCR1_GATEDXCTLCLK(x)  VTSS_EXTRACT_BITFIELD(x,3,9)

/**
 * \brief
 * Enable Clock Gating for DX ddr_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . GATEDXDDRCLK
 */
#define  VTSS_F_DDR_PHY_CGCR1_GATEDXDDRCLK(x)  VTSS_ENCODE_BITFIELD(x,12,9)
#define  VTSS_M_DDR_PHY_CGCR1_GATEDXDDRCLK     VTSS_ENCODE_BITMASK(12,9)
#define  VTSS_X_DDR_PHY_CGCR1_GATEDXDDRCLK(x)  VTSS_EXTRACT_BITFIELD(x,12,9)

/**
 * \brief
 * Enable Clock Gating for DX ctl_rd_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . GATEDXRDCLK
 */
#define  VTSS_F_DDR_PHY_CGCR1_GATEDXRDCLK(x)  VTSS_ENCODE_BITFIELD(x,21,9)
#define  VTSS_M_DDR_PHY_CGCR1_GATEDXRDCLK     VTSS_ENCODE_BITMASK(21,9)
#define  VTSS_X_DDR_PHY_CGCR1_GATEDXRDCLK(x)  VTSS_EXTRACT_BITFIELD(x,21,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CGCR1 . CGCR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_CGCR1_CGCR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_CGCR1_CGCR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_CGCR1_CGCR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief PHY General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR0
 */
#define VTSS_DDR_PHY_PGCR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x4)

/**
 * \brief
 * Initialization Complete Pin Configuration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . ICPC
 */
#define  VTSS_F_DDR_PHY_PGCR0_ICPC(x)         VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGCR0_ICPC            VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGCR0_ICPC(x)         VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Clear Impedance Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . CLRZCAL
 */
#define  VTSS_F_DDR_PHY_PGCR0_CLRZCAL(x)      VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PGCR0_CLRZCAL         VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PGCR0_CLRZCAL(x)      VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * PLL FSM Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . PLLFSMBYP
 */
#define  VTSS_F_DDR_PHY_PGCR0_PLLFSMBYP(x)    VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGCR0_PLLFSMBYP       VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGCR0_PLLFSMBYP(x)    VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Initialization Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . INITFSMBYP
 */
#define  VTSS_F_DDR_PHY_PGCR0_INITFSMBYP(x)   VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PGCR0_INITFSMBYP      VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PGCR0_INITFSMBYP(x)   VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Clear Parity Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . CLRPERR
 */
#define  VTSS_F_DDR_PHY_PGCR0_CLRPERR(x)      VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_PGCR0_CLRPERR         VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_PGCR0_CLRPERR(x)      VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Clear Training Status Registers.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . CLRTSTAT
 */
#define  VTSS_F_DDR_PHY_PGCR0_CLRTSTAT(x)     VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_PGCR0_CLRTSTAT        VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_PGCR0_CLRTSTAT(x)     VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Delay Line Test Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . DLTMODE
 */
#define  VTSS_F_DDR_PHY_PGCR0_DLTMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_PGCR0_DLTMODE         VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_PGCR0_DLTMODE(x)      VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Delay Line Test Start.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . DLTST
 */
#define  VTSS_F_DDR_PHY_PGCR0_DLTST(x)        VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_PGCR0_DLTST           VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_PGCR0_DLTST(x)        VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Oscillator Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . OSCEN
 */
#define  VTSS_F_DDR_PHY_PGCR0_OSCEN(x)        VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_PGCR0_OSCEN           VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_PGCR0_OSCEN(x)        VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Oscillator Mode Division.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . OSCDIV
 */
#define  VTSS_F_DDR_PHY_PGCR0_OSCDIV(x)       VTSS_ENCODE_BITFIELD(x,9,4)
#define  VTSS_M_DDR_PHY_PGCR0_OSCDIV          VTSS_ENCODE_BITMASK(9,4)
#define  VTSS_X_DDR_PHY_PGCR0_OSCDIV(x)       VTSS_EXTRACT_BITFIELD(x,9,4)

/**
 * \brief
 * Address/Command Write leveling Pipeline Always On.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . ACWLPON
 */
#define  VTSS_F_DDR_PHY_PGCR0_ACWLPON(x)      VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_PGCR0_ACWLPON         VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_PGCR0_ACWLPON(x)      VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Digital Test Output Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . DTOSEL
 */
#define  VTSS_F_DDR_PHY_PGCR0_DTOSEL(x)       VTSS_ENCODE_BITFIELD(x,14,5)
#define  VTSS_M_DDR_PHY_PGCR0_DTOSEL          VTSS_ENCODE_BITMASK(14,5)
#define  VTSS_X_DDR_PHY_PGCR0_DTOSEL(x)       VTSS_EXTRACT_BITFIELD(x,14,5)

/**
 * \brief
 * Oscillator Mode Write-Leveling Delay Line Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . OSCWDL
 */
#define  VTSS_F_DDR_PHY_PGCR0_OSCWDL(x)       VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_DDR_PHY_PGCR0_OSCWDL          VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_DDR_PHY_PGCR0_OSCWDL(x)       VTSS_EXTRACT_BITFIELD(x,19,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . PGCR0_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_PGCR0_PGCR0_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_PGCR0_PGCR0_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_PGCR0_PGCR0_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Oscillator Mode Write-Data Delay Line Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . OSCWDDL
 */
#define  VTSS_F_DDR_PHY_PGCR0_OSCWDDL(x)      VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_PGCR0_OSCWDDL         VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_PGCR0_OSCWDDL(x)      VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Oscillator Mode Address/Command Delay Line Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . OSCACDL
 */
#define  VTSS_F_DDR_PHY_PGCR0_OSCACDL(x)      VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_DDR_PHY_PGCR0_OSCACDL         VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_DDR_PHY_PGCR0_OSCACDL(x)      VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * PHY FIFO Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . PHYFRST
 */
#define  VTSS_F_DDR_PHY_PGCR0_PHYFRST(x)      VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_PGCR0_PHYFRST         VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_PGCR0_PHYFRST(x)      VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * X4 Oscillator Mode Write-Leveling Delay Line Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . X4OSCWDL
 */
#define  VTSS_F_DDR_PHY_PGCR0_X4OSCWDL(x)     VTSS_ENCODE_BITFIELD(x,27,2)
#define  VTSS_M_DDR_PHY_PGCR0_X4OSCWDL        VTSS_ENCODE_BITMASK(27,2)
#define  VTSS_X_DDR_PHY_PGCR0_X4OSCWDL(x)     VTSS_EXTRACT_BITFIELD(x,27,2)

/**
 * \brief
 * X4 Oscillator Mode Write-Data Delay Line Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . X4OSCWDDL
 */
#define  VTSS_F_DDR_PHY_PGCR0_X4OSCWDDL(x)    VTSS_ENCODE_BITFIELD(x,29,2)
#define  VTSS_M_DDR_PHY_PGCR0_X4OSCWDDL       VTSS_ENCODE_BITMASK(29,2)
#define  VTSS_X_DDR_PHY_PGCR0_X4OSCWDDL(x)    VTSS_EXTRACT_BITFIELD(x,29,2)

/**
 * \brief
 * Address Copy.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR0 . ADCP
 */
#define  VTSS_F_DDR_PHY_PGCR0_ADCP(x)         VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGCR0_ADCP            VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGCR0_ADCP(x)         VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR1
 */
#define VTSS_DDR_PHY_PGCR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x5)

/**
 * \brief
 * Digital Test Output Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . DTOMODE
 */
#define  VTSS_F_DDR_PHY_PGCR1_DTOMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGCR1_DTOMODE         VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGCR1_DTOMODE(x)      VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Write Leveling (Software) Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . WLMODE
 */
#define  VTSS_F_DDR_PHY_PGCR1_WLMODE(x)       VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PGCR1_WLMODE          VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PGCR1_WLMODE(x)       VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Leveling Step.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . WLSTEP
 */
#define  VTSS_F_DDR_PHY_PGCR1_WLSTEP(x)       VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGCR1_WLSTEP          VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGCR1_WLSTEP(x)       VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Level Uncertainty Region.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . WLUNCRT
 */
#define  VTSS_F_DDR_PHY_PGCR1_WLUNCRT(x)      VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PGCR1_WLUNCRT         VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PGCR1_WLUNCRT(x)      VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Controls DDL  Bypass Modes.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . DDLBYPMODE
 */
#define  VTSS_F_DDR_PHY_PGCR1_DDLBYPMODE(x)   VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_PGCR1_DDLBYPMODE      VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_PGCR1_DDLBYPMODE(x)   VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * PUB Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . PUBMODE
 */
#define  VTSS_F_DDR_PHY_PGCR1_PUBMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_PGCR1_PUBMODE         VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_PGCR1_PUBMODE(x)      VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * I/O DDR Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . IODDRM
 */
#define  VTSS_F_DDR_PHY_PGCR1_IODDRM(x)       VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_PGCR1_IODDRM          VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_PGCR1_IODDRM(x)       VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . PGCR1_MDLEN
 */
#define  VTSS_F_DDR_PHY_PGCR1_PGCR1_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_PGCR1_PGCR1_MDLEN     VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_PGCR1_PGCR1_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Low-Pass Filter Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LPFEN
 */
#define  VTSS_F_DDR_PHY_PGCR1_LPFEN(x)        VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_PGCR1_LPFEN           VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_PGCR1_LPFEN(x)        VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Low-Pass Filter Depth.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LPFDEPTH
 */
#define  VTSS_F_DDR_PHY_PGCR1_LPFDEPTH(x)     VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_DDR_PHY_PGCR1_LPFDEPTH        VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_DDR_PHY_PGCR1_LPFDEPTH(x)     VTSS_EXTRACT_BITFIELD(x,11,2)

/**
 * \brief
 * Filter Depth.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . FDEPTH
 */
#define  VTSS_F_DDR_PHY_PGCR1_FDEPTH(x)       VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_DDR_PHY_PGCR1_FDEPTH          VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_DDR_PHY_PGCR1_FDEPTH(x)       VTSS_EXTRACT_BITFIELD(x,13,2)

/**
 * \brief
 * Shared AC (Dual Channel) Configuration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . DUALCHN
 */
#define  VTSS_F_DDR_PHY_PGCR1_DUALCHN(x)      VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_PGCR1_DUALCHN         VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_PGCR1_DUALCHN(x)      VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * Shared AC Power-Down with Dual Channels.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . ACPDDC
 */
#define  VTSS_F_DDR_PHY_PGCR1_ACPDDC(x)       VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_PGCR1_ACPDDC          VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_PGCR1_ACPDDC(x)       VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Low-Power Master Channel 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LPMSTRC0
 */
#define  VTSS_F_DDR_PHY_PGCR1_LPMSTRC0(x)     VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_PGCR1_LPMSTRC0        VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_PGCR1_LPMSTRC0(x)     VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * DFI Update Master Channel 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . UPDMSTRC0
 */
#define  VTSS_F_DDR_PHY_PGCR1_UPDMSTRC0(x)    VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_PGCR1_UPDMSTRC0       VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_PGCR1_UPDMSTRC0(x)    VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Per Rank/RCD Configuration Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . PRCFG_EN
 */
#define  VTSS_F_DDR_PHY_PGCR1_PRCFG_EN(x)     VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_PGCR1_PRCFG_EN        VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_PGCR1_PRCFG_EN(x)     VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * LRDIMM Software Training.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LRDIMMST
 */
#define  VTSS_F_DDR_PHY_PGCR1_LRDIMMST(x)     VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_PGCR1_LRDIMMST        VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_PGCR1_LRDIMMST(x)     VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * AC Loopback Valid Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . ACVLDDLY
 */
#define  VTSS_F_DDR_PHY_PGCR1_ACVLDDLY(x)     VTSS_ENCODE_BITFIELD(x,21,3)
#define  VTSS_M_DDR_PHY_PGCR1_ACVLDDLY        VTSS_ENCODE_BITMASK(21,3)
#define  VTSS_X_DDR_PHY_PGCR1_ACVLDDLY(x)     VTSS_EXTRACT_BITFIELD(x,21,3)

/**
 * \brief
 * AC Loopback Valid Train.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . ACVLDTRN
 */
#define  VTSS_F_DDR_PHY_PGCR1_ACVLDTRN(x)     VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_PGCR1_ACVLDTRN        VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_PGCR1_ACVLDTRN(x)     VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * PHY High-Speed Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . PHYHRST
 */
#define  VTSS_F_DDR_PHY_PGCR1_PHYHRST(x)      VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_PGCR1_PHYHRST         VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_PGCR1_PHYHRST(x)      VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Delay Load Timing.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . DLYLDTM
 */
#define  VTSS_F_DDR_PHY_PGCR1_DLYLDTM(x)      VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_PGCR1_DLYLDTM         VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_PGCR1_DLYLDTM(x)      VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * I/O Loop-Back Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . IOLB
 */
#define  VTSS_F_DDR_PHY_PGCR1_IOLB(x)         VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_PGCR1_IOLB            VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_PGCR1_IOLB(x)         VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Loopback DQS Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LBDQSS
 */
#define  VTSS_F_DDR_PHY_PGCR1_LBDQSS(x)       VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_PGCR1_LBDQSS          VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_PGCR1_LBDQSS(x)       VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Loopback DQS Gating.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LBGDQS
 */
#define  VTSS_F_DDR_PHY_PGCR1_LBGDQS(x)       VTSS_ENCODE_BITFIELD(x,29,2)
#define  VTSS_M_DDR_PHY_PGCR1_LBGDQS          VTSS_ENCODE_BITMASK(29,2)
#define  VTSS_X_DDR_PHY_PGCR1_LBGDQS(x)       VTSS_EXTRACT_BITFIELD(x,29,2)

/**
 * \brief
 * Loopback Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR1 . LBMODE
 */
#define  VTSS_F_DDR_PHY_PGCR1_LBMODE(x)       VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGCR1_LBMODE          VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGCR1_LBMODE(x)       VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR2
 */
#define VTSS_DDR_PHY_PGCR2                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x6)

/**
 * \brief
 * Refresh Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . TREFPRD
 */
#define  VTSS_F_DDR_PHY_PGCR2_TREFPRD(x)      VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_PGCR2_TREFPRD         VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_PGCR2_TREFPRD(x)      VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * CSN and CID Multiplexing.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . CSNCIDMUX
 */
#define  VTSS_F_DDR_PHY_PGCR2_CSNCIDMUX(x)    VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_PGCR2_CSNCIDMUX       VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_PGCR2_CSNCIDMUX(x)    VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Fixed Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . FXDLAT
 */
#define  VTSS_F_DDR_PHY_PGCR2_FXDLAT(x)       VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_PGCR2_FXDLAT          VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_PGCR2_FXDLAT(x)       VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Data Training PUB Mode Exit Timer.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . DTPMXTMR
 */
#define  VTSS_F_DDR_PHY_PGCR2_DTPMXTMR(x)     VTSS_ENCODE_BITFIELD(x,20,8)
#define  VTSS_M_DDR_PHY_PGCR2_DTPMXTMR        VTSS_ENCODE_BITMASK(20,8)
#define  VTSS_X_DDR_PHY_PGCR2_DTPMXTMR(x)     VTSS_EXTRACT_BITFIELD(x,20,8)

/**
 * \brief
 * Fixed Latency Programmable Increment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . FXDLATINCR
 */
#define  VTSS_F_DDR_PHY_PGCR2_FXDLATINCR(x)   VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_PGCR2_FXDLATINCR      VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_PGCR2_FXDLATINCR(x)   VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Refresh Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . RFSHMODE
 */
#define  VTSS_F_DDR_PHY_PGCR2_RFSHMODE(x)     VTSS_ENCODE_BITFIELD(x,29,2)
#define  VTSS_M_DDR_PHY_PGCR2_RFSHMODE        VTSS_ENCODE_BITMASK(29,2)
#define  VTSS_X_DDR_PHY_PGCR2_RFSHMODE(x)     VTSS_EXTRACT_BITFIELD(x,29,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR2 . PGCR2_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_PGCR2_PGCR2_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGCR2_PGCR2_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGCR2_PGCR2_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR3
 */
#define VTSS_DDR_PHY_PGCR3                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x7)

/**
 * \brief
 * Clock Level.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . CLKLEVEL
 */
#define  VTSS_F_DDR_PHY_PGCR3_CLKLEVEL(x)     VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_PGCR3_CLKLEVEL        VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_PGCR3_CLKLEVEL(x)     VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Synchronous Clear Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . DISRST
 */
#define  VTSS_F_DDR_PHY_PGCR3_DISRST(x)       VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGCR3_DISRST          VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGCR3_DISRST(x)       VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DATX Receive FIFO Read Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . RDMODE
 */
#define  VTSS_F_DDR_PHY_PGCR3_RDMODE(x)       VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_DDR_PHY_PGCR3_RDMODE          VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_DDR_PHY_PGCR3_RDMODE(x)       VTSS_EXTRACT_BITFIELD(x,3,2)

/**
 * \brief
 * Read DBI CAS Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . RDBICL
 */
#define  VTSS_F_DDR_PHY_PGCR3_RDBICL(x)       VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_PGCR3_RDBICL          VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_PGCR3_RDBICL(x)       VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * Reserved for future use. This field is writable. This field is
 * self-clearing.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . RESERVED_8
 */
#define  VTSS_F_DDR_PHY_PGCR3_RESERVED_8(x)   VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_PGCR3_RESERVED_8      VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_PGCR3_RESERVED_8(x)   VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Enable Clock Gating for AC ctl_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPACCTLCLKGEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPACCTLCLKGEN(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_PGCR3_LPACCTLCLKGEN   VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_PGCR3_LPACCTLCLKGEN(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Enable Clock Gating for AC ddr_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPACDDRCLKGEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPACDDRCLKGEN(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_PGCR3_LPACDDRCLKGEN   VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_PGCR3_LPACDDRCLKGEN(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Enable Clock Gating for AC ctl_rd_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPACRDCLKGEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPACRDCLKGEN(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_PGCR3_LPACRDCLKGEN    VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_PGCR3_LPACRDCLKGEN(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * AC Output Enable Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . DISACOE
 */
#define  VTSS_F_DDR_PHY_PGCR3_DISACOE(x)      VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_PGCR3_DISACOE         VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_PGCR3_DISACOE(x)      VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Enable Clock Gating for DX ctl_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPDXCTLCLKGEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPDXCTLCLKGEN(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_PGCR3_LPDXCTLCLKGEN   VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_PGCR3_LPDXCTLCLKGEN(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Enable Clock Gating for DX  ctl_rd_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPDXDDRCLKGEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPDXDDRCLKGEN(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_PGCR3_LPDXDDRCLKGEN   VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_PGCR3_LPDXDDRCLKGEN(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * Enable Clock Gating for DX ddr_clk.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPDXRDCLKGEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPDXRDCLKGEN(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_PGCR3_LPDXRDCLKGEN    VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_PGCR3_LPDXRDCLKGEN(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * CK Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . CKEN
 */
#define  VTSS_F_DDR_PHY_PGCR3_CKEN(x)         VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_PGCR3_CKEN            VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_PGCR3_CKEN(x)         VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * PUB Read FIFO Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . PRFBYP
 */
#define  VTSS_F_DDR_PHY_PGCR3_PRFBYP(x)       VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_PGCR3_PRFBYP          VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_PGCR3_PRFBYP(x)       VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write Data Bus Inversion Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . PGCR3_WDBI
 */
#define  VTSS_F_DDR_PHY_PGCR3_PGCR3_WDBI(x)   VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_PGCR3_PGCR3_WDBI      VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_PGCR3_PGCR3_WDBI(x)   VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read Data Bus Inversion Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . PGCR3_RDBI
 */
#define  VTSS_F_DDR_PHY_PGCR3_PGCR3_RDBI(x)   VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_PGCR3_PGCR3_RDBI      VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_PGCR3_PGCR3_RDBI(x)   VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DBI CAS Latency Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . RDBICLSEL
 */
#define  VTSS_F_DDR_PHY_PGCR3_RDBICLSEL(x)    VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_PGCR3_RDBICLSEL       VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_PGCR3_RDBICLSEL(x)    VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Low Power Wakeup Threshold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR3 . LPWAKEUP_THRSH
 */
#define  VTSS_F_DDR_PHY_PGCR3_LPWAKEUP_THRSH(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_PGCR3_LPWAKEUP_THRSH     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_PGCR3_LPWAKEUP_THRSH(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief PHY General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR4
 */
#define VTSS_DDR_PHY_PGCR4                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x8)

/**
 * \brief
 * DATX8 DDL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . DXDDLBYP
 */
#define  VTSS_F_DDR_PHY_PGCR4_DXDDLBYP(x)     VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_PGCR4_DXDDLBYP        VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_PGCR4_DXDDLBYP(x)     VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * DATX8 DDL Delay Select Dynamic Load.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . DXDDLLD
 */
#define  VTSS_F_DDR_PHY_PGCR4_DXDDLLD(x)      VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_DDR_PHY_PGCR4_DXDDLLD         VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_DDR_PHY_PGCR4_DXDDLLD(x)      VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . RESERVED_22_21
 */
#define  VTSS_F_DDR_PHY_PGCR4_RESERVED_22_21(x)  VTSS_ENCODE_BITFIELD(x,21,2)
#define  VTSS_M_DDR_PHY_PGCR4_RESERVED_22_21     VTSS_ENCODE_BITMASK(21,2)
#define  VTSS_X_DDR_PHY_PGCR4_RESERVED_22_21(x)  VTSS_EXTRACT_BITFIELD(x,21,2)

/**
 * \brief
 * AC Loopback Valid Train Pattern.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . ACVLDTRNP
 */
#define  VTSS_F_DDR_PHY_PGCR4_ACVLDTRNP(x)    VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_PGCR4_ACVLDTRNP       VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_PGCR4_ACVLDTRNP(x)    VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * AC DDL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . ACDDLBYP
 */
#define  VTSS_F_DDR_PHY_PGCR4_ACDDLBYP(x)     VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_DDR_PHY_PGCR4_ACDDLBYP        VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_DDR_PHY_PGCR4_ACDDLBYP(x)     VTSS_EXTRACT_BITFIELD(x,24,5)

/**
 * \brief
 * AC DDL Delay Select Dynamic Load.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . ACDDLLD
 */
#define  VTSS_F_DDR_PHY_PGCR4_ACDDLLD(x)      VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_PGCR4_ACDDLLD         VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_PGCR4_ACDDLLD(x)      VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * AC Duty Cycle Correction Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . ACDCCBYP
 */
#define  VTSS_F_DDR_PHY_PGCR4_ACDCCBYP(x)     VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_PGCR4_ACDCCBYP        VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_PGCR4_ACDCCBYP(x)     VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * AC Loopback FIFO Read Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR4 . ACRDMODE
 */
#define  VTSS_F_DDR_PHY_PGCR4_ACRDMODE(x)     VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGCR4_ACRDMODE        VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGCR4_ACRDMODE(x)     VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR5
 */
#define VTSS_DDR_PHY_PGCR5                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x9)

/**
 * \brief
 * Frequency Change.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FRQCHANGE
 */
#define  VTSS_F_DDR_PHY_PGCR5_FRQCHANGE(x)    VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGCR5_FRQCHANGE       VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGCR5_FRQCHANGE(x)    VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Active Frequency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FRQACT
 */
#define  VTSS_F_DDR_PHY_PGCR5_FRQACT(x)       VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PGCR5_FRQACT          VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PGCR5_FRQACT(x)       VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Fast Frequency Change Delay Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FFCDCAL
 */
#define  VTSS_F_DDR_PHY_PGCR5_FFCDCAL(x)      VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGCR5_FFCDCAL         VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGCR5_FFCDCAL(x)      VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Fast Frequency Change DFI Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FFCDFIEN
 */
#define  VTSS_F_DDR_PHY_PGCR5_FFCDFIEN(x)     VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PGCR5_FFCDFIEN        VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PGCR5_FFCDFIEN(x)     VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . RESERVED_11_4
 */
#define  VTSS_F_DDR_PHY_PGCR5_RESERVED_11_4(x)  VTSS_ENCODE_BITFIELD(x,4,8)
#define  VTSS_M_DDR_PHY_PGCR5_RESERVED_11_4     VTSS_ENCODE_BITMASK(4,8)
#define  VTSS_X_DDR_PHY_PGCR5_RESERVED_11_4(x)  VTSS_EXTRACT_BITFIELD(x,4,8)

/**
 * \brief
 * PLL Frequency B Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FRQBSEL
 */
#define  VTSS_F_DDR_PHY_PGCR5_FRQBSEL(x)      VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_PGCR5_FRQBSEL         VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_PGCR5_FRQBSEL(x)      VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Frequency A Ratio Term.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FRQAT
 */
#define  VTSS_F_DDR_PHY_PGCR5_FRQAT(x)        VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_PGCR5_FRQAT           VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_PGCR5_FRQAT(x)        VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Frequency B Ratio Term.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR5 . FRQBT
 */
#define  VTSS_F_DDR_PHY_PGCR5_FRQBT(x)        VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_PGCR5_FRQBT           VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_PGCR5_FRQBT(x)        VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief PHY General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR6
 */
#define VTSS_DDR_PHY_PGCR6                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xa)

/**
 * \brief
 * VT Calculation Inhibit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . INHVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_INHVT(x)        VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGCR6_INHVT           VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGCR6_INHVT(x)        VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Forced VT Compensation Trigger.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . FVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_FVT(x)          VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PGCR6_FVT             VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PGCR6_FVT(x)          VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . RESERVED_2
 */
#define  VTSS_F_DDR_PHY_PGCR6_RESERVED_2(x)   VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGCR6_RESERVED_2      VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGCR6_RESERVED_2(x)   VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * PAR Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . PARBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_PARBVT(x)       VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PGCR6_PARBVT          VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PGCR6_PARBVT(x)       VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * ACTN Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . ACTNBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_ACTNBVT(x)      VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_PGCR6_ACTNBVT         VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_PGCR6_ACTNBVT(x)      VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * A17 Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . A17BVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_A17BVT(x)       VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_PGCR6_A17BVT          VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_PGCR6_A17BVT(x)       VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * A16 Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . A16BVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_A16BVT(x)       VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_PGCR6_A16BVT          VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_PGCR6_A16BVT(x)       VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * CID Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . CIDBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_CIDBVT(x)       VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_PGCR6_CIDBVT          VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_PGCR6_CIDBVT(x)       VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * CK Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . CKBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_CKBVT(x)        VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_PGCR6_CKBVT           VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_PGCR6_CKBVT(x)        VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * CSN Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . CSNBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_CSNBVT(x)       VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_PGCR6_CSNBVT          VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_PGCR6_CSNBVT(x)       VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * CKE Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . CKEBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_CKEBVT(x)       VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_PGCR6_CKEBVT          VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_PGCR6_CKEBVT(x)       VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * ODT Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . ODTBVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_ODTBVT(x)       VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_PGCR6_ODTBVT          VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_PGCR6_ODTBVT(x)       VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * A[9:0] Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . A9_0BVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_A9_0BVT(x)      VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_PGCR6_A9_0BVT         VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_PGCR6_A9_0BVT(x)      VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * AC  Address/Command Delay LCDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . ACDLVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_ACDLVT(x)       VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_PGCR6_ACDLVT          VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_PGCR6_ACDLVT(x)       VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * A[15:10] Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . A15_10BVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_A15_10BVT(x)    VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_PGCR6_A15_10BVT       VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_PGCR6_A15_10BVT(x)    VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * BA/BG Bit Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . BABVT
 */
#define  VTSS_F_DDR_PHY_PGCR6_BABVT(x)        VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_PGCR6_BABVT           VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_PGCR6_BABVT(x)        VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * Delay Line VT Drift Limit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . DLDLMT
 */
#define  VTSS_F_DDR_PHY_PGCR6_DLDLMT(x)       VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_PGCR6_DLDLMT          VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_PGCR6_DLDLMT(x)       VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR6 . PGCR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_PGCR6_PGCR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_PGCR6_PGCR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_PGCR6_PGCR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief PHY General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR7
 */
#define VTSS_DDR_PHY_PGCR7                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xb)

/**
 * \brief
 * AC Test Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACTMODE
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACTMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACTMODE         VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGCR7_ACTMODE(x)      VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * AC Digital Test Output Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACDTOSEL
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACDTOSEL(x)     VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACDTOSEL        VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PGCR7_ACDTOSEL(x)     VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * AC Special PHY Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACRSVD_2
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACRSVD_2(x)     VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACRSVD_2        VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGCR7_ACRSVD_2(x)     VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * AC DDL Load Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACDLDT
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACDLDT(x)       VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACDLDT          VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PGCR7_ACDLDT(x)       VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * AC Read Clock Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACRCLKMD
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACRCLKMD(x)     VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACRCLKMD        VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_PGCR7_ACRCLKMD(x)     VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * AC Calibration clock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACCALCLK
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACCALCLK(x)     VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACCALCLK        VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_PGCR7_ACCALCLK(x)     VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * AC Digital Test Output Multiplex.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . ACDTOMUX
 */
#define  VTSS_F_DDR_PHY_PGCR7_ACDTOMUX(x)     VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_PGCR7_ACDTOMUX        VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_PGCR7_ACDTOMUX(x)     VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * CKN Stop Low.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . CKNSTOPL
 */
#define  VTSS_F_DDR_PHY_PGCR7_CKNSTOPL(x)     VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_PGCR7_CKNSTOPL        VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_PGCR7_CKNSTOPL(x)     VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . PGCR7_RESERVED_15_8
 */
#define  VTSS_F_DDR_PHY_PGCR7_PGCR7_RESERVED_15_8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_PGCR7_PGCR7_RESERVED_15_8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_PGCR7_PGCR7_RESERVED_15_8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * DATX8 Test Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXTMODE
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXTMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXTMODE         VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_PGCR7_DXTMODE(x)      VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gate delay load bypass mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXGDBYP
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXGDBYP(x)      VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXGDBYP         VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_PGCR7_DXGDBYP(x)      VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Read DQS/DQS# delay load bypass mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXQSDBYP
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXQSDBYP(x)     VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXQSDBYP        VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_PGCR7_DXQSDBYP(x)     VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DX DDL Load Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXDDLLDT
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXDDLLDT(x)     VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXDDLLDT        VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_PGCR7_DXDDLLDT(x)     VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Read DQS gating status mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXGSMD
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXGSMD(x)       VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXGSMD          VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_PGCR7_DXGSMD(x)       VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DATX8 Digital Test Output Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXDTOSEL
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXDTOSEL(x)     VTSS_ENCODE_BITFIELD(x,21,2)
#define  VTSS_M_DDR_PHY_PGCR7_DXDTOSEL        VTSS_ENCODE_BITMASK(21,2)
#define  VTSS_X_DDR_PHY_PGCR7_DXDTOSEL(x)     VTSS_EXTRACT_BITFIELD(x,21,2)

/**
 * \brief
 * DQS Gate Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXQSGSEL
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXQSGSEL(x)     VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXQSGSEL        VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_PGCR7_DXQSGSEL(x)     VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * DATX8 Read Clock Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXRCLKMD
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXRCLKMD(x)     VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXRCLKMD        VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_PGCR7_DXRCLKMD(x)     VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * DATX8 Calibration clock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXCALCLK
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXCALCLK(x)     VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXCALCLK        VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_PGCR7_DXCALCLK(x)     VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * DATXn Digital Test Output Multiplex.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXDTOMUX
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXDTOMUX(x)     VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_PGCR7_DXDTOMUX        VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_PGCR7_DXDTOMUX(x)     VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * DX PHY Special Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . DXRSVD
 */
#define  VTSS_F_DDR_PHY_PGCR7_DXRSVD(x)       VTSS_ENCODE_BITFIELD(x,27,4)
#define  VTSS_M_DDR_PHY_PGCR7_DXRSVD          VTSS_ENCODE_BITMASK(27,4)
#define  VTSS_X_DDR_PHY_PGCR7_DXRSVD(x)       VTSS_EXTRACT_BITFIELD(x,27,4)

/**
 * \brief
 * Write Post-amble extension.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR7 . WRPSTEX
 */
#define  VTSS_F_DDR_PHY_PGCR7_WRPSTEX(x)      VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGCR7_WRPSTEX         VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGCR7_WRPSTEX(x)      VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGCR8
 */
#define VTSS_DDR_PHY_PGCR8                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xc)

/**
 * \brief
 * DDL Calibration Starting Value.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR8 . DCALSVAL
 */
#define  VTSS_F_DDR_PHY_PGCR8_DCALSVAL(x)     VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_PGCR8_DCALSVAL        VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_PGCR8_DCALSVAL(x)     VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * DDL Calibration Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR8 . DCALTYPE
 */
#define  VTSS_F_DDR_PHY_PGCR8_DCALTYPE(x)     VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_PGCR8_DCALTYPE        VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_PGCR8_DCALTYPE(x)     VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGCR8 . PGCR8_RESERVED_31_10
 */
#define  VTSS_F_DDR_PHY_PGCR8_PGCR8_RESERVED_31_10(x)  VTSS_ENCODE_BITFIELD(x,10,22)
#define  VTSS_M_DDR_PHY_PGCR8_PGCR8_RESERVED_31_10     VTSS_ENCODE_BITMASK(10,22)
#define  VTSS_X_DDR_PHY_PGCR8_PGCR8_RESERVED_31_10(x)  VTSS_EXTRACT_BITFIELD(x,10,22)


/**
 * \brief PHY General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGSR0
 */
#define VTSS_DDR_PHY_PGSR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xd)

/**
 * \brief
 * Initialization Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . IDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_IDONE(x)        VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGSR0_IDONE           VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGSR0_IDONE(x)        VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * PLL Lock Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PLDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_PLDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PGSR0_PLDONE          VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PGSR0_PLDONE(x)       VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Digital Delay Line (DDL) Calibration Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . DCDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_DCDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PGSR0_DCDONE          VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PGSR0_DCDONE(x)       VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Impedance Calibration Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . ZCDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_ZCDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PGSR0_ZCDONE          VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PGSR0_ZCDONE(x)       VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * DRAM Initialization Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . DIDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_DIDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_PGSR0_DIDONE          VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_PGSR0_DIDONE(x)       VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_WLDONE    VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * DQS Gate Training Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . QSGDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_QSGDONE(x)      VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_PGSR0_QSGDONE         VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_PGSR0_QSGDONE(x)      VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Adjustment Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . WLADONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_WLADONE(x)      VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_PGSR0_WLADONE         VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_PGSR0_WLADONE(x)      VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Read Bit Deskew Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . RDDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_RDDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_PGSR0_RDDONE          VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_PGSR0_RDDONE(x)       VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Write Bit Deskew Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . WDDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_WDDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_PGSR0_WDDONE          VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_PGSR0_WDDONE(x)       VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Read Eye Training Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . REDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_REDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_PGSR0_REDONE          VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_PGSR0_REDONE(x)       VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Write Eye Training Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . WEDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_WEDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_PGSR0_WEDONE          VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_PGSR0_WEDONE(x)       VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * CA Training Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . CADONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_CADONE(x)       VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_PGSR0_CADONE          VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_PGSR0_CADONE(x)       VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Static Read Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . SRDDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_SRDDONE(x)      VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_PGSR0_SRDDONE         VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_PGSR0_SRDDONE(x)      VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * VREF Training Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . VDONE
 */
#define  VTSS_F_DDR_PHY_PGSR0_VDONE(x)        VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_PGSR0_VDONE           VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_PGSR0_VDONE(x)        VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . RESERVED_18_15
 */
#define  VTSS_F_DDR_PHY_PGSR0_RESERVED_18_15(x)  VTSS_ENCODE_BITFIELD(x,15,4)
#define  VTSS_M_DDR_PHY_PGSR0_RESERVED_18_15     VTSS_ENCODE_BITMASK(15,4)
#define  VTSS_X_DDR_PHY_PGSR0_RESERVED_18_15(x)  VTSS_EXTRACT_BITFIELD(x,15,4)

/**
 * \brief
 * VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . VERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_VERR(x)         VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_PGSR0_VERR            VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_PGSR0_VERR(x)         VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Impedance Calibration Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . ZCERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_ZCERR(x)        VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_PGSR0_ZCERR           VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_PGSR0_ZCERR(x)        VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_WLERR     VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_QSGERR    VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_WLAERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_WLAERR(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_WLAERR    VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_RDERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_RDERR     VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_WDERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_WDERR     VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read Eye Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_REERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_REERR     VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_REERR(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Write Eye Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_WEERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_WEERR     VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * CA Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . CAERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_CAERR(x)        VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_PGSR0_CAERR           VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_PGSR0_CAERR(x)        VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * CA Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . CAWRN
 */
#define  VTSS_F_DDR_PHY_PGSR0_CAWRN(x)        VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_PGSR0_CAWRN           VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_PGSR0_CAWRN(x)        VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . PGSR0_SRDERR
 */
#define  VTSS_F_DDR_PHY_PGSR0_PGSR0_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_PGSR0_PGSR0_SRDERR    VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_PGSR0_PGSR0_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * AC PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR0 . APLOCK
 */
#define  VTSS_F_DDR_PHY_PGSR0_APLOCK(x)       VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGSR0_APLOCK          VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGSR0_APLOCK(x)       VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PGSR1
 */
#define VTSS_DDR_PHY_PGSR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xe)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR1 . PGSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_PGSR1_PGSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PGSR1_PGSR1_DLTDONE   VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PGSR1_PGSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR1 . PGSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_PGSR1_PGSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_PGSR1_PGSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_PGSR1_PGSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR1 . PGSR1_RESERVED_28_25
 */
#define  VTSS_F_DDR_PHY_PGSR1_PGSR1_RESERVED_28_25(x)  VTSS_ENCODE_BITFIELD(x,25,4)
#define  VTSS_M_DDR_PHY_PGSR1_PGSR1_RESERVED_28_25     VTSS_ENCODE_BITMASK(25,4)
#define  VTSS_X_DDR_PHY_PGSR1_PGSR1_RESERVED_28_25(x)  VTSS_EXTRACT_BITFIELD(x,25,4)

/**
 * \brief
 * Fast Frequency Change Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR1 . FFCDONE
 */
#define  VTSS_F_DDR_PHY_PGSR1_FFCDONE(x)      VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_PGSR1_FFCDONE         VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_PGSR1_FFCDONE(x)      VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * VT Stop.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR1 . VTSTOP
 */
#define  VTSS_F_DDR_PHY_PGSR1_VTSTOP(x)       VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_PGSR1_VTSTOP          VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_PGSR1_VTSTOP(x)       VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * RDIMM Parity Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PGSR1 . PARERR
 */
#define  VTSS_F_DDR_PHY_PGSR1_PARERR(x)       VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PGSR1_PARERR          VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PGSR1_PARERR(x)       VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PHY Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR0
 */
#define VTSS_DDR_PHY_PTR0                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x10)

/**
 * \brief
 * PHY Reset Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR0 . TPHYRST
 */
#define  VTSS_F_DDR_PHY_PTR0_TPHYRST(x)       VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_PTR0_TPHYRST          VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_PTR0_TPHYRST(x)       VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * PLL Gear Shift Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR0 . TPLLGS
 */
#define  VTSS_F_DDR_PHY_PTR0_TPLLGS(x)        VTSS_ENCODE_BITFIELD(x,6,15)
#define  VTSS_M_DDR_PHY_PTR0_TPLLGS           VTSS_ENCODE_BITMASK(6,15)
#define  VTSS_X_DDR_PHY_PTR0_TPLLGS(x)        VTSS_EXTRACT_BITFIELD(x,6,15)

/**
 * \brief
 * PLL Power-Down Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR0 . TPLLPD
 */
#define  VTSS_F_DDR_PHY_PTR0_TPLLPD(x)        VTSS_ENCODE_BITFIELD(x,21,11)
#define  VTSS_M_DDR_PHY_PTR0_TPLLPD           VTSS_ENCODE_BITMASK(21,11)
#define  VTSS_X_DDR_PHY_PTR0_TPLLPD(x)        VTSS_EXTRACT_BITFIELD(x,21,11)


/**
 * \brief PHY Timing Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR1
 */
#define VTSS_DDR_PHY_PTR1                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x11)

/**
 * \brief
 * PLL Reset Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR1 . TPLLRST
 */
#define  VTSS_F_DDR_PHY_PTR1_TPLLRST(x)       VTSS_ENCODE_BITFIELD(x,0,13)
#define  VTSS_M_DDR_PHY_PTR1_TPLLRST          VTSS_ENCODE_BITMASK(0,13)
#define  VTSS_X_DDR_PHY_PTR1_TPLLRST(x)       VTSS_EXTRACT_BITFIELD(x,0,13)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR1 . RESERVED_14_13
 */
#define  VTSS_F_DDR_PHY_PTR1_RESERVED_14_13(x)  VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_DDR_PHY_PTR1_RESERVED_14_13     VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_DDR_PHY_PTR1_RESERVED_14_13(x)  VTSS_EXTRACT_BITFIELD(x,13,2)

/**
 * \brief
 * PLL Lock Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR1 . TPLLLOCK
 */
#define  VTSS_F_DDR_PHY_PTR1_TPLLLOCK(x)      VTSS_ENCODE_BITFIELD(x,15,17)
#define  VTSS_M_DDR_PHY_PTR1_TPLLLOCK         VTSS_ENCODE_BITMASK(15,17)
#define  VTSS_X_DDR_PHY_PTR1_TPLLLOCK(x)      VTSS_EXTRACT_BITFIELD(x,15,17)


/**
 * \brief PHY Timing Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR2
 */
#define VTSS_DDR_PHY_PTR2                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x12)

/**
 * \brief
 * Calibration On Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR2 . TCALON
 */
#define  VTSS_F_DDR_PHY_PTR2_TCALON(x)        VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_PTR2_TCALON           VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_PTR2_TCALON(x)        VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Calibration Setup Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR2 . TCALS
 */
#define  VTSS_F_DDR_PHY_PTR2_TCALS(x)         VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_DDR_PHY_PTR2_TCALS            VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_DDR_PHY_PTR2_TCALS(x)         VTSS_EXTRACT_BITFIELD(x,5,5)

/**
 * \brief
 * Calibration Hold Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR2 . TCALH
 */
#define  VTSS_F_DDR_PHY_PTR2_TCALH(x)         VTSS_ENCODE_BITFIELD(x,10,5)
#define  VTSS_M_DDR_PHY_PTR2_TCALH            VTSS_ENCODE_BITMASK(10,5)
#define  VTSS_X_DDR_PHY_PTR2_TCALH(x)         VTSS_EXTRACT_BITFIELD(x,10,5)

/**
 * \brief
 * Write Leveling Delay Settling Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR2 . TWLDLYS
 */
#define  VTSS_F_DDR_PHY_PTR2_TWLDLYS(x)       VTSS_ENCODE_BITFIELD(x,15,5)
#define  VTSS_M_DDR_PHY_PTR2_TWLDLYS          VTSS_ENCODE_BITMASK(15,5)
#define  VTSS_X_DDR_PHY_PTR2_TWLDLYS(x)       VTSS_EXTRACT_BITFIELD(x,15,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR2 . PTR2_RESERVED_31_20
 */
#define  VTSS_F_DDR_PHY_PTR2_PTR2_RESERVED_31_20(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_DDR_PHY_PTR2_PTR2_RESERVED_31_20     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_DDR_PHY_PTR2_PTR2_RESERVED_31_20(x)  VTSS_EXTRACT_BITFIELD(x,20,12)


/**
 * \brief PHY Timing Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR3
 */
#define VTSS_DDR_PHY_PTR3                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x13)

/**
 * \brief
 * DRAM Initialization Time 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR3 . TDINIT0
 */
#define  VTSS_F_DDR_PHY_PTR3_TDINIT0(x)       VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_DDR_PHY_PTR3_TDINIT0          VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_DDR_PHY_PTR3_TDINIT0(x)       VTSS_EXTRACT_BITFIELD(x,0,20)

/**
 * \brief
 * DRAM Initialization Time 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR3 . TDINIT1
 */
#define  VTSS_F_DDR_PHY_PTR3_TDINIT1(x)       VTSS_ENCODE_BITFIELD(x,20,10)
#define  VTSS_M_DDR_PHY_PTR3_TDINIT1          VTSS_ENCODE_BITMASK(20,10)
#define  VTSS_X_DDR_PHY_PTR3_TDINIT1(x)       VTSS_EXTRACT_BITFIELD(x,20,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR3 . PTR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_PTR3_PTR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_PTR3_PTR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_PTR3_PTR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief PHY Timing Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR4
 */
#define VTSS_DDR_PHY_PTR4                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x14)

/**
 * \brief
 * DRAM Initialization Time 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR4 . TDINIT2
 */
#define  VTSS_F_DDR_PHY_PTR4_TDINIT2(x)       VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_PTR4_TDINIT2          VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_PTR4_TDINIT2(x)       VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * DRAM Initialization Time 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR4 . TDINIT3
 */
#define  VTSS_F_DDR_PHY_PTR4_TDINIT3(x)       VTSS_ENCODE_BITFIELD(x,18,11)
#define  VTSS_M_DDR_PHY_PTR4_TDINIT3          VTSS_ENCODE_BITMASK(18,11)
#define  VTSS_X_DDR_PHY_PTR4_TDINIT3(x)       VTSS_EXTRACT_BITFIELD(x,18,11)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR4 . PTR4_RESERVED_31_29
 */
#define  VTSS_F_DDR_PHY_PTR4_PTR4_RESERVED_31_29(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_PTR4_PTR4_RESERVED_31_29     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_PTR4_PTR4_RESERVED_31_29(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief PHY Timing Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR5
 */
#define VTSS_DDR_PHY_PTR5                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x15)

/**
 * \brief
 * PLL Fast Frequency Change Gear Shift Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR5 . TPLLFFCGS
 */
#define  VTSS_F_DDR_PHY_PTR5_TPLLFFCGS(x)     VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_DDR_PHY_PTR5_TPLLFFCGS        VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_DDR_PHY_PTR5_TPLLFFCGS(x)     VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR5 . PTR5_RESERVED_13_12
 */
#define  VTSS_F_DDR_PHY_PTR5_PTR5_RESERVED_13_12(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_PTR5_PTR5_RESERVED_13_12     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_PTR5_PTR5_RESERVED_13_12(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * PLL Fast Frequency Change Relock Gear Shift Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR5 . TPLLFFCRGS
 */
#define  VTSS_F_DDR_PHY_PTR5_TPLLFFCRGS(x)    VTSS_ENCODE_BITFIELD(x,14,10)
#define  VTSS_M_DDR_PHY_PTR5_TPLLFFCRGS       VTSS_ENCODE_BITMASK(14,10)
#define  VTSS_X_DDR_PHY_PTR5_TPLLFFCRGS(x)    VTSS_EXTRACT_BITFIELD(x,14,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR5 . RESERVED_25_24
 */
#define  VTSS_F_DDR_PHY_PTR5_RESERVED_25_24(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_DDR_PHY_PTR5_RESERVED_25_24     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_DDR_PHY_PTR5_RESERVED_25_24(x)  VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * PLL Fast Frequency Change Frequency Select Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR5 . TPLLFRQSEL
 */
#define  VTSS_F_DDR_PHY_PTR5_TPLLFRQSEL(x)    VTSS_ENCODE_BITFIELD(x,26,6)
#define  VTSS_M_DDR_PHY_PTR5_TPLLFRQSEL       VTSS_ENCODE_BITMASK(26,6)
#define  VTSS_X_DDR_PHY_PTR5_TPLLFRQSEL(x)    VTSS_EXTRACT_BITFIELD(x,26,6)


/**
 * \brief PHY Timing Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PTR6
 */
#define VTSS_DDR_PHY_PTR6                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x16)

/**
 * \brief
 * PLL Re-lock Time 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR6 . TPLLRLCK1
 */
#define  VTSS_F_DDR_PHY_PTR6_TPLLRLCK1(x)     VTSS_ENCODE_BITFIELD(x,0,14)
#define  VTSS_M_DDR_PHY_PTR6_TPLLRLCK1        VTSS_ENCODE_BITMASK(0,14)
#define  VTSS_X_DDR_PHY_PTR6_TPLLRLCK1(x)     VTSS_EXTRACT_BITFIELD(x,0,14)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PTR6 . RESERVED_31_14
 */
#define  VTSS_F_DDR_PHY_PTR6_RESERVED_31_14(x)  VTSS_ENCODE_BITFIELD(x,14,18)
#define  VTSS_M_DDR_PHY_PTR6_RESERVED_31_14     VTSS_ENCODE_BITMASK(14,18)
#define  VTSS_X_DDR_PHY_PTR6_RESERVED_31_14(x)  VTSS_EXTRACT_BITFIELD(x,14,18)


/**
 * \brief PLL Control Register 0 (Type B PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR0
 */
#define VTSS_DDR_PHY_PLLCR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a)

/**
 * \brief
 * Digital Test Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_DTC
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_DTC(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_DTC     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_DTC(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Analog Test Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_ATC
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_ATC(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_ATC     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_ATC(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Analog Test Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_ATOEN
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_ATOEN(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_ATOEN     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_ATOEN(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_GSHIFT  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Charge Pump Integrating Current Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_CPIC
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_CPIC(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_CPIC     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_CPIC(x)  VTSS_EXTRACT_BITFIELD(x,13,4)

/**
 * \brief
 * Charge Pump Proportional Current Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_CPPC
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_CPPC(x)  VTSS_ENCODE_BITFIELD(x,17,6)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_CPPC     VTSS_ENCODE_BITMASK(17,6)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_CPPC(x)  VTSS_EXTRACT_BITFIELD(x,17,6)

/**
 * \brief
 * Relock Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . RLOCKM
 */
#define  VTSS_F_DDR_PHY_PLLCR0_RLOCKM(x)      VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_PLLCR0_RLOCKM         VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_PLLCR0_RLOCKM(x)      VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * PLL Frequency Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_FRQSEL
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_FRQSEL(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_FRQSEL     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_FRQSEL(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Reference Stop Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . RSTOPM
 */
#define  VTSS_F_DDR_PHY_PLLCR0_RSTOPM(x)      VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_PLLCR0_RSTOPM         VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_PLLCR0_RSTOPM(x)      VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_PLLPD   VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_PLLRST  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR0 . PLLCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_PLLCR0_PLLCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PLLCR0_PLLCR0_PLLBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PLLCR0_PLLCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief PLL Control Register 1 (Type B PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR1
 */
#define VTSS_DDR_PHY_PLLCR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x1b)

/**
 * \brief
 * Lock Detector Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . PLLCR1_LOCKDS
 */
#define  VTSS_F_DDR_PHY_PLLCR1_PLLCR1_LOCKDS(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_PLLCR1_PLLCR1_LOCKDS  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_PLLCR1_PLLCR1_LOCKDS(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Lock Detector Counter Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . PLLCR1_LOCKCS
 */
#define  VTSS_F_DDR_PHY_PLLCR1_PLLCR1_LOCKCS(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_PLLCR1_PLLCR1_LOCKCS  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_PLLCR1_PLLCR1_LOCKCS(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Lock Detector Phase Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . PLLCR1_LOCKPS
 */
#define  VTSS_F_DDR_PHY_PLLCR1_PLLCR1_LOCKPS(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_PLLCR1_PLLCR1_LOCKPS  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_PLLCR1_PLLCR1_LOCKPS(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * PLL VDD voltage level control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . BYPVDD
 */
#define  VTSS_F_DDR_PHY_PLLCR1_BYPVDD(x)      VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_PLLCR1_BYPVDD         VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_PLLCR1_BYPVDD(x)      VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Bypass PLL vreg_dig.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . BYPVREGDIG
 */
#define  VTSS_F_DDR_PHY_PLLCR1_BYPVREGDIG(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_PLLCR1_BYPVREGDIG     VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_PLLCR1_BYPVREGDIG(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Bypass PLL vreg_cp.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . BYPVREGCP
 */
#define  VTSS_F_DDR_PHY_PLLCR1_BYPVREGCP(x)   VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_PLLCR1_BYPVREGCP      VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_PLLCR1_BYPVREGCP(x)   VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . RESERVED_15_6
 */
#define  VTSS_F_DDR_PHY_PLLCR1_RESERVED_15_6(x)  VTSS_ENCODE_BITFIELD(x,6,10)
#define  VTSS_M_DDR_PHY_PLLCR1_RESERVED_15_6     VTSS_ENCODE_BITMASK(6,10)
#define  VTSS_X_DDR_PHY_PLLCR1_RESERVED_15_6(x)  VTSS_EXTRACT_BITFIELD(x,6,10)

/**
 * \brief
 * Connects to the PLL PLL_PROG bus.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR1 . PLLPROG
 */
#define  VTSS_F_DDR_PHY_PLLCR1_PLLPROG(x)     VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_PLLCR1_PLLPROG        VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_PLLCR1_PLLPROG(x)     VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief PLL Control Register 2 (Type B PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR2
 */
#define VTSS_DDR_PHY_PLLCR2                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c)

/**
 * \brief
 * Connects to bits [31:0] of the PLL general control bus PLL_CTRL..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR2 . PLLCTRL_31_0
 */
#define  VTSS_F_DDR_PHY_PLLCR2_PLLCTRL_31_0(x)  (x)
#define  VTSS_M_DDR_PHY_PLLCR2_PLLCTRL_31_0     0xffffffff
#define  VTSS_X_DDR_PHY_PLLCR2_PLLCTRL_31_0(x)  (x)


/**
 * \brief PLL Control Register 3 (Type B PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR3
 */
#define VTSS_DDR_PHY_PLLCR3                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d)

/**
 * \brief
 * Connects to bits [63:32] of the PLL general control bus PLL_CTRL..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR3 . PLLCTRL_63_32
 */
#define  VTSS_F_DDR_PHY_PLLCR3_PLLCTRL_63_32(x)  (x)
#define  VTSS_M_DDR_PHY_PLLCR3_PLLCTRL_63_32     0xffffffff
#define  VTSS_X_DDR_PHY_PLLCR3_PLLCTRL_63_32(x)  (x)


/**
 * \brief PLL Control Register 4 (Type B PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR4
 */
#define VTSS_DDR_PHY_PLLCR4                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e)

/**
 * \brief
 * Connects to bits [95:64] of the PLL general control bus PLL_CTRL..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR4 . PLLCTRL_95_64
 */
#define  VTSS_F_DDR_PHY_PLLCR4_PLLCTRL_95_64(x)  (x)
#define  VTSS_M_DDR_PHY_PLLCR4_PLLCTRL_95_64     0xffffffff
#define  VTSS_X_DDR_PHY_PLLCR4_PLLCTRL_95_64(x)  (x)


/**
 * \brief PLL Control Register 5 (Type B PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR5
 */
#define VTSS_DDR_PHY_PLLCR5                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f)

/**
 * \brief
 * Connects to bits [103:96] of the PLL general control bus PLL_CTRL..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR5 . PLLCTRL_103_96
 */
#define  VTSS_F_DDR_PHY_PLLCR5_PLLCTRL_103_96(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_PLLCR5_PLLCTRL_103_96     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_PLLCR5_PLLCTRL_103_96(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR5 . PLLCR5_RESERVED_31_8
 */
#define  VTSS_F_DDR_PHY_PLLCR5_PLLCR5_RESERVED_31_8(x)  VTSS_ENCODE_BITFIELD(x,8,24)
#define  VTSS_M_DDR_PHY_PLLCR5_PLLCR5_RESERVED_31_8     VTSS_ENCODE_BITMASK(8,24)
#define  VTSS_X_DDR_PHY_PLLCR5_PLLCR5_RESERVED_31_8(x)  VTSS_EXTRACT_BITFIELD(x,8,24)


/**
 * \brief PLL Control Register (Type A PLL only)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:PLLCR
 */
#define VTSS_DDR_PHY_PLLCR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x20)

/**
 * \brief
 * Digital Test Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_DTC
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_DTC(x)    VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_DTC       VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_DTC(x)    VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * Analog Test Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_ATC
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_ATC(x)    VTSS_ENCODE_BITFIELD(x,3,4)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_ATC       VTSS_ENCODE_BITMASK(3,4)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_ATC(x)    VTSS_EXTRACT_BITFIELD(x,3,4)

/**
 * \brief
 * Analog Test Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_ATOEN
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_ATOEN(x)  VTSS_ENCODE_BITFIELD(x,7,4)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_ATOEN     VTSS_ENCODE_BITMASK(7,4)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_ATOEN(x)  VTSS_EXTRACT_BITFIELD(x,7,4)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_GSHIFT
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_GSHIFT    VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Charge Pump Integrating Current Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_CPIC
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_CPIC(x)   VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_CPIC      VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_CPIC(x)   VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Charge Pump Proportional Current Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_CPPC
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_CPPC(x)   VTSS_ENCODE_BITFIELD(x,14,4)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_CPPC      VTSS_ENCODE_BITMASK(14,4)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_CPPC(x)   VTSS_EXTRACT_BITFIELD(x,14,4)

/**
 * \brief
 * Relock Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . RGSHIFT
 */
#define  VTSS_F_DDR_PHY_PLLCR_RGSHIFT(x)      VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_PLLCR_RGSHIFT         VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_PLLCR_RGSHIFT(x)      VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Frequency Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_FRQSEL
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_FRQSEL(x)  VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_FRQSEL     VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_FRQSEL(x)  VTSS_EXTRACT_BITFIELD(x,19,2)

/**
 * \brief
 * Relock Gear VINT.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . RGVINT
 */
#define  VTSS_F_DDR_PHY_PLLCR_RGVINT(x)       VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_PLLCR_RGVINT          VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_PLLCR_RGVINT(x)       VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Lock Detector Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_LOCKDS
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_LOCKDS(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_LOCKDS    VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_LOCKDS(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Lock Detector Counter Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_LOCKCS
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_LOCKCS(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_LOCKCS    VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_LOCKCS(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Lock Detector Phase Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_LOCKPS
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_LOCKPS(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_LOCKPS    VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_LOCKPS(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_RESERVED_28_25
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_RESERVED_28_25(x)  VTSS_ENCODE_BITFIELD(x,25,4)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_RESERVED_28_25     VTSS_ENCODE_BITMASK(25,4)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_RESERVED_28_25(x)  VTSS_EXTRACT_BITFIELD(x,25,4)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_PLLPD
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_PLLPD     VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_PLLRST
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_PLLRST    VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_PLLCR . PLLCR_PLLBYP
 */
#define  VTSS_F_DDR_PHY_PLLCR_PLLCR_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_PLLCR_PLLCR_PLLBYP    VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_PLLCR_PLLCR_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DATX8 Common Configuration Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DXCCR
 */
#define VTSS_DDR_PHY_DXCCR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x22)

/**
 * \brief
 * Data On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DXODT
 */
#define  VTSS_F_DDR_PHY_DXCCR_DXODT(x)        VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DXCCR_DXODT           VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DXCCR_DXODT(x)        VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DXCCR_DXIOM
 */
#define  VTSS_F_DDR_PHY_DXCCR_DXCCR_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DXCCR_DXCCR_DXIOM     VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DXCCR_DXCCR_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DXCCR_MDLEN
 */
#define  VTSS_F_DDR_PHY_DXCCR_DXCCR_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DXCCR_DXCCR_MDLEN     VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DXCCR_DXCCR_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS Gate I/O Loopback.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DQSGLB
 */
#define  VTSS_F_DDR_PHY_DXCCR_DQSGLB(x)       VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_DDR_PHY_DXCCR_DQSGLB          VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_DDR_PHY_DXCCR_DQSGLB(x)       VTSS_EXTRACT_BITFIELD(x,3,2)

/**
 * \brief
 * DQS Resistor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DQSRES
 */
#define  VTSS_F_DDR_PHY_DXCCR_DQSRES(x)       VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_DDR_PHY_DXCCR_DQSRES          VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_DDR_PHY_DXCCR_DQSRES(x)       VTSS_EXTRACT_BITFIELD(x,5,4)

/**
 * \brief
 * DQS# Resistor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DQSNRES
 */
#define  VTSS_F_DDR_PHY_DXCCR_DQSNRES(x)      VTSS_ENCODE_BITFIELD(x,9,4)
#define  VTSS_M_DDR_PHY_DXCCR_DQSNRES         VTSS_ENCODE_BITMASK(9,4)
#define  VTSS_X_DDR_PHY_DXCCR_DQSNRES(x)      VTSS_EXTRACT_BITFIELD(x,9,4)

/**
 * \brief
 * Data Slew Rate.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DXSR
 */
#define  VTSS_F_DDR_PHY_DXCCR_DXSR(x)         VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_DDR_PHY_DXCCR_DXSR            VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_DDR_PHY_DXCCR_DXSR(x)         VTSS_EXTRACT_BITFIELD(x,13,2)

/**
 * \brief
 * Most Significant Byte Unused DQs.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . MSBUDQ
 */
#define  VTSS_F_DDR_PHY_DXCCR_MSBUDQ(x)       VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_DDR_PHY_DXCCR_MSBUDQ          VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_DDR_PHY_DXCCR_MSBUDQ(x)       VTSS_EXTRACT_BITFIELD(x,15,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DXCCR_RESERVED_19_18
 */
#define  VTSS_F_DDR_PHY_DXCCR_DXCCR_RESERVED_19_18(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_DDR_PHY_DXCCR_DXCCR_RESERVED_19_18     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_DDR_PHY_DXCCR_DXCCR_RESERVED_19_18(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * QS Counter Enable Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . QSCNTENCTL
 */
#define  VTSS_F_DDR_PHY_DXCCR_QSCNTENCTL(x)   VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DXCCR_QSCNTENCTL      VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DXCCR_QSCNTENCTL(x)   VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Unused DQ I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . UDQIOM
 */
#define  VTSS_F_DDR_PHY_DXCCR_UDQIOM(x)       VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DXCCR_UDQIOM          VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DXCCR_UDQIOM(x)       VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * QS Counter Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . QSCNTEN
 */
#define  VTSS_F_DDR_PHY_DXCCR_QSCNTEN(x)      VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DXCCR_QSCNTEN         VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DXCCR_QSCNTEN(x)      VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * DATX8 Duty Cycle Correction Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . DXDCCBYP
 */
#define  VTSS_F_DDR_PHY_DXCCR_DXDCCBYP(x)     VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DXCCR_DXDCCBYP        VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DXCCR_DXDCCBYP(x)     VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . RESERVED_28_24
 */
#define  VTSS_F_DDR_PHY_DXCCR_RESERVED_28_24(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_DDR_PHY_DXCCR_RESERVED_28_24     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_DDR_PHY_DXCCR_RESERVED_28_24(x)  VTSS_EXTRACT_BITFIELD(x,24,5)

/**
 * \brief
 * Rank looping (per-rank eye centering) enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . RKLOOP
 */
#define  VTSS_F_DDR_PHY_DXCCR_RKLOOP(x)       VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DXCCR_RKLOOP          VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DXCCR_RKLOOP(x)       VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * X4 DQS Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . X4DQSMD
 */
#define  VTSS_F_DDR_PHY_DXCCR_X4DQSMD(x)      VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DXCCR_X4DQSMD         VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DXCCR_X4DQSMD(x)      VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * X4 SDRAM Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DXCCR . X4MODE
 */
#define  VTSS_F_DDR_PHY_DXCCR_X4MODE(x)       VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DXCCR_X4MODE          VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DXCCR_X4MODE(x)       VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DDR System General Configuration Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DSGCR
 */
#define VTSS_DDR_PHY_DSGCR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x24)

/**
 * \brief
 * PHY Update Request Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . PUREN
 */
#define  VTSS_F_DDR_PHY_DSGCR_PUREN(x)        VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DSGCR_PUREN           VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DSGCR_PUREN(x)        VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Byte Disable Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . BDISEN
 */
#define  VTSS_F_DDR_PHY_DSGCR_BDISEN(x)       VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DSGCR_BDISEN          VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DSGCR_BDISEN(x)       VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Controller Impedance Update Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . CTLZUEN
 */
#define  VTSS_F_DDR_PHY_DSGCR_CTLZUEN(x)      VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DSGCR_CTLZUEN         VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DSGCR_CTLZUEN(x)      VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Low Power I/O Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . LPIOPD
 */
#define  VTSS_F_DDR_PHY_DSGCR_LPIOPD(x)       VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DSGCR_LPIOPD          VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DSGCR_LPIOPD(x)       VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Low Power PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . LPPLLPD
 */
#define  VTSS_F_DDR_PHY_DSGCR_LPPLLPD(x)      VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DSGCR_LPPLLPD         VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DSGCR_LPPLLPD(x)      VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Controller Update Acknowledge Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . CUAEN
 */
#define  VTSS_F_DDR_PHY_DSGCR_CUAEN(x)        VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DSGCR_CUAEN           VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DSGCR_CUAEN(x)        VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * DQS Gate Extension.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . DQSGX
 */
#define  VTSS_F_DDR_PHY_DSGCR_DQSGX(x)        VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DSGCR_DQSGX           VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DSGCR_DQSGX(x)        VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * PHY Update Acknowledge Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . PUAD
 */
#define  VTSS_F_DDR_PHY_DSGCR_PUAD(x)         VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DSGCR_PUAD            VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DSGCR_PUAD(x)         VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DTO On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . DTOODT
 */
#define  VTSS_F_DDR_PHY_DSGCR_DTOODT(x)       VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DSGCR_DTOODT          VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DSGCR_DTOODT(x)       VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . RESERVED_13
 */
#define  VTSS_F_DDR_PHY_DSGCR_RESERVED_13(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DSGCR_RESERVED_13     VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DSGCR_RESERVED_13(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * DTO Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . DTOPDR
 */
#define  VTSS_F_DDR_PHY_DSGCR_DTOPDR(x)       VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_DSGCR_DTOPDR          VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_DSGCR_DTOPDR(x)       VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * DTO I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . DTOIOM
 */
#define  VTSS_F_DDR_PHY_DSGCR_DTOIOM(x)       VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_DSGCR_DTOIOM          VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_DSGCR_DTOIOM(x)       VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * DTO Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . DTOOE
 */
#define  VTSS_F_DDR_PHY_DSGCR_DTOOE(x)        VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DSGCR_DTOOE           VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DSGCR_DTOOE(x)        VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * ATO Analog Test Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . ATOAE
 */
#define  VTSS_F_DDR_PHY_DSGCR_ATOAE(x)        VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DSGCR_ATOAE           VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DSGCR_ATOAE(x)        VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Write Path Rise-to-Rise Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . WRRMODE
 */
#define  VTSS_F_DDR_PHY_DSGCR_WRRMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DSGCR_WRRMODE         VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DSGCR_WRRMODE(x)      VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Single Data Rate Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . SDRMODE
 */
#define  VTSS_F_DDR_PHY_DSGCR_SDRMODE(x)      VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_DDR_PHY_DSGCR_SDRMODE         VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_DDR_PHY_DSGCR_SDRMODE(x)      VTSS_EXTRACT_BITFIELD(x,19,2)

/**
 * \brief
 * SDRAM Reset Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . RSTOE
 */
#define  VTSS_F_DDR_PHY_DSGCR_RSTOE(x)        VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DSGCR_RSTOE           VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DSGCR_RSTOE(x)        VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Path Rise-to-Rise Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . RRRMODE
 */
#define  VTSS_F_DDR_PHY_DSGCR_RRRMODE(x)      VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DSGCR_RRRMODE         VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DSGCR_RRRMODE(x)      VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * PHY Impedance Update Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . PHYZUEN
 */
#define  VTSS_F_DDR_PHY_DSGCR_PHYZUEN(x)      VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DSGCR_PHYZUEN         VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DSGCR_PHYZUEN(x)      VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Low Power AC I/O Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . LPACIOPD
 */
#define  VTSS_F_DDR_PHY_DSGCR_LPACIOPD(x)     VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DSGCR_LPACIOPD        VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DSGCR_LPACIOPD(x)     VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DSGCR . DSGCR_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DSGCR_DSGCR_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DSGCR_DSGCR_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DSGCR_DSGCR_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief ODT Configuration Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ODTCR
 */
#define VTSS_DDR_PHY_ODTCR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x26)

/**
 * \brief
 * Read ODT.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ODTCR . RDODT
 */
#define  VTSS_F_DDR_PHY_ODTCR_RDODT(x)        VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_ODTCR_RDODT           VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_ODTCR_RDODT(x)        VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Read ODT Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ODTCR . RDODT_RSVD
 */
#define  VTSS_F_DDR_PHY_ODTCR_RDODT_RSVD(x)   VTSS_ENCODE_BITFIELD(x,2,10)
#define  VTSS_M_DDR_PHY_ODTCR_RDODT_RSVD      VTSS_ENCODE_BITMASK(2,10)
#define  VTSS_X_DDR_PHY_ODTCR_RDODT_RSVD(x)   VTSS_EXTRACT_BITFIELD(x,2,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ODTCR . ODTCR_RESERVED_15_12
 */
#define  VTSS_F_DDR_PHY_ODTCR_ODTCR_RESERVED_15_12(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_ODTCR_ODTCR_RESERVED_15_12     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_ODTCR_ODTCR_RESERVED_15_12(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Write ODT.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ODTCR . WRODT
 */
#define  VTSS_F_DDR_PHY_ODTCR_WRODT(x)        VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_ODTCR_WRODT           VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_ODTCR_WRODT(x)        VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Write ODT Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ODTCR . WRODT_RSVD
 */
#define  VTSS_F_DDR_PHY_ODTCR_WRODT_RSVD(x)   VTSS_ENCODE_BITFIELD(x,18,10)
#define  VTSS_M_DDR_PHY_ODTCR_WRODT_RSVD      VTSS_ENCODE_BITMASK(18,10)
#define  VTSS_X_DDR_PHY_ODTCR_WRODT_RSVD(x)   VTSS_EXTRACT_BITFIELD(x,18,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ODTCR . ODTCR_RESERVED_31_28
 */
#define  VTSS_F_DDR_PHY_ODTCR_ODTCR_RESERVED_31_28(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_ODTCR_ODTCR_RESERVED_31_28     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_ODTCR_ODTCR_RESERVED_31_28(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief Anti-Aging Control Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:AACR
 */
#define VTSS_DDR_PHY_AACR                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x28)

/**
 * \brief
 * Anti-Aging Toggle Rate.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_AACR . AATR
 */
#define  VTSS_F_DDR_PHY_AACR_AATR(x)          VTSS_ENCODE_BITFIELD(x,0,30)
#define  VTSS_M_DDR_PHY_AACR_AATR             VTSS_ENCODE_BITMASK(0,30)
#define  VTSS_X_DDR_PHY_AACR_AATR(x)          VTSS_EXTRACT_BITFIELD(x,0,30)

/**
 * \brief
 * Anti-Aging Enable Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_AACR . AAENC
 */
#define  VTSS_F_DDR_PHY_AACR_AAENC(x)         VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_AACR_AAENC            VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_AACR_AAENC(x)         VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Anti-Aging PAD Output Enable Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_AACR . AAOENC
 */
#define  VTSS_F_DDR_PHY_AACR_AAOENC(x)        VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_AACR_AAOENC           VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_AACR_AAOENC(x)        VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief General Purpose Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:GPR0
 */
#define VTSS_DDR_PHY_GPR0                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x30)

/**
 * \brief
 * General Purpose Register 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_GPR0 . GPR0
 */
#define  VTSS_F_DDR_PHY_GPR0_GPR0(x)          (x)
#define  VTSS_M_DDR_PHY_GPR0_GPR0             0xffffffff
#define  VTSS_X_DDR_PHY_GPR0_GPR0(x)          (x)


/**
 * \brief General Purpose Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:GPR1
 */
#define VTSS_DDR_PHY_GPR1                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x31)

/**
 * \brief
 * General Purpose Register 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_GPR1 . GPR1
 */
#define  VTSS_F_DDR_PHY_GPR1_GPR1(x)          (x)
#define  VTSS_M_DDR_PHY_GPR1_GPR1             0xffffffff
#define  VTSS_X_DDR_PHY_GPR1_GPR1(x)          (x)


/**
 * \brief DRAM Configuration Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCR
 */
#define VTSS_DDR_PHY_DCR                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x40)

/**
 * \brief
 * DDR Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . DDRMD
 */
#define  VTSS_F_DDR_PHY_DCR_DDRMD(x)          VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_DCR_DDRMD             VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_DCR_DDRMD(x)          VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * DDR 8-Bank.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . DDR8BNK
 */
#define  VTSS_F_DDR_PHY_DCR_DDR8BNK(x)        VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DCR_DDR8BNK           VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DCR_DDR8BNK(x)        VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Primary DQ.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . PDQ
 */
#define  VTSS_F_DDR_PHY_DCR_PDQ(x)            VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_DDR_PHY_DCR_PDQ               VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_DDR_PHY_DCR_PDQ(x)            VTSS_EXTRACT_BITFIELD(x,4,3)

/**
 * \brief
 * Multi-Purpose Register (MPR) DQ.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . MPRDQ
 */
#define  VTSS_F_DDR_PHY_DCR_MPRDQ(x)          VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DCR_MPRDQ             VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DCR_MPRDQ(x)          VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * DDR Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . DDRTYPE
 */
#define  VTSS_F_DDR_PHY_DCR_DDRTYPE(x)        VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DCR_DDRTYPE           VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DCR_DDRTYPE(x)        VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Byte Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . BYTEMASK
 */
#define  VTSS_F_DDR_PHY_DCR_BYTEMASK(x)       VTSS_ENCODE_BITFIELD(x,10,8)
#define  VTSS_M_DDR_PHY_DCR_BYTEMASK          VTSS_ENCODE_BITMASK(10,8)
#define  VTSS_X_DDR_PHY_DCR_BYTEMASK(x)       VTSS_EXTRACT_BITFIELD(x,10,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . RESERVED_26_18
 */
#define  VTSS_F_DDR_PHY_DCR_RESERVED_26_18(x)  VTSS_ENCODE_BITFIELD(x,18,9)
#define  VTSS_M_DDR_PHY_DCR_RESERVED_26_18     VTSS_ENCODE_BITMASK(18,9)
#define  VTSS_X_DDR_PHY_DCR_RESERVED_26_18(x)  VTSS_EXTRACT_BITFIELD(x,18,9)

/**
 * \brief
 * No Simultaneous Rank Access.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . NOSRA
 */
#define  VTSS_F_DDR_PHY_DCR_NOSRA(x)          VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DCR_NOSRA             VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DCR_NOSRA(x)          VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * DDR 2T Timing.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . DDR2T
 */
#define  VTSS_F_DDR_PHY_DCR_DDR2T(x)          VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DCR_DDR2T             VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DCR_DDR2T(x)          VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Un-buffered DIMM Address Mirroring.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . UDIMM
 */
#define  VTSS_F_DDR_PHY_DCR_UDIMM(x)          VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DCR_UDIMM             VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DCR_UDIMM(x)          VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Un-used Bank Group.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . UBG
 */
#define  VTSS_F_DDR_PHY_DCR_UBG(x)            VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DCR_UBG               VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DCR_UBG(x)            VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCR . DCR_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DCR_DCR_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DCR_DCR_RESERVED_31   VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DCR_DCR_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DRAM Timing Parameters Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR0
 */
#define VTSS_DDR_PHY_DTPR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x44)

/**
 * \brief
 * Internal read to precharge command delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . TRTP
 */
#define  VTSS_F_DDR_PHY_DTPR0_TRTP(x)         VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_DTPR0_TRTP            VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_DTPR0_TRTP(x)         VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . DTPR0_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DTPR0_DTPR0_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DTPR0_DTPR0_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DTPR0_DTPR0_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Precharge command period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . TRP
 */
#define  VTSS_F_DDR_PHY_DTPR0_TRP(x)          VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_DDR_PHY_DTPR0_TRP             VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_DDR_PHY_DTPR0_TRP(x)          VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . DTPR0_RESERVED_15
 */
#define  VTSS_F_DDR_PHY_DTPR0_DTPR0_RESERVED_15(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_DTPR0_DTPR0_RESERVED_15  VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_DTPR0_DTPR0_RESERVED_15(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * Activate to precharge command delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . TRAS
 */
#define  VTSS_F_DDR_PHY_DTPR0_TRAS(x)         VTSS_ENCODE_BITFIELD(x,16,7)
#define  VTSS_M_DDR_PHY_DTPR0_TRAS            VTSS_ENCODE_BITMASK(16,7)
#define  VTSS_X_DDR_PHY_DTPR0_TRAS(x)         VTSS_EXTRACT_BITFIELD(x,16,7)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . DTPR0_RESERVED_23
 */
#define  VTSS_F_DDR_PHY_DTPR0_DTPR0_RESERVED_23(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DTPR0_DTPR0_RESERVED_23  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DTPR0_DTPR0_RESERVED_23(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Activate to activate command delay (different banks).
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . TRRD
 */
#define  VTSS_F_DDR_PHY_DTPR0_TRRD(x)         VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DTPR0_TRRD            VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DTPR0_TRRD(x)         VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR0 . DTPR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTPR0_DTPR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTPR0_DTPR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTPR0_DTPR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DRAM Timing Parameters Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR1
 */
#define VTSS_DDR_PHY_DTPR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x45)

/**
 * \brief
 * Load mode cycle time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . TMRD
 */
#define  VTSS_F_DDR_PHY_DTPR1_TMRD(x)         VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DTPR1_TMRD            VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DTPR1_TMRD(x)         VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . DTPR1_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DTPR1_DTPR1_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DTPR1_DTPR1_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DTPR1_DTPR1_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * Load mode update delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . TMOD
 */
#define  VTSS_F_DDR_PHY_DTPR1_TMOD(x)         VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_DTPR1_TMOD            VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_DTPR1_TMOD(x)         VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . DTPR1_RESERVED_15_11
 */
#define  VTSS_F_DDR_PHY_DTPR1_DTPR1_RESERVED_15_11(x)  VTSS_ENCODE_BITFIELD(x,11,5)
#define  VTSS_M_DDR_PHY_DTPR1_DTPR1_RESERVED_15_11     VTSS_ENCODE_BITMASK(11,5)
#define  VTSS_X_DDR_PHY_DTPR1_DTPR1_RESERVED_15_11(x)  VTSS_EXTRACT_BITFIELD(x,11,5)

/**
 * \brief
 * 4-bank activate period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . TFAW
 */
#define  VTSS_F_DDR_PHY_DTPR1_TFAW(x)         VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DTPR1_TFAW            VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DTPR1_TFAW(x)         VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Minimum delay from when write leveling mode is programmed to the first
 * DQS/DQS# rising edge..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . TWLMRD
 */
#define  VTSS_F_DDR_PHY_DTPR1_TWLMRD(x)       VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DTPR1_TWLMRD          VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DTPR1_TWLMRD(x)       VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR1 . DTPR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTPR1_DTPR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTPR1_DTPR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTPR1_DTPR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DRAM Timing Parameters Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR2
 */
#define VTSS_DDR_PHY_DTPR2                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x46)

/**
 * \brief
 * Self refresh exit delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . TXS
 */
#define  VTSS_F_DDR_PHY_DTPR2_TXS(x)          VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_DDR_PHY_DTPR2_TXS             VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_DDR_PHY_DTPR2_TXS(x)          VTSS_EXTRACT_BITFIELD(x,0,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . RESERVED_15_10
 */
#define  VTSS_F_DDR_PHY_DTPR2_RESERVED_15_10(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_DDR_PHY_DTPR2_RESERVED_15_10     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_DDR_PHY_DTPR2_RESERVED_15_10(x)  VTSS_EXTRACT_BITFIELD(x,10,6)

/**
 * \brief
 * CKE minimum pulse width.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . TCKE
 */
#define  VTSS_F_DDR_PHY_DTPR2_TCKE(x)         VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DTPR2_TCKE            VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DTPR2_TCKE(x)         VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . RESERVED_23_20
 */
#define  VTSS_F_DDR_PHY_DTPR2_RESERVED_23_20(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DTPR2_RESERVED_23_20     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DTPR2_RESERVED_23_20(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Read to ODT delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . TRTODT
 */
#define  VTSS_F_DDR_PHY_DTPR2_TRTODT(x)       VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DTPR2_TRTODT          VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DTPR2_TRTODT(x)       VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . RESERVED_27_25
 */
#define  VTSS_F_DDR_PHY_DTPR2_RESERVED_27_25(x)  VTSS_ENCODE_BITFIELD(x,25,3)
#define  VTSS_M_DDR_PHY_DTPR2_RESERVED_27_25     VTSS_ENCODE_BITMASK(25,3)
#define  VTSS_X_DDR_PHY_DTPR2_RESERVED_27_25(x)  VTSS_EXTRACT_BITFIELD(x,25,3)

/**
 * \brief
 * Read to Write command delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . TRTW
 */
#define  VTSS_F_DDR_PHY_DTPR2_TRTW(x)         VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DTPR2_TRTW            VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DTPR2_TRTW(x)         VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR2 . DTPR2_RESERVED_31_29
 */
#define  VTSS_F_DDR_PHY_DTPR2_DTPR2_RESERVED_31_29(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DTPR2_DTPR2_RESERVED_31_29     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DTPR2_DTPR2_RESERVED_31_29(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DRAM Timing Parameters Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR3
 */
#define VTSS_DDR_PHY_DTPR3                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x47)

/**
 * \brief
 * DQS output access time from CK/CK#.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . TDQSCK
 */
#define  VTSS_F_DDR_PHY_DTPR3_TDQSCK(x)       VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_DTPR3_TDQSCK          VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_DTPR3_TDQSCK(x)       VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . DTPR3_RESERVED_7_3
 */
#define  VTSS_F_DDR_PHY_DTPR3_DTPR3_RESERVED_7_3(x)  VTSS_ENCODE_BITFIELD(x,3,5)
#define  VTSS_M_DDR_PHY_DTPR3_DTPR3_RESERVED_7_3     VTSS_ENCODE_BITMASK(3,5)
#define  VTSS_X_DDR_PHY_DTPR3_DTPR3_RESERVED_7_3(x)  VTSS_EXTRACT_BITFIELD(x,3,5)

/**
 * \brief
 * Maximum DQS output access time from CK/CK#.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . TDQSCKMAX
 */
#define  VTSS_F_DDR_PHY_DTPR3_TDQSCKMAX(x)    VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_DTPR3_TDQSCKMAX       VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_DTPR3_TDQSCKMAX(x)    VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . DTPR3_RESERVED_15_11
 */
#define  VTSS_F_DDR_PHY_DTPR3_DTPR3_RESERVED_15_11(x)  VTSS_ENCODE_BITFIELD(x,11,5)
#define  VTSS_M_DDR_PHY_DTPR3_DTPR3_RESERVED_15_11     VTSS_ENCODE_BITMASK(11,5)
#define  VTSS_X_DDR_PHY_DTPR3_DTPR3_RESERVED_15_11(x)  VTSS_EXTRACT_BITFIELD(x,11,5)

/**
 * \brief
 * DLL locking time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . TDLLK
 */
#define  VTSS_F_DDR_PHY_DTPR3_TDLLK(x)        VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_DDR_PHY_DTPR3_TDLLK           VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_DDR_PHY_DTPR3_TDLLK(x)        VTSS_EXTRACT_BITFIELD(x,16,10)

/**
 * \brief
 * Read to read and write to write command delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . TCCD
 */
#define  VTSS_F_DDR_PHY_DTPR3_TCCD(x)         VTSS_ENCODE_BITFIELD(x,26,3)
#define  VTSS_M_DDR_PHY_DTPR3_TCCD            VTSS_ENCODE_BITMASK(26,3)
#define  VTSS_X_DDR_PHY_DTPR3_TCCD(x)         VTSS_EXTRACT_BITFIELD(x,26,3)

/**
 * \brief
 * ODT turn-off delay extension.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR3 . TOFDX
 */
#define  VTSS_F_DDR_PHY_DTPR3_TOFDX(x)        VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DTPR3_TOFDX           VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DTPR3_TOFDX(x)        VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DRAM Timing Parameters Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR4
 */
#define VTSS_DDR_PHY_DTPR4                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x48)

/**
 * \brief
 * Power down exit delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . TXP
 */
#define  VTSS_F_DDR_PHY_DTPR4_TXP(x)          VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DTPR4_TXP             VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DTPR4_TXP(x)          VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . DTPR4_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DTPR4_DTPR4_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DTPR4_DTPR4_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DTPR4_DTPR4_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * Write leveling output delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . TWLO
 */
#define  VTSS_F_DDR_PHY_DTPR4_TWLO(x)         VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DTPR4_TWLO            VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DTPR4_TWLO(x)         VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . DTPR4_RESERVED_15_12
 */
#define  VTSS_F_DDR_PHY_DTPR4_DTPR4_RESERVED_15_12(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DTPR4_DTPR4_RESERVED_15_12     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DTPR4_DTPR4_RESERVED_15_12(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Refresh-to-Refresh.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . TRFC
 */
#define  VTSS_F_DDR_PHY_DTPR4_TRFC(x)         VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_DDR_PHY_DTPR4_TRFC            VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_DDR_PHY_DTPR4_TRFC(x)         VTSS_EXTRACT_BITFIELD(x,16,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . DTPR4_RESERVED_27_26
 */
#define  VTSS_F_DDR_PHY_DTPR4_DTPR4_RESERVED_27_26(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DTPR4_DTPR4_RESERVED_27_26     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DTPR4_DTPR4_RESERVED_27_26(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * ODT turn-on/turn-off delays.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . TAOND_TAOFD
 */
#define  VTSS_F_DDR_PHY_DTPR4_TAOND_TAOFD(x)  VTSS_ENCODE_BITFIELD(x,28,2)
#define  VTSS_M_DDR_PHY_DTPR4_TAOND_TAOFD     VTSS_ENCODE_BITMASK(28,2)
#define  VTSS_X_DDR_PHY_DTPR4_TAOND_TAOFD(x)  VTSS_EXTRACT_BITFIELD(x,28,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR4 . DTPR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTPR4_DTPR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTPR4_DTPR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTPR4_DTPR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DRAM Timing Parameters Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR5
 */
#define VTSS_DDR_PHY_DTPR5                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x49)

/**
 * \brief
 * Internal write to read command delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR5 . TWTR
 */
#define  VTSS_F_DDR_PHY_DTPR5_TWTR(x)         VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DTPR5_TWTR            VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DTPR5_TWTR(x)         VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR5 . DTPR5_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DTPR5_DTPR5_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DTPR5_DTPR5_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DTPR5_DTPR5_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * Activate to read or write delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR5 . TRCD
 */
#define  VTSS_F_DDR_PHY_DTPR5_TRCD(x)         VTSS_ENCODE_BITFIELD(x,8,7)
#define  VTSS_M_DDR_PHY_DTPR5_TRCD            VTSS_ENCODE_BITMASK(8,7)
#define  VTSS_X_DDR_PHY_DTPR5_TRCD(x)         VTSS_EXTRACT_BITFIELD(x,8,7)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR5 . DTPR5_RESERVED_15
 */
#define  VTSS_F_DDR_PHY_DTPR5_DTPR5_RESERVED_15(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_DTPR5_DTPR5_RESERVED_15  VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_DTPR5_DTPR5_RESERVED_15(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * Activate to activate command delay (same bank).
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR5 . TRC
 */
#define  VTSS_F_DDR_PHY_DTPR5_TRC(x)          VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DTPR5_TRC             VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DTPR5_TRC(x)          VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR5 . DTPR5_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DTPR5_DTPR5_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DTPR5_DTPR5_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DTPR5_DTPR5_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DRAM Timing Parameters Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTPR6
 */
#define VTSS_DDR_PHY_DTPR6                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x4a)

/**
 * \brief
 * PUB Read Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR6 . PUBRL
 */
#define  VTSS_F_DDR_PHY_DTPR6_PUBRL(x)        VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DTPR6_PUBRL           VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DTPR6_PUBRL(x)        VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR6 . DTPR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DTPR6_DTPR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DTPR6_DTPR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DTPR6_DTPR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * PUB Write Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR6 . PUBWL
 */
#define  VTSS_F_DDR_PHY_DTPR6_PUBWL(x)        VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DTPR6_PUBWL           VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DTPR6_PUBWL(x)        VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR6 . RESERVED_29_14
 */
#define  VTSS_F_DDR_PHY_DTPR6_RESERVED_29_14(x)  VTSS_ENCODE_BITFIELD(x,14,16)
#define  VTSS_M_DDR_PHY_DTPR6_RESERVED_29_14     VTSS_ENCODE_BITMASK(14,16)
#define  VTSS_X_DDR_PHY_DTPR6_RESERVED_29_14(x)  VTSS_EXTRACT_BITFIELD(x,14,16)

/**
 * \brief
 * PUB Read Latency Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR6 . PUBRLEN
 */
#define  VTSS_F_DDR_PHY_DTPR6_PUBRLEN(x)      VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DTPR6_PUBRLEN         VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DTPR6_PUBRLEN(x)      VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * PUB Write Latency Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTPR6 . PUBWLEN
 */
#define  VTSS_F_DDR_PHY_DTPR6_PUBWLEN(x)      VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DTPR6_PUBWLEN         VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DTPR6_PUBWLEN(x)      VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief RDIMM General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMGCR0
 */
#define VTSS_DDR_PHY_RDIMMGCR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x50)

/**
 * \brief
 * Registered DIMM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RDIMM
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RDIMM(x)    VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RDIMM       VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RDIMM(x)    VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Parity Error No Registering.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . ERRNOREG
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_ERRNOREG(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_ERRNOREG    VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_ERRNOREG(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Stop on Parity Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . SOPERR
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_SOPERR(x)   VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_SOPERR      VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_SOPERR(x)   VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Parity Error Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . PERRDIS
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_PERRDIS(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_PERRDIS     VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_PERRDIS(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RESERVED_13_4
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RESERVED_13_4(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RESERVED_13_4     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RESERVED_13_4(x)  VTSS_EXTRACT_BITFIELD(x,4,10)

/**
 * \brief
 * PAR_IN On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . PARINODT
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_PARINODT(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_PARINODT    VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_PARINODT(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RDIMMGCR0_RESERVED_15
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_15(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_15  VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_15(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * PAR_IN Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . PARINPDR
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_PARINPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_PARINPDR    VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_PARINPDR(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PAR_IN I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . PARINIOM
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_PARINIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_PARINIOM    VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_PARINIOM(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Load Reduced DIMM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . LRDIMM
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_LRDIMM(x)   VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_LRDIMM      VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_LRDIMM(x)   VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * ERROUT# On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . ERROUTODT
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_ERROUTODT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_ERROUTODT   VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_ERROUTODT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RDIMMGCR0_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RDIMMGCR0_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * ERROUT# Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . ERROUTPDR
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_ERROUTPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_ERROUTPDR   VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_ERROUTPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * ERROUT# I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . ERROUTIOM
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_ERROUTIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_ERROUTIOM   VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_ERROUTIOM(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * ERROUT# Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . ERROUTOE
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_ERROUTOE(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_ERROUTOE    VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_ERROUTOE(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * RDIMM Outputs On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RDIMMODT
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RDIMMODT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RDIMMODT    VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RDIMMODT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RESERVED_25
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RESERVED_25(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RESERVED_25  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RESERVED_25(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * RDIMM Outputs Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RDIMMPDR
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RDIMMPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RDIMMPDR    VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RDIMMPDR(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * RDIMM Outputs I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . RDIMMIOM
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_RDIMMIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_RDIMMIOM    VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_RDIMMIOM(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * QCSEN# Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . QCSENOE
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_QCSENOE(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_QCSENOE     VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_QCSENOE(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * MIRROR Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . MIRROROE
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_MIRROROE(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_MIRROROE    VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_MIRROROE(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * RDMIMM Quad CS Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . QCSEN
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_QCSEN(x)    VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_QCSEN       VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_QCSEN(x)    VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * RDIMM Mirror.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR0 . MIRROR
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR0_MIRROR(x)   VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR0_MIRROR      VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_RDIMMGCR0_MIRROR(x)   VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief RDIMM General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMGCR1
 */
#define VTSS_DDR_PHY_RDIMMGCR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x51)

/**
 * \brief
 * Stabilization time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . TBCSTAB
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_TBCSTAB(x)  VTSS_ENCODE_BITFIELD(x,0,14)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_TBCSTAB     VTSS_ENCODE_BITMASK(0,14)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_TBCSTAB(x)  VTSS_EXTRACT_BITFIELD(x,0,14)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . RDIMMGCR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Command word to command word programming delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . TBCMRD
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_TBCMRD(x)   VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_TBCMRD      VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_TBCMRD(x)   VTSS_EXTRACT_BITFIELD(x,16,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . RDIMMGCR1_RESERVED_19
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_19(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_19  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_19(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Command word to command word programming delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . TBCMRD_L
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_TBCMRD_L(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_TBCMRD_L     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_TBCMRD_L(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . RDIMMGCR1_RESERVED_23
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_23(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_23  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_23(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Command word to command word programming delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . TBCMRD_L2
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_TBCMRD_L2(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_TBCMRD_L2     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_TBCMRD_L2(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . RDIMMGCR1_RESERVED_27
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_27(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_27  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_RDIMMGCR1_RESERVED_27(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Address [17] B-side Inversion Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR1 . A17BID
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR1_A17BID(x)   VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_RDIMMGCR1_A17BID      VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_RDIMMGCR1_A17BID(x)   VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief RDIMM General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMGCR2
 */
#define VTSS_DDR_PHY_RDIMMGCR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x52)

/**
 * \brief
 * Control Registers Initialization Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMGCR2 . CRINIT
 */
#define  VTSS_F_DDR_PHY_RDIMMGCR2_CRINIT(x)   (x)
#define  VTSS_M_DDR_PHY_RDIMMGCR2_CRINIT      0xffffffff
#define  VTSS_X_DDR_PHY_RDIMMGCR2_CRINIT(x)   (x)


/**
 * \brief RDIMM Control Register 0 (DDR3)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR0
 */
#define VTSS_DDR_PHY_RDIMMCR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x54)

/**
 * \brief
 * Control Word 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC0
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC0(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC0     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC0(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Control Word 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC1
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC1(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC1     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC1(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control Word 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC2
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC2(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC2     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC2(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Control Word 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC3
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC3(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC3     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC3(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Control Word 4.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC4
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC4(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC4     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC4(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Control Word 5.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC5
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC5(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC5     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC5(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Control Word 6.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC6
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC6(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC6     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC6(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Control Word 7.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0 . RDIMMCR0_RC7
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_RDIMMCR0_RC7(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_RDIMMCR0_RC7     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_RDIMMCR0_RC7(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief RDIMM Control Register 0 (DDR4)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR0_DDR4
 */
#define VTSS_DDR_PHY_RDIMMCR0_DDR4           VTSS_IOREG(VTSS_TO_DDR_PHY,0x54)

/**
 * \brief
 * Control Word 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC0
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC0(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC0     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC0(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Control Word 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC1
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC1(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC1     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC1(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control Word 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC2
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC2(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC2     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC2(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Control Word 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC3
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC3(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC3     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC3(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Control Word 4.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC4
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC4(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC4     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC4(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Control Word 5.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC5
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC5(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC5     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC5(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Control Word 6.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC6
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC6(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC6     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC6(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Control Word 7.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR0_DDR4 . RDIMMCR0_DDR4_RC7
 */
#define  VTSS_F_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC7(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC7     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_RDIMMCR0_DDR4_RDIMMCR0_DDR4_RC7(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief RDIMM Control Register 1 (DDR3)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR1
 */
#define VTSS_DDR_PHY_RDIMMCR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x55)

/**
 * \brief
 * Control Word 8.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC8
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC8(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC8     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC8(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Control Word 9.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC9
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC9(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC9     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC9(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control Word 10.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC10
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Control Word 11.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC11
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Control Word 12.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC12
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Control Word 13.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC13
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Control Word 14.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC14
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Control Word 15.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1 . RDIMMCR1_RC15
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_RDIMMCR1_RC15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_RDIMMCR1_RC15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_RDIMMCR1_RC15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief RDIMM Control Register 1 (DDR4)
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR1_DDR4
 */
#define VTSS_DDR_PHY_RDIMMCR1_DDR4           VTSS_IOREG(VTSS_TO_DDR_PHY,0x55)

/**
 * \brief
 * Control Word 8.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC8
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC8(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC8     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC8(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Control Word 9.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC9
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC9(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC9     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC9(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Control Word 10.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC10
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC10(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC10     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC10(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Control Word 11.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC11
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC11(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC11     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC11(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Control Word 12.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC12
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC12(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC12     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC12(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Control Word 13.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC13
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC13(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC13     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC13(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Control Word 14.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC14
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC14(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC14     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC14(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Control Word 15.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR1_DDR4 . RDIMMCR1_DDR4_RC15
 */
#define  VTSS_F_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC15(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC15     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_RDIMMCR1_DDR4_RDIMMCR1_DDR4_RC15(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief RDIMM Control Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR2
 */
#define VTSS_DDR_PHY_RDIMMCR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x56)

/**
 * \brief
 * Control Word RC1X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR2 . RC1X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR2_RC1X(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_RDIMMCR2_RC1X         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_RDIMMCR2_RC1X(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Control Word RC2X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR2 . RC2X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR2_RC2X(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_RDIMMCR2_RC2X         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_RDIMMCR2_RC2X(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Control Word RC3X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR2 . RC3X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR2_RC3X(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_RDIMMCR2_RC3X         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_RDIMMCR2_RC3X(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Control Word RC4X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR2 . RC4X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR2_RC4X(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_RDIMMCR2_RC4X         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_RDIMMCR2_RC4X(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief RDIMM Control Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR3
 */
#define VTSS_DDR_PHY_RDIMMCR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x57)

/**
 * \brief
 * Control Word RC5X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR3 . RC5X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR3_RC5X(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_RDIMMCR3_RC5X         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_RDIMMCR3_RC5X(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Control Word RC6X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR3 . RC6X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR3_RC6X(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_RDIMMCR3_RC6X         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_RDIMMCR3_RC6X(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Control Word RC7X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR3 . RC7X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR3_RC7X(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_RDIMMCR3_RC7X         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_RDIMMCR3_RC7X(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Control Word RC8X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR3 . RC8X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR3_RC8X(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_RDIMMCR3_RC8X         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_RDIMMCR3_RC8X(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief RDIMM Control Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RDIMMCR4
 */
#define VTSS_DDR_PHY_RDIMMCR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x58)

/**
 * \brief
 * Control Word RC9X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR4 . RC9X
 */
#define  VTSS_F_DDR_PHY_RDIMMCR4_RC9X(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_RDIMMCR4_RC9X         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_RDIMMCR4_RC9X(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Control Word RCAX.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR4 . RCAX
 */
#define  VTSS_F_DDR_PHY_RDIMMCR4_RCAX(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_RDIMMCR4_RCAX         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_RDIMMCR4_RCAX(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Control Word RB3X.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR4 . RCBX
 */
#define  VTSS_F_DDR_PHY_RDIMMCR4_RCBX(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_RDIMMCR4_RCBX         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_RDIMMCR4_RCBX(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Control Word RCXX.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RDIMMCR4 . RCXX
 */
#define  VTSS_F_DDR_PHY_RDIMMCR4_RCXX(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_RDIMMCR4_RCXX         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_RDIMMCR4_RCXX(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief Scheduler Command Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:SCHCR0
 */
#define VTSS_DDR_PHY_SCHCR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x5a)

/**
 * \brief
 * Scheduler Command Trigger.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR0 . SCHTRIG
 */
#define  VTSS_F_DDR_PHY_SCHCR0_SCHTRIG(x)     VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_SCHCR0_SCHTRIG        VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_SCHCR0_SCHTRIG(x)     VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Scheduler Command.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR0 . CMD
 */
#define  VTSS_F_DDR_PHY_SCHCR0_CMD(x)         VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_SCHCR0_CMD            VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_SCHCR0_CMD(x)         VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Scheduler Special Commands.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR0 . SP_CMD
 */
#define  VTSS_F_DDR_PHY_SCHCR0_SP_CMD(x)      VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_SCHCR0_SP_CMD         VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_SCHCR0_SP_CMD(x)      VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR0 . SCHCR0_RESERVED_13_12
 */
#define  VTSS_F_DDR_PHY_SCHCR0_SCHCR0_RESERVED_13_12(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_SCHCR0_SCHCR0_RESERVED_13_12     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_SCHCR0_SCHCR0_RESERVED_13_12(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Scheduler Command DQ Value.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR0 . SCHDQV
 */
#define  VTSS_F_DDR_PHY_SCHCR0_SCHDQV(x)      VTSS_ENCODE_BITFIELD(x,14,18)
#define  VTSS_M_DDR_PHY_SCHCR0_SCHDQV         VTSS_ENCODE_BITMASK(14,18)
#define  VTSS_X_DDR_PHY_SCHCR0_SCHDQV(x)      VTSS_EXTRACT_BITFIELD(x,14,18)


/**
 * \brief Scheduler Command Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:SCHCR1
 */
#define VTSS_DDR_PHY_SCHCR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x5b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . SCHCR1_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_SCHCR1_SCHCR1_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_SCHCR1_SCHCR1_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_SCHCR1_SCHCR1_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * All Ranks Enabled.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . ALLRANK
 */
#define  VTSS_F_DDR_PHY_SCHCR1_ALLRANK(x)     VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_SCHCR1_ALLRANK        VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_SCHCR1_ALLRANK(x)     VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . SCHCR1_RESERVED_3
 */
#define  VTSS_F_DDR_PHY_SCHCR1_SCHCR1_RESERVED_3(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_SCHCR1_SCHCR1_RESERVED_3  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_SCHCR1_SCHCR1_RESERVED_3(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Scheduler Command Bank Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . SCBK
 */
#define  VTSS_F_DDR_PHY_SCHCR1_SCBK(x)        VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_SCHCR1_SCBK           VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_SCHCR1_SCBK(x)        VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Scheduler Command Bank Group.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . SCBG
 */
#define  VTSS_F_DDR_PHY_SCHCR1_SCBG(x)        VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_SCHCR1_SCBG           VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_SCHCR1_SCBG(x)        VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Scheduler Command Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . SCADDR
 */
#define  VTSS_F_DDR_PHY_SCHCR1_SCADDR(x)      VTSS_ENCODE_BITFIELD(x,8,20)
#define  VTSS_M_DDR_PHY_SCHCR1_SCADDR         VTSS_ENCODE_BITMASK(8,20)
#define  VTSS_X_DDR_PHY_SCHCR1_SCADDR(x)      VTSS_EXTRACT_BITFIELD(x,8,20)

/**
 * \brief
 * Scheduler Rank Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_SCHCR1 . SCRNK
 */
#define  VTSS_F_DDR_PHY_SCHCR1_SCRNK(x)       VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_SCHCR1_SCRNK          VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_SCHCR1_SCRNK(x)       VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief DDR3 Mode Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR0
 */
#define VTSS_DDR_PHY_MR0                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x60)

/**
 * \brief
 * Burst Length.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_BL
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_BL(x)         VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_MR0_MR0_BL            VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_MR0_MR0_BL(x)         VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * CAS Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_CL_2
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_CL_2(x)       VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR0_MR0_CL_2          VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR0_MR0_CL_2(x)       VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Burst Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_BT
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_BT(x)         VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR0_MR0_BT            VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR0_MR0_BT(x)         VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * CAS Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_CL_6_4
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_CL_6_4(x)     VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_DDR_PHY_MR0_MR0_CL_6_4        VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_DDR_PHY_MR0_MR0_CL_6_4(x)     VTSS_EXTRACT_BITFIELD(x,4,3)

/**
 * \brief
 * Operating Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_TM
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_TM(x)         VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR0_MR0_TM            VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR0_MR0_TM(x)         VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * DLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_DR
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_DR(x)         VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_MR0_MR0_DR            VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_MR0_MR0_DR(x)         VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Write Recovery.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . WR
 */
#define  VTSS_F_DDR_PHY_MR0_WR(x)             VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_DDR_PHY_MR0_WR                VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_DDR_PHY_MR0_WR(x)             VTSS_EXTRACT_BITFIELD(x,9,3)

/**
 * \brief
 * Power-Down Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . PD
 */
#define  VTSS_F_DDR_PHY_MR0_PD(x)             VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR0_PD                VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR0_PD(x)             VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR0_MR0_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR0_MR0_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0 . MR0_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR0_MR0_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR0_MR0_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR0_MR0_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR0_DDR4
 */
#define VTSS_DDR_PHY_MR0_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x60)

/**
 * \brief
 * Burst Length.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_BL
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_BL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_BL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_BL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * CAS Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_CL_2
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_2(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_2  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_2(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Burst Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_BT
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_BT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_BT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_BT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * CAS Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_CL_6_4
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_6_4(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_6_4     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_CL_6_4(x)  VTSS_EXTRACT_BITFIELD(x,4,3)

/**
 * \brief
 * Operating Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_TM
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_TM(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_TM  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_TM(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * DLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_DR
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_DR(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_DR  VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_DR(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Write Recovery and Read to Precharge.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . WR_11_9
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_WR_11_9(x)   VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_DDR_PHY_MR0_DDR4_WR_11_9      VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_DDR_PHY_MR0_DDR4_WR_11_9(x)   VTSS_EXTRACT_BITFIELD(x,9,3)

/**
 * \brief
 * CAS Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . CL_12
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_CL_12(x)     VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR0_DDR4_CL_12        VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR0_DDR4_CL_12(x)     VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Write Recovery and Read to Precharge.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . WR_13
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_WR_13(x)     VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_MR0_DDR4_WR_13        VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_MR0_DDR4_WR_13(x)     VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . RSVD_15_14
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_RSVD_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_MR0_DDR4_RSVD_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_MR0_DDR4_RSVD_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_DDR4 . MR0_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR0_DDR4_MR0_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR0_DDR4_MR0_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR0_DDR4_MR0_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR0_LPDDR2
 */
#define VTSS_DDR_PHY_MR0_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x60)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_LPDDR2 . MR0_LPDDR2_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_LPDDR2 . MR0_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR0_LPDDR2_MR0_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR0_LPDDR3
 */
#define VTSS_DDR_PHY_MR0_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x60)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_LPDDR3 . MR0_LPDDR3_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR0_LPDDR3 . MR0_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR0_LPDDR3_MR0_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR1
 */
#define VTSS_DDR_PHY_MR1                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x61)

/**
 * \brief
 * DLL Enable/Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_DE
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_DE(x)         VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_MR1_MR1_DE            VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_MR1_MR1_DE(x)         VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Output Driver Impedance Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . DIC_1
 */
#define  VTSS_F_DDR_PHY_MR1_DIC_1(x)          VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_MR1_DIC_1             VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_MR1_DIC_1(x)          VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * On Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . RTT_2
 */
#define  VTSS_F_DDR_PHY_MR1_RTT_2(x)          VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR1_RTT_2             VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR1_RTT_2(x)          VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Posted CAS Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_AL
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_AL(x)         VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_DDR_PHY_MR1_MR1_AL            VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_DDR_PHY_MR1_MR1_AL(x)         VTSS_EXTRACT_BITFIELD(x,3,2)

/**
 * \brief
 * Output Driver Impedance Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . DIC_5
 */
#define  VTSS_F_DDR_PHY_MR1_DIC_5(x)          VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_MR1_DIC_5             VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_MR1_DIC_5(x)          VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * On Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . RTT_6
 */
#define  VTSS_F_DDR_PHY_MR1_RTT_6(x)          VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_MR1_RTT_6             VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_MR1_RTT_6(x)          VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_LEVEL
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_LEVEL(x)      VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR1_MR1_LEVEL         VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR1_MR1_LEVEL(x)      VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_RSVD_8
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_RSVD_8(x)     VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_MR1_MR1_RSVD_8        VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_MR1_MR1_RSVD_8(x)     VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * On Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . RTT_9
 */
#define  VTSS_F_DDR_PHY_MR1_RTT_9(x)          VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_MR1_RTT_9             VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_MR1_RTT_9(x)          VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . RSVD_10
 */
#define  VTSS_F_DDR_PHY_MR1_RSVD_10(x)        VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_MR1_RSVD_10           VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_MR1_RSVD_10(x)        VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Termination Data Strobe.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_TDQS
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_TDQS(x)       VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_MR1_MR1_TDQS          VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_MR1_MR1_TDQS(x)       VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Output Enable/Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_QOFF
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_QOFF(x)       VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR1_MR1_QOFF          VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR1_MR1_QOFF(x)       VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR1_MR1_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR1_MR1_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1 . MR1_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR1_MR1_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR1_MR1_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR1_MR1_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR1_DDR4
 */
#define VTSS_DDR_PHY_MR1_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x61)

/**
 * \brief
 * DLL Enable/Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_DE
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_DE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_DE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_DE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Output Driver Impedance Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . DIC
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_DIC(x)       VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_DDR_PHY_MR1_DDR4_DIC          VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_DDR_PHY_MR1_DDR4_DIC(x)       VTSS_EXTRACT_BITFIELD(x,1,2)

/**
 * \brief
 * Posted CAS Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_AL
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_AL(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_AL     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_AL(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . RSVD_6_5
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_RSVD_6_5(x)  VTSS_ENCODE_BITFIELD(x,5,2)
#define  VTSS_M_DDR_PHY_MR1_DDR4_RSVD_6_5     VTSS_ENCODE_BITMASK(5,2)
#define  VTSS_X_DDR_PHY_MR1_DDR4_RSVD_6_5(x)  VTSS_EXTRACT_BITFIELD(x,5,2)

/**
 * \brief
 * Write Leveling Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_LEVEL
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_LEVEL(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_LEVEL  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_LEVEL(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * On Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . RTT
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_RTT(x)       VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_MR1_DDR4_RTT          VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_MR1_DDR4_RTT(x)       VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Termination Data Strobe.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_TDQS
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_TDQS(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_TDQS  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_TDQS(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Output Enable/Disable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_QOFF
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_QOFF(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_QOFF  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_QOFF(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_DDR4 . MR1_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR1_DDR4_MR1_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR1_DDR4_MR1_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR1_DDR4_MR1_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR1_LPDDR2
 */
#define VTSS_DDR_PHY_MR1_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x61)

/**
 * \brief
 * Burst Length.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR2 . MR1_LPDDR2_BL
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * Burst Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR2 . MR1_LPDDR2_BT
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_BT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Wrap Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR2 . MR1_LPDDR2_WC
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_WC(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_WC  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_WC(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Recovery.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR2 . MR1_LPDDR2_NWR
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_NWR(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_NWR     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_NWR(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR2 . MR1_LPDDR2_RSVD_15_8
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RSVD_15_8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RSVD_15_8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RSVD_15_8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR2 . MR1_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR1_LPDDR2_MR1_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR1_LPDDR3
 */
#define VTSS_DDR_PHY_MR1_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x61)

/**
 * \brief
 * Burst Length.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR3 . MR1_LPDDR3_BL
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * Burst Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR3 . MR1_LPDDR3_BT
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_BT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Wrap Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR3 . MR1_LPDDR3_WC
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_WC(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_WC  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_WC(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Recovery.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR3 . MR1_LPDDR3_NWR
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_NWR(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_NWR     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_NWR(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR3 . MR1_LPDDR3_RSVD_15_8
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RSVD_15_8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RSVD_15_8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RSVD_15_8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR1_LPDDR3 . MR1_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR1_LPDDR3_MR1_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR2
 */
#define VTSS_DDR_PHY_MR2                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x62)

/**
 * \brief
 * Partial Array Self Refresh.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . PASR
 */
#define  VTSS_F_DDR_PHY_MR2_PASR(x)           VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_MR2_PASR              VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_MR2_PASR(x)           VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * CAS Write Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . MR2_CWL
 */
#define  VTSS_F_DDR_PHY_MR2_MR2_CWL(x)        VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_DDR_PHY_MR2_MR2_CWL           VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_DDR_PHY_MR2_MR2_CWL(x)        VTSS_EXTRACT_BITFIELD(x,3,3)

/**
 * \brief
 * Auto Self-Refresh.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . ASR
 */
#define  VTSS_F_DDR_PHY_MR2_ASR(x)            VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_MR2_ASR               VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_MR2_ASR(x)            VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Self-Refresh Temperature Range.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . SRT
 */
#define  VTSS_F_DDR_PHY_MR2_SRT(x)            VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR2_SRT               VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR2_SRT(x)            VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . MR2_RSVD_8
 */
#define  VTSS_F_DDR_PHY_MR2_MR2_RSVD_8(x)     VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_MR2_MR2_RSVD_8        VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_MR2_MR2_RSVD_8(x)     VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Dynamic ODT.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . MR2_RTT_WR
 */
#define  VTSS_F_DDR_PHY_MR2_MR2_RTT_WR(x)     VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_MR2_MR2_RTT_WR        VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_MR2_MR2_RTT_WR(x)     VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . RSVD_15_11
 */
#define  VTSS_F_DDR_PHY_MR2_RSVD_15_11(x)     VTSS_ENCODE_BITFIELD(x,11,5)
#define  VTSS_M_DDR_PHY_MR2_RSVD_15_11        VTSS_ENCODE_BITMASK(11,5)
#define  VTSS_X_DDR_PHY_MR2_RSVD_15_11(x)     VTSS_EXTRACT_BITFIELD(x,11,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2 . MR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR2_MR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR2_MR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR2_MR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR2_DDR4
 */
#define VTSS_DDR_PHY_MR2_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x62)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . RSVD_2_0
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_RSVD_2_0(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_MR2_DDR4_RSVD_2_0     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_MR2_DDR4_RSVD_2_0(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * CAS Write Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . MR2_DDR4_CWL
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_MR2_DDR4_CWL(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_DDR_PHY_MR2_DDR4_MR2_DDR4_CWL     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_DDR_PHY_MR2_DDR4_MR2_DDR4_CWL(x)  VTSS_EXTRACT_BITFIELD(x,3,3)

/**
 * \brief
 * Low Power Array Self Refresh.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . LPASR
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_LPASR(x)     VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_MR2_DDR4_LPASR        VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_MR2_DDR4_LPASR(x)     VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . MR2_DDR4_RSVD_8
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_8(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_8  VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_8(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Dynamic ODT.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . MR2_DDR4_RTT_WR
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RTT_WR(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RTT_WR     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RTT_WR(x)  VTSS_EXTRACT_BITFIELD(x,9,3)

/**
 * \brief
 * Write CRC.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . WRCRC
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_WRCRC(x)     VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR2_DDR4_WRCRC        VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR2_DDR4_WRCRC(x)     VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . MR2_DDR4_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_DDR4 . MR2_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR2_DDR4_MR2_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR2_DDR4_MR2_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR2_DDR4_MR2_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR2_LPDDR2
 */
#define VTSS_DDR_PHY_MR2_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x62)

/**
 * \brief
 * Read and Write Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR2 . MR2_LPDDR2_RL_WL
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RL_WL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RL_WL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RL_WL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR2 . MR2_LPDDR2_RSVD_15_4
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RSVD_15_4(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RSVD_15_4     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RSVD_15_4(x)  VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR2 . MR2_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR2_LPDDR2_MR2_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR2_LPDDR3
 */
#define VTSS_DDR_PHY_MR2_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x62)

/**
 * \brief
 * Read and Write Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . MR2_LPDDR3_RL_WL
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RL_WL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RL_WL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RL_WL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * nWRE programming.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . NWRE
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_NWRE(x)    VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_NWRE       VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_NWRE(x)    VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . MR2_LPDDR3_RSVD_5
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_5(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_5  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_5(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . WLSEL
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_WLSEL(x)   VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_WLSEL      VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_WLSEL(x)   VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . WRLVL
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_WRLVL(x)   VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_WRLVL      VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_WRLVL(x)   VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . MR2_LPDDR3_RSVD_15_8
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_15_8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_15_8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RSVD_15_8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR2_LPDDR3 . MR2_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR2_LPDDR3_MR2_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR3
 */
#define VTSS_DDR_PHY_MR3                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x63)

/**
 * \brief
 * Multi-Purpose Register (MPR) Location.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3 . MR3_MPRLOC
 */
#define  VTSS_F_DDR_PHY_MR3_MR3_MPRLOC(x)     VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_MR3_MR3_MPRLOC        VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_MR3_MR3_MPRLOC(x)     VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Multi-Purpose Register Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3 . MPR
 */
#define  VTSS_F_DDR_PHY_MR3_MPR(x)            VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR3_MPR               VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR3_MPR(x)            VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3 . RSVD_15_3
 */
#define  VTSS_F_DDR_PHY_MR3_RSVD_15_3(x)      VTSS_ENCODE_BITFIELD(x,3,13)
#define  VTSS_M_DDR_PHY_MR3_RSVD_15_3         VTSS_ENCODE_BITMASK(3,13)
#define  VTSS_X_DDR_PHY_MR3_RSVD_15_3(x)      VTSS_EXTRACT_BITFIELD(x,3,13)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3 . MR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR3_MR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR3_MR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR3_MR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR3_DDR4
 */
#define VTSS_DDR_PHY_MR3_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x63)

/**
 * \brief
 * Multi-Purpose Register (MPR) Page Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . MPRPSEL
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_MPRPSEL(x)   VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_MR3_DDR4_MPRPSEL      VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_MR3_DDR4_MPRPSEL(x)   VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Multi-Purpose Operation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . MPRO
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_MPRO(x)      VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR3_DDR4_MPRO         VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR3_DDR4_MPRO(x)      VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Geardown Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . GDM
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_GDM(x)       VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR3_DDR4_GDM          VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR3_DDR4_GDM(x)       VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Per DRAM Addressability.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . PDA
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_PDA(x)       VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_MR3_DDR4_PDA          VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_MR3_DDR4_PDA(x)       VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Temp sensor readout.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . TSR
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_TSR(x)       VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_MR3_DDR4_TSR          VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_MR3_DDR4_TSR(x)       VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Fine Granularity Refresh Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . FGRM
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_FGRM(x)      VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_DDR_PHY_MR3_DDR4_FGRM         VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_DDR_PHY_MR3_DDR4_FGRM(x)      VTSS_EXTRACT_BITFIELD(x,6,3)

/**
 * \brief
 * Write Command Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . WCL
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_WCL(x)       VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_MR3_DDR4_WCL          VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_MR3_DDR4_WCL(x)       VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * Multi-Purpose Register Read Format.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . MPRRF
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_MPRRF(x)     VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_DDR_PHY_MR3_DDR4_MPRRF        VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_DDR_PHY_MR3_DDR4_MPRRF(x)     VTSS_EXTRACT_BITFIELD(x,11,2)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . MR3_DDR4_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_MR3_DDR4_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR3_DDR4_MR3_DDR4_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR3_DDR4_MR3_DDR4_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_DDR4 . MR3_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR3_DDR4_MR3_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR3_DDR4_MR3_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR3_DDR4_MR3_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR3_LPDDR2
 */
#define VTSS_DDR_PHY_MR3_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x63)

/**
 * \brief
 * Drive Strength.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_LPDDR2 . MR3_LPDDR2_DS
 */
#define  VTSS_F_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_DS(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_DS     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_DS(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_LPDDR2 . MR3_LPDDR2_RSVD_15_4
 */
#define  VTSS_F_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RSVD_15_4(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RSVD_15_4     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RSVD_15_4(x)  VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_LPDDR2 . MR3_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR3_LPDDR2_MR3_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR3_LPDDR3
 */
#define VTSS_DDR_PHY_MR3_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x63)

/**
 * \brief
 * Drive Strength.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_LPDDR3 . MR3_LPDDR3_DS
 */
#define  VTSS_F_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_DS(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_DS     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_DS(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_LPDDR3 . MR3_LPDDR3_RSVD_15_4
 */
#define  VTSS_F_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RSVD_15_4(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RSVD_15_4     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RSVD_15_4(x)  VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR3_LPDDR3 . MR3_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR3_LPDDR3_MR3_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR4
 */
#define VTSS_DDR_PHY_MR4                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x64)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4 . MR4_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR4_MR4_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR4_MR4_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR4_MR4_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4 . MR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR4_MR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR4_MR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR4_MR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR4_DDR4
 */
#define VTSS_DDR_PHY_MR4_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x64)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . RSVD_0
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_RSVD_0(x)    VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_RSVD_0       VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_MR4_DDR4_RSVD_0(x)    VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Maximum Power Down Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . MPDM
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_MPDM(x)      VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_MPDM         VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_MR4_DDR4_MPDM(x)      VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Temperature Controlled Refresh Range.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . TCRR
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_TCRR(x)      VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_TCRR         VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR4_DDR4_TCRR(x)      VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Temperature Controlled Refresh Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . TCRM
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_TCRM(x)      VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_TCRM         VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR4_DDR4_TCRM(x)      VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Internal VREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . IVM
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_IVM(x)       VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_IVM          VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_MR4_DDR4_IVM(x)       VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . MR4_DDR4_RSVD_5
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_5(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_5  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_5(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * CS to Command Latency Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . CS2CMDL
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_CS2CMDL(x)   VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_DDR_PHY_MR4_DDR4_CS2CMDL      VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_DDR_PHY_MR4_DDR4_CS2CMDL(x)   VTSS_EXTRACT_BITFIELD(x,6,3)

/**
 * \brief
 * Self Refresh Abort.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . SRA
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_SRA(x)       VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_SRA          VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_MR4_DDR4_SRA(x)       VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Read Preamble Training Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . RPTM
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_RPTM(x)      VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_RPTM         VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_MR4_DDR4_RPTM(x)      VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Read Preamble.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . RDP
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_RDP(x)       VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_RDP          VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_MR4_DDR4_RDP(x)       VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Write Preamble.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . WRP
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_WRP(x)       VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR4_DDR4_WRP          VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR4_DDR4_WRP(x)       VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . MR4_DDR4_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR4_DDR4_MR4_DDR4_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_DDR4 . MR4_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR4_DDR4_MR4_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR4_DDR4_MR4_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR4_DDR4_MR4_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR4_LPDDR2
 */
#define VTSS_DDR_PHY_MR4_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x64)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_LPDDR2 . MR4_LPDDR2_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_LPDDR2 . MR4_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR4_LPDDR2_MR4_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR4_LPDDR3
 */
#define VTSS_DDR_PHY_MR4_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x64)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_LPDDR3 . MR4_LPDDR3_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR4_LPDDR3 . MR4_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR4_LPDDR3_MR4_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR5
 */
#define VTSS_DDR_PHY_MR5                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x65)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5 . MR5_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR5_MR5_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR5_MR5_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR5_MR5_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5 . MR5_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR5_MR5_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR5_MR5_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR5_MR5_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR5_DDR4
 */
#define VTSS_DDR_PHY_MR5_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x65)

/**
 * \brief
 * C/A Parity Latency Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . CAPM
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_CAPM(x)      VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_MR5_DDR4_CAPM         VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_MR5_DDR4_CAPM(x)      VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * CRC Error Clear.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . CRCEC
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_CRCEC(x)     VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_CRCEC        VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_MR5_DDR4_CRCEC(x)     VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * C/A Parity Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . CAPES
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_CAPES(x)     VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_CAPES        VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_MR5_DDR4_CAPES(x)     VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * ODT Input Buffer during Power Down mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . ODTIBPD
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_ODTIBPD(x)   VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_ODTIBPD      VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_MR5_DDR4_ODTIBPD(x)   VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * RTT_PARK.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . RTTPARK
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_RTTPARK(x)   VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_DDR_PHY_MR5_DDR4_RTTPARK      VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_DDR_PHY_MR5_DDR4_RTTPARK(x)   VTSS_EXTRACT_BITFIELD(x,6,3)

/**
 * \brief
 * CA parity Persistent Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . CAPPE
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_CAPPE(x)     VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_CAPPE        VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_MR5_DDR4_CAPPE(x)     VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Data Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . DM
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_DM(x)        VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_DM           VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_MR5_DDR4_DM(x)        VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Write Data Bus Inversion.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . MR5_DDR4_WDBI
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_MR5_DDR4_WDBI(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_MR5_DDR4_WDBI  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_MR5_DDR4_MR5_DDR4_WDBI(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Read Data Bus Inversion.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . MR5_DDR4_RDBI
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_MR5_DDR4_RDBI(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_MR5_DDR4_MR5_DDR4_RDBI  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_MR5_DDR4_MR5_DDR4_RDBI(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . MR5_DDR4_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_MR5_DDR4_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR5_DDR4_MR5_DDR4_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR5_DDR4_MR5_DDR4_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_DDR4 . MR5_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR5_DDR4_MR5_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR5_DDR4_MR5_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR5_DDR4_MR5_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR5_LPDDR2
 */
#define VTSS_DDR_PHY_MR5_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x65)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_LPDDR2 . MR5_LPDDR2_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_LPDDR2 . MR5_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR5_LPDDR2_MR5_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR5_LPDDR3
 */
#define VTSS_DDR_PHY_MR5_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x65)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_LPDDR3 . MR5_LPDDR3_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR5_LPDDR3 . MR5_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR5_LPDDR3_MR5_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR6
 */
#define VTSS_DDR_PHY_MR6                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x66)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6 . MR6_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR6_MR6_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR6_MR6_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR6_MR6_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6 . MR6_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR6_MR6_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR6_MR6_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR6_MR6_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR6_DDR4
 */
#define VTSS_DDR_PHY_MR6_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x66)

/**
 * \brief
 * VREFDQ Training Values.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . VDQTVAL
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_VDQTVAL(x)   VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_MR6_DDR4_VDQTVAL      VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_MR6_DDR4_VDQTVAL(x)   VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * VREFDQ Training Range.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . VDQTRG
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_VDQTRG(x)    VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_MR6_DDR4_VDQTRG       VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_MR6_DDR4_VDQTRG(x)    VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * VREFDQ Training Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . VDDQTEN
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_VDDQTEN(x)   VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_MR6_DDR4_VDDQTEN      VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_MR6_DDR4_VDDQTEN(x)   VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . RSVD_9_8
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_RSVD_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_MR6_DDR4_RSVD_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_MR6_DDR4_RSVD_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * CAS_n to CAS_n command delay for same bank group (tCCD_L).
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . TCCD_L
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_TCCD_L(x)    VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_DDR_PHY_MR6_DDR4_TCCD_L       VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_DDR_PHY_MR6_DDR4_TCCD_L(x)    VTSS_EXTRACT_BITFIELD(x,10,3)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . MR6_DDR4_RSVD_15_13
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_MR6_DDR4_RSVD_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_MR6_DDR4_MR6_DDR4_RSVD_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_MR6_DDR4_MR6_DDR4_RSVD_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_DDR4 . MR6_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR6_DDR4_MR6_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR6_DDR4_MR6_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR6_DDR4_MR6_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR6_LPDDR2
 */
#define VTSS_DDR_PHY_MR6_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x66)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_LPDDR2 . MR6_LPDDR2_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_LPDDR2 . MR6_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR6_LPDDR2_MR6_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR6_LPDDR3
 */
#define VTSS_DDR_PHY_MR6_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x66)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_LPDDR3 . MR6_LPDDR3_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR6_LPDDR3 . MR6_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR6_LPDDR3_MR6_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR7
 */
#define VTSS_DDR_PHY_MR7                     VTSS_IOREG(VTSS_TO_DDR_PHY,0x67)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7 . MR7_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR7_MR7_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR7_MR7_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR7_MR7_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7 . MR7_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR7_MR7_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR7_MR7_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR7_MR7_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR7_DDR4
 */
#define VTSS_DDR_PHY_MR7_DDR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x67)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7_DDR4 . MR7_DDR4_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR7_DDR4_MR7_DDR4_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR7_DDR4_MR7_DDR4_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR7_DDR4_MR7_DDR4_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7_DDR4 . MR7_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR7_DDR4_MR7_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR7_DDR4_MR7_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR7_DDR4_MR7_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR7_LPDDR2
 */
#define VTSS_DDR_PHY_MR7_LPDDR2              VTSS_IOREG(VTSS_TO_DDR_PHY,0x67)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7_LPDDR2 . MR7_LPDDR2_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7_LPDDR2 . MR7_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR7_LPDDR2_MR7_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR7_LPDDR3
 */
#define VTSS_DDR_PHY_MR7_LPDDR3              VTSS_IOREG(VTSS_TO_DDR_PHY,0x67)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7_LPDDR3 . MR7_LPDDR3_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR7_LPDDR3 . MR7_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR7_LPDDR3_MR7_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR3 Mode Register 11
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR11
 */
#define VTSS_DDR_PHY_MR11                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x6b)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11 . MR11_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR11_MR11_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR11_MR11_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR11_MR11_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11 . MR11_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR11_MR11_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR11_MR11_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR11_MR11_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DDR4 Mode Register 11
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR11_DDR4
 */
#define VTSS_DDR_PHY_MR11_DDR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x6b)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_DDR4 . MR11_DDR4_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR11_DDR4_MR11_DDR4_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR11_DDR4_MR11_DDR4_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR11_DDR4_MR11_DDR4_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_DDR4 . MR11_DDR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR11_DDR4_MR11_DDR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR11_DDR4_MR11_DDR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR11_DDR4_MR11_DDR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR2 Mode Register 11
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR11_LPDDR2
 */
#define VTSS_DDR_PHY_MR11_LPDDR2             VTSS_IOREG(VTSS_TO_DDR_PHY,0x6b)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_LPDDR2 . MR11_LPDDR2_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RSVD_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_LPDDR2 . MR11_LPDDR2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR11_LPDDR2_MR11_LPDDR2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief LPDDR3 Mode Register 11
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:MR11_LPDDR3
 */
#define VTSS_DDR_PHY_MR11_LPDDR3             VTSS_IOREG(VTSS_TO_DDR_PHY,0x6b)

/**
 * \brief
 * On Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_LPDDR3 . DQODT
 */
#define  VTSS_F_DDR_PHY_MR11_LPDDR3_DQODT(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_MR11_LPDDR3_DQODT     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_MR11_LPDDR3_DQODT(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_LPDDR3 . PDCTL
 */
#define  VTSS_F_DDR_PHY_MR11_LPDDR3_PDCTL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_MR11_LPDDR3_PDCTL     VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_MR11_LPDDR3_PDCTL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * JEDEC Reserved.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_LPDDR3 . MR11_LPDDR3_RSVD_15_0
 */
#define  VTSS_F_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RSVD_15_0(x)  VTSS_ENCODE_BITFIELD(x,3,13)
#define  VTSS_M_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RSVD_15_0     VTSS_ENCODE_BITMASK(3,13)
#define  VTSS_X_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RSVD_15_0(x)  VTSS_EXTRACT_BITFIELD(x,3,13)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_MR11_LPDDR3 . MR11_LPDDR3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_MR11_LPDDR3_MR11_LPDDR3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief Data Training Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTCR0
 */
#define VTSS_DDR_PHY_DTCR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x80)

/**
 * \brief
 * Data Training Repeat Number.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTRPTN
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTRPTN(x)       VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_DTCR0_DTRPTN          VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_DTCR0_DTRPTN(x)       VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . RESERVED_5_4
 */
#define  VTSS_F_DDR_PHY_DTCR0_RESERVED_5_4(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DTCR0_RESERVED_5_4     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DTCR0_RESERVED_5_4(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Data Training Using MPR.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTMPR
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTMPR(x)        VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTMPR           VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DTCR0_DTMPR(x)        VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Data Training Compare Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTCMPD
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTCMPD(x)       VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTCMPD          VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DTCR0_DTCMPD(x)       VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . RESERVED_10_8
 */
#define  VTSS_F_DDR_PHY_DTCR0_RESERVED_10_8(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_DTCR0_RESERVED_10_8     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_DTCR0_RESERVED_10_8(x)  VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Data Training Debug Byte Select Most Significant Bit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTDBS4
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTDBS4(x)       VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTDBS4          VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DTCR0_DTDBS4(x)       VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Data Training Write Bit Deskew Data Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTWBDDM
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTWBDDM(x)      VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTWBDDM         VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DTCR0_DTWBDDM(x)      VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * Data Training Bit Deskew Centering.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTBDC
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTBDC(x)        VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTBDC           VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DTCR0_DTBDC(x)        VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Data Training read DBI deskewing configuration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTRDBITR
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTRDBITR(x)     VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DTCR0_DTRDBITR        VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DTCR0_DTRDBITR(x)     VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Data Training Debug Byte Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTDBS
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTDBS(x)        VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DTCR0_DTDBS           VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DTCR0_DTDBS(x)        VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Data Training Debug Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTDEN
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTDEN(x)        VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTDEN           VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DTCR0_DTDEN(x)        VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Data Training Debug Step.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTDSTP
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTDSTP(x)       VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTDSTP          VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DTCR0_DTDSTP(x)       VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Data Training Extended Write DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTEXD
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTEXD(x)        VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTEXD           VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DTCR0_DTEXD(x)        VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTCR0_RESERVED_23
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTCR0_RESERVED_23(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DTCR0_DTCR0_RESERVED_23  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DTCR0_DTCR0_RESERVED_23(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Data Training Debug Rank Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTDRS
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTDRS(x)        VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_DDR_PHY_DTCR0_DTDRS           VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_DDR_PHY_DTCR0_DTDRS(x)        VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . DTCR0_RESERVED_27_26
 */
#define  VTSS_F_DDR_PHY_DTCR0_DTCR0_RESERVED_27_26(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DTCR0_DTCR0_RESERVED_27_26     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DTCR0_DTCR0_RESERVED_27_26(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Refresh During Training and BIST.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR0 . RFSHDT
 */
#define  VTSS_F_DDR_PHY_DTCR0_RFSHDT(x)       VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_DTCR0_RFSHDT          VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_DTCR0_RFSHDT(x)       VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief Data Training Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTCR1
 */
#define VTSS_DDR_PHY_DTCR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x81)

/**
 * \brief
 * Basic Gate Training Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . BSTEN
 */
#define  VTSS_F_DDR_PHY_DTCR1_BSTEN(x)        VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DTCR1_BSTEN           VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DTCR1_BSTEN(x)        VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Leveling Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . RDLVLEN
 */
#define  VTSS_F_DDR_PHY_DTCR1_RDLVLEN(x)      VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DTCR1_RDLVLEN         VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DTCR1_RDLVLEN(x)      VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read Preamble Training Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . RDPRMBL_TRN
 */
#define  VTSS_F_DDR_PHY_DTCR1_RDPRMBL_TRN(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DTCR1_RDPRMBL_TRN     VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DTCR1_RDPRMBL_TRN(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . DTCR1_RESERVED_3
 */
#define  VTSS_F_DDR_PHY_DTCR1_DTCR1_RESERVED_3(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DTCR1_DTCR1_RESERVED_3  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DTCR1_DTCR1_RESERVED_3(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Leveling Gate Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . RDLVLGS
 */
#define  VTSS_F_DDR_PHY_DTCR1_RDLVLGS(x)      VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_DDR_PHY_DTCR1_RDLVLGS         VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_DDR_PHY_DTCR1_RDLVLGS(x)      VTSS_EXTRACT_BITFIELD(x,4,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . DTCR1_RESERVED_7
 */
#define  VTSS_F_DDR_PHY_DTCR1_DTCR1_RESERVED_7(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DTCR1_DTCR1_RESERVED_7  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DTCR1_DTCR1_RESERVED_7(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Read Leveling Gate Sampling Difference.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . RDLVLGDIFF
 */
#define  VTSS_F_DDR_PHY_DTCR1_RDLVLGDIFF(x)   VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_DTCR1_RDLVLGDIFF      VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_DTCR1_RDLVLGDIFF(x)   VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Write Leveling Validation Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . WLVLDPRD
 */
#define  VTSS_F_DDR_PHY_DTCR1_WLVLDPRD(x)     VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DTCR1_WLVLDPRD        VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DTCR1_WLVLDPRD(x)     VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Data Training Rank.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . DTRANK
 */
#define  VTSS_F_DDR_PHY_DTCR1_DTRANK(x)       VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DTCR1_DTRANK          VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DTCR1_DTRANK(x)       VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . DTCR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DTCR1_DTCR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DTCR1_DTCR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DTCR1_DTCR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Rank Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . RANKEN
 */
#define  VTSS_F_DDR_PHY_DTCR1_RANKEN(x)       VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DTCR1_RANKEN          VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DTCR1_RANKEN(x)       VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Rank Enable Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTCR1 . RANKEN_RSVD
 */
#define  VTSS_F_DDR_PHY_DTCR1_RANKEN_RSVD(x)  VTSS_ENCODE_BITFIELD(x,18,14)
#define  VTSS_M_DDR_PHY_DTCR1_RANKEN_RSVD     VTSS_ENCODE_BITMASK(18,14)
#define  VTSS_X_DDR_PHY_DTCR1_RANKEN_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,18,14)


/**
 * \brief Data Training Address Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTAR0
 */
#define VTSS_DDR_PHY_DTAR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x82)

/**
 * \brief
 * Data Training Row Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR0 . DTROW
 */
#define  VTSS_F_DDR_PHY_DTAR0_DTROW(x)        VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_DTAR0_DTROW           VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_DTAR0_DTROW(x)        VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR0 . DTAR0_RESERVED_19_18
 */
#define  VTSS_F_DDR_PHY_DTAR0_DTAR0_RESERVED_19_18(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_DDR_PHY_DTAR0_DTAR0_RESERVED_19_18     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_DDR_PHY_DTAR0_DTAR0_RESERVED_19_18(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * Data Training Bank Group and Bank Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR0 . DTBGBK0
 */
#define  VTSS_F_DDR_PHY_DTAR0_DTBGBK0(x)      VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DTAR0_DTBGBK0         VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DTAR0_DTBGBK0(x)      VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Data Training Bank Group and Bank Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR0 . DTBGBK1
 */
#define  VTSS_F_DDR_PHY_DTAR0_DTBGBK1(x)      VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_DTAR0_DTBGBK1         VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_DTAR0_DTBGBK1(x)      VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Multi-Purpose Register (MPR) Location.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR0 . DTAR0_MPRLOC
 */
#define  VTSS_F_DDR_PHY_DTAR0_DTAR0_MPRLOC(x)  VTSS_ENCODE_BITFIELD(x,28,2)
#define  VTSS_M_DDR_PHY_DTAR0_DTAR0_MPRLOC     VTSS_ENCODE_BITMASK(28,2)
#define  VTSS_X_DDR_PHY_DTAR0_DTAR0_MPRLOC(x)  VTSS_EXTRACT_BITFIELD(x,28,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR0 . DTAR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTAR0_DTAR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTAR0_DTAR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTAR0_DTAR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief Data Training Address Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTAR1
 */
#define VTSS_DDR_PHY_DTAR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x83)

/**
 * \brief
 * Data Training Column Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR1 . DTCOL0
 */
#define  VTSS_F_DDR_PHY_DTAR1_DTCOL0(x)       VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DTAR1_DTCOL0          VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DTAR1_DTCOL0(x)       VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR1 . DTAR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DTAR1_DTAR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DTAR1_DTAR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DTAR1_DTAR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Data Training Column Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR1 . DTCOL1
 */
#define  VTSS_F_DDR_PHY_DTAR1_DTCOL1(x)       VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DTAR1_DTCOL1          VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DTAR1_DTCOL1(x)       VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR1 . DTAR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DTAR1_DTAR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DTAR1_DTAR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DTAR1_DTAR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief Data Training Address Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTAR2
 */
#define VTSS_DDR_PHY_DTAR2                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x84)

/**
 * \brief
 * Data Training Column Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR2 . DTCOL2
 */
#define  VTSS_F_DDR_PHY_DTAR2_DTCOL2(x)       VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DTAR2_DTCOL2          VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DTAR2_DTCOL2(x)       VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR2 . DTAR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DTAR2_DTAR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DTAR2_DTAR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DTAR2_DTAR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Data Training Column Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR2 . DTCOL3
 */
#define  VTSS_F_DDR_PHY_DTAR2_DTCOL3(x)       VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DTAR2_DTCOL3          VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DTAR2_DTCOL3(x)       VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTAR2 . DTAR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DTAR2_DTAR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DTAR2_DTAR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DTAR2_DTAR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief Data Training Data Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTDR0
 */
#define VTSS_DDR_PHY_DTDR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x86)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR0 . DTBYTE0
 */
#define  VTSS_F_DDR_PHY_DTDR0_DTBYTE0(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DTDR0_DTBYTE0         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DTDR0_DTBYTE0(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR0 . DTBYTE1
 */
#define  VTSS_F_DDR_PHY_DTDR0_DTBYTE1(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_DTDR0_DTBYTE1         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_DTDR0_DTBYTE1(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR0 . DTBYTE2
 */
#define  VTSS_F_DDR_PHY_DTDR0_DTBYTE2(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DTDR0_DTBYTE2         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DTDR0_DTBYTE2(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR0 . DTBYTE3
 */
#define  VTSS_F_DDR_PHY_DTDR0_DTBYTE3(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DTDR0_DTBYTE3         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DTDR0_DTBYTE3(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief Data Training Data Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTDR1
 */
#define VTSS_DDR_PHY_DTDR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x87)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR1 . DTBYTE4
 */
#define  VTSS_F_DDR_PHY_DTDR1_DTBYTE4(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DTDR1_DTBYTE4         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DTDR1_DTBYTE4(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR1 . DTBYTE5
 */
#define  VTSS_F_DDR_PHY_DTDR1_DTBYTE5(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_DTDR1_DTBYTE5         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_DTDR1_DTBYTE5(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR1 . DTBYTE6
 */
#define  VTSS_F_DDR_PHY_DTDR1_DTBYTE6(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DTDR1_DTBYTE6         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DTDR1_DTBYTE6(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Data Training Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTDR1 . DTBYTE7
 */
#define  VTSS_F_DDR_PHY_DTDR1_DTBYTE7(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DTDR1_DTBYTE7         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DTDR1_DTBYTE7(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief User Defined Data Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:UDDR0
 */
#define VTSS_DDR_PHY_UDDR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x88)

/**
 * \brief
 * User Define Data Beat 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR0 . UDBEAT0
 */
#define  VTSS_F_DDR_PHY_UDDR0_UDBEAT0(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_UDDR0_UDBEAT0         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_UDDR0_UDBEAT0(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * User Define Data Beat 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR0 . UDBEAT1
 */
#define  VTSS_F_DDR_PHY_UDDR0_UDBEAT1(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_UDDR0_UDBEAT1         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_UDDR0_UDBEAT1(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * User Define Data Beat 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR0 . UDBEAT2
 */
#define  VTSS_F_DDR_PHY_UDDR0_UDBEAT2(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_UDDR0_UDBEAT2         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_UDDR0_UDBEAT2(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * User Define Data Beat 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR0 . UDBEAT3
 */
#define  VTSS_F_DDR_PHY_UDDR0_UDBEAT3(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_UDDR0_UDBEAT3         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_UDDR0_UDBEAT3(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief User Defined Data Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:UDDR1
 */
#define VTSS_DDR_PHY_UDDR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x89)

/**
 * \brief
 * User Define Data Beat 4.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR1 . UDBEAT4
 */
#define  VTSS_F_DDR_PHY_UDDR1_UDBEAT4(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_UDDR1_UDBEAT4         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_UDDR1_UDBEAT4(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * User Define Data Beat 5.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR1 . UDBEAT5
 */
#define  VTSS_F_DDR_PHY_UDDR1_UDBEAT5(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_UDDR1_UDBEAT5         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_UDDR1_UDBEAT5(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * User Define Data Beat 6.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR1 . UDBEAT6
 */
#define  VTSS_F_DDR_PHY_UDDR1_UDBEAT6(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_UDDR1_UDBEAT6         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_UDDR1_UDBEAT6(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * User Define Data Beat 7.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_UDDR1 . UDBEAT7
 */
#define  VTSS_F_DDR_PHY_UDDR1_UDBEAT7(x)      VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_UDDR1_UDBEAT7         VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_UDDR1_UDBEAT7(x)      VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief Data Training Eye Data Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTEDR0
 */
#define VTSS_DDR_PHY_DTEDR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x8c)

/**
 * \brief
 * Data Training Write LCDL Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR0 . DTWLMN
 */
#define  VTSS_F_DDR_PHY_DTEDR0_DTWLMN(x)      VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DTEDR0_DTWLMN         VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DTEDR0_DTWLMN(x)      VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Data Training Write LCDL Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR0 . DTWLMX
 */
#define  VTSS_F_DDR_PHY_DTEDR0_DTWLMX(x)      VTSS_ENCODE_BITFIELD(x,9,9)
#define  VTSS_M_DDR_PHY_DTEDR0_DTWLMX         VTSS_ENCODE_BITMASK(9,9)
#define  VTSS_X_DDR_PHY_DTEDR0_DTWLMX(x)      VTSS_EXTRACT_BITFIELD(x,9,9)

/**
 * \brief
 * Data Training Write BDL Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR0 . DTWBMN
 */
#define  VTSS_F_DDR_PHY_DTEDR0_DTWBMN(x)      VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_DDR_PHY_DTEDR0_DTWBMN         VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_DDR_PHY_DTEDR0_DTWBMN(x)      VTSS_EXTRACT_BITFIELD(x,18,6)

/**
 * \brief
 * Data Training Write BDL Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR0 . DTWBMX
 */
#define  VTSS_F_DDR_PHY_DTEDR0_DTWBMX(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DTEDR0_DTWBMX         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DTEDR0_DTWBMX(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR0 . DTEDR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTEDR0_DTEDR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTEDR0_DTEDR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTEDR0_DTEDR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief Data Training Eye Data Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTEDR1
 */
#define VTSS_DDR_PHY_DTEDR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x8d)

/**
 * \brief
 * Data Training Read DQS LCDL Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR1 . DTEDR1_DTRLMN
 */
#define  VTSS_F_DDR_PHY_DTEDR1_DTEDR1_DTRLMN(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DTEDR1_DTEDR1_DTRLMN     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DTEDR1_DTEDR1_DTRLMN(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Data Training Read DQS LCDL Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR1 . DTEDR1_DTRLMX
 */
#define  VTSS_F_DDR_PHY_DTEDR1_DTEDR1_DTRLMX(x)  VTSS_ENCODE_BITFIELD(x,9,9)
#define  VTSS_M_DDR_PHY_DTEDR1_DTEDR1_DTRLMX     VTSS_ENCODE_BITMASK(9,9)
#define  VTSS_X_DDR_PHY_DTEDR1_DTEDR1_DTRLMX(x)  VTSS_EXTRACT_BITFIELD(x,9,9)

/**
 * \brief
 * Data Training Read BDL Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR1 . DTEDR1_DTRBMN
 */
#define  VTSS_F_DDR_PHY_DTEDR1_DTEDR1_DTRBMN(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_DDR_PHY_DTEDR1_DTEDR1_DTRBMN     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_DDR_PHY_DTEDR1_DTEDR1_DTRBMN(x)  VTSS_EXTRACT_BITFIELD(x,18,6)

/**
 * \brief
 * Data Training Read BDL Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR1 . DTEDR1_DTRBMX
 */
#define  VTSS_F_DDR_PHY_DTEDR1_DTEDR1_DTRBMX(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DTEDR1_DTEDR1_DTRBMX     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DTEDR1_DTEDR1_DTRBMX(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR1 . DTEDR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTEDR1_DTEDR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTEDR1_DTEDR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTEDR1_DTEDR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief Data Training Eye Data Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DTEDR2
 */
#define VTSS_DDR_PHY_DTEDR2                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x8e)

/**
 * \brief
 * Data Training Read DQS# LCDL Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR2 . DTEDR2_DTRLMN
 */
#define  VTSS_F_DDR_PHY_DTEDR2_DTEDR2_DTRLMN(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DTEDR2_DTEDR2_DTRLMN     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DTEDR2_DTEDR2_DTRLMN(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Data Training Read DQS# LCDL Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR2 . DTEDR2_DTRLMX
 */
#define  VTSS_F_DDR_PHY_DTEDR2_DTEDR2_DTRLMX(x)  VTSS_ENCODE_BITFIELD(x,9,9)
#define  VTSS_M_DDR_PHY_DTEDR2_DTEDR2_DTRLMX     VTSS_ENCODE_BITMASK(9,9)
#define  VTSS_X_DDR_PHY_DTEDR2_DTEDR2_DTRLMX(x)  VTSS_EXTRACT_BITFIELD(x,9,9)

/**
 * \brief
 * Data Training Read BDL Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR2 . DTEDR2_DTRBMN
 */
#define  VTSS_F_DDR_PHY_DTEDR2_DTEDR2_DTRBMN(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_DDR_PHY_DTEDR2_DTEDR2_DTRBMN     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_DDR_PHY_DTEDR2_DTEDR2_DTRBMN(x)  VTSS_EXTRACT_BITFIELD(x,18,6)

/**
 * \brief
 * Data Training Read BDL Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR2 . DTEDR2_DTRBMX
 */
#define  VTSS_F_DDR_PHY_DTEDR2_DTEDR2_DTRBMX(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DTEDR2_DTEDR2_DTRBMX     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DTEDR2_DTEDR2_DTRBMX(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DTEDR2 . DTEDR2_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DTEDR2_DTEDR2_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DTEDR2_DTEDR2_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DTEDR2_DTEDR2_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief VREF Training Data Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:VTDR
 */
#define VTSS_DDR_PHY_VTDR                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x8f)

/**
 * \brief
 * DRAM VREFDQ Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . DVREFMN
 */
#define  VTSS_F_DDR_PHY_VTDR_DVREFMN(x)       VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_VTDR_DVREFMN          VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_VTDR_DVREFMN(x)       VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . VTDR_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_VTDR_VTDR_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_VTDR_VTDR_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_VTDR_VTDR_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . DVREFMX
 */
#define  VTSS_F_DDR_PHY_VTDR_DVREFMX(x)       VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_VTDR_DVREFMX          VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_VTDR_DVREFMX(x)       VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . VTDR_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_VTDR_VTDR_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_VTDR_VTDR_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_VTDR_VTDR_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREFDQ Minimum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . HVREFMN
 */
#define  VTSS_F_DDR_PHY_VTDR_HVREFMN(x)       VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_VTDR_HVREFMN          VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_VTDR_HVREFMN(x)       VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . VTDR_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_VTDR_VTDR_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_VTDR_VTDR_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_VTDR_VTDR_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREFDQ Maximum.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . HVREFMX
 */
#define  VTSS_F_DDR_PHY_VTDR_HVREFMX(x)       VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_VTDR_HVREFMX          VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_VTDR_HVREFMX(x)       VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTDR . VTDR_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_VTDR_VTDR_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_VTDR_VTDR_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_VTDR_VTDR_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief Command Address Training Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:CATR0
 */
#define VTSS_DDR_PHY_CATR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x90)

/**
 * \brief
 * CA_1 Response Byte Lane 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR0 . CA1BYTE0
 */
#define  VTSS_F_DDR_PHY_CATR0_CA1BYTE0(x)     VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_CATR0_CA1BYTE0        VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_CATR0_CA1BYTE0(x)     VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * CA_1 Response Byte Lane 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR0 . CA1BYTE1
 */
#define  VTSS_F_DDR_PHY_CATR0_CA1BYTE1(x)     VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_CATR0_CA1BYTE1        VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_CATR0_CA1BYTE1(x)     VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * CA Response Sampling.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR0 . CAADR
 */
#define  VTSS_F_DDR_PHY_CATR0_CAADR(x)        VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_CATR0_CAADR           VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_CATR0_CAADR(x)        VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR0 . CATR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_CATR0_CATR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_CATR0_CATR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_CATR0_CATR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * CA Calibration Command Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR0 . CACD
 */
#define  VTSS_F_DDR_PHY_CATR0_CACD(x)         VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_DDR_PHY_CATR0_CACD            VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_DDR_PHY_CATR0_CACD(x)         VTSS_EXTRACT_BITFIELD(x,16,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR0 . RESERVED_31_21
 */
#define  VTSS_F_DDR_PHY_CATR0_RESERVED_31_21(x)  VTSS_ENCODE_BITFIELD(x,21,11)
#define  VTSS_M_DDR_PHY_CATR0_RESERVED_31_21     VTSS_ENCODE_BITMASK(21,11)
#define  VTSS_X_DDR_PHY_CATR0_RESERVED_31_21(x)  VTSS_EXTRACT_BITFIELD(x,21,11)


/**
 * \brief Command Address Training Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:CATR1
 */
#define VTSS_DDR_PHY_CATR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x91)

/**
 * \brief
 * CA Calibration Entry Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CAENT
 */
#define  VTSS_F_DDR_PHY_CATR1_CAENT(x)        VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_CATR1_CAENT           VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_CATR1_CAENT(x)        VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * CA Calibration Exit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CAEXT
 */
#define  VTSS_F_DDR_PHY_CATR1_CAEXT(x)        VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_CATR1_CAEXT           VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_CATR1_CAEXT(x)        VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * CKE Low Entry Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CACKEL
 */
#define  VTSS_F_DDR_PHY_CATR1_CACKEL(x)       VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_CATR1_CACKEL          VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_CATR1_CACKEL(x)       VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * CKE High Entry Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CACKEH
 */
#define  VTSS_F_DDR_PHY_CATR1_CACKEH(x)       VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_CATR1_CACKEH          VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_CATR1_CACKEH(x)       VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DQ Tristate Entry Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CAMRZ
 */
#define  VTSS_F_DDR_PHY_CATR1_CAMRZ(x)        VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_CATR1_CAMRZ           VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_CATR1_CAMRZ(x)        VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * CA_0 Response Byte Lane 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CA0BYTE0
 */
#define  VTSS_F_DDR_PHY_CATR1_CA0BYTE0(x)     VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_CATR1_CA0BYTE0        VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_CATR1_CA0BYTE0(x)     VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * CA_0 Response Byte Lane 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CA0BYTE1
 */
#define  VTSS_F_DDR_PHY_CATR1_CA0BYTE1(x)     VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_CATR1_CA0BYTE1        VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_CATR1_CA0BYTE1(x)     VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_CATR1 . CATR1_RESERVED_31_28
 */
#define  VTSS_F_DDR_PHY_CATR1_CATR1_RESERVED_31_28(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_CATR1_CATR1_RESERVED_31_28     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_CATR1_CATR1_RESERVED_31_28(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief DQS Drift Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DQSDR0
 */
#define VTSS_DDR_PHY_DQSDR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x94)

/**
 * \brief
 * DQS Drift Detection Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTDTEN
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTDTEN(x)     VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTDTEN        VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTDTEN(x)     VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * DQS Drift Detection Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTDTMODE
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTDTMODE(x)   VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTDTMODE      VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTDTMODE(x)   VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQS Drift Update Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTUPMODE
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTUPMODE(x)   VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTUPMODE      VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTUPMODE(x)   VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Gate Pulse Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTGPULSE
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTGPULSE(x)   VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTGPULSE      VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTGPULSE(x)   VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQS Drift Self-Refresh Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTSRMODE
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTSRMODE(x)   VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTSRMODE      VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTSRMODE(x)   VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * DQS Drift Power Down Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTPDMODE
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTPDMODE(x)   VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTPDMODE      VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTPDMODE(x)   VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DQSDR0_RESERVED_7
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DQSDR0_RESERVED_7(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DQSDR0_RESERVED_7  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DQSDR0_DQSDR0_RESERVED_7(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Drift Update Dummy Reads.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTUPDRD
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTUPDRD(x)    VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTUPDRD       VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTUPDRD(x)    VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * PHY Update Dummy Reads.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . PHYUPDRD
 */
#define  VTSS_F_DDR_PHY_DQSDR0_PHYUPDRD(x)    VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DQSDR0_PHYUPDRD       VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DQSDR0_PHYUPDRD(x)    VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Controller Update Dummy Reads.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . CTLUPDRD
 */
#define  VTSS_F_DDR_PHY_DQSDR0_CTLUPDRD(x)    VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DQSDR0_CTLUPDRD       VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DQSDR0_CTLUPDRD(x)    VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Drift Read Spacing.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTRDSPC
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTRDSPC(x)    VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTRDSPC       VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTRDSPC(x)    VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * Drift Idle Reads.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTIDLRD
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTIDLRD(x)    VTSS_ENCODE_BITFIELD(x,22,4)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTIDLRD       VTSS_ENCODE_BITMASK(22,4)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTIDLRD(x)    VTSS_EXTRACT_BITFIELD(x,22,4)

/**
 * \brief
 * Drift DDL Update.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTDDLUP
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTDDLUP(x)    VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTDDLUP       VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTDDLUP(x)    VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Drift Impedance Update.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTZQUP
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTZQUP(x)     VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTZQUP        VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTZQUP(x)     VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Read DQS Gate Drift Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR0 . DFTDLY
 */
#define  VTSS_F_DDR_PHY_DQSDR0_DFTDLY(x)      VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_DQSDR0_DFTDLY         VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_DQSDR0_DFTDLY(x)      VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief DQS Drift Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DQSDR1
 */
#define VTSS_DDR_PHY_DQSDR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x95)

/**
 * \brief
 * Drift Idle Read Cycles.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . DFTRDIDLC
 */
#define  VTSS_F_DDR_PHY_DQSDR1_DFTRDIDLC(x)   VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DQSDR1_DFTRDIDLC      VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DQSDR1_DFTRDIDLC(x)   VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Drift Back-to-Back Read Cycles.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . DFTRDB2BC
 */
#define  VTSS_F_DDR_PHY_DQSDR1_DFTRDB2BC(x)   VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_DQSDR1_DFTRDB2BC      VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_DQSDR1_DFTRDB2BC(x)   VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Drift Idle Read Cycles Factor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . DFTRDIDLF
 */
#define  VTSS_F_DDR_PHY_DQSDR1_DFTRDIDLF(x)   VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DQSDR1_DFTRDIDLF      VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DQSDR1_DFTRDIDLF(x)   VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Drift Back-to-Back Read Cycles Factor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . DFTRDB2BF
 */
#define  VTSS_F_DDR_PHY_DQSDR1_DFTRDB2BF(x)   VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DQSDR1_DFTRDB2BF      VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DQSDR1_DFTRDB2BF(x)   VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * PHY Update DQS Drift Update.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . PUDFTUP
 */
#define  VTSS_F_DDR_PHY_DQSDR1_PUDFTUP(x)     VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DQSDR1_PUDFTUP        VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DQSDR1_PUDFTUP(x)     VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Controller Update DQS Drift Update.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . CUDFTUP
 */
#define  VTSS_F_DDR_PHY_DQSDR1_CUDFTUP(x)     VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DQSDR1_CUDFTUP        VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DQSDR1_CUDFTUP(x)     VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Drift Back-to-Back Reads.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . DFTB2BRD
 */
#define  VTSS_F_DDR_PHY_DQSDR1_DFTB2BRD(x)    VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DQSDR1_DFTB2BRD       VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DQSDR1_DFTB2BRD(x)    VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR1 . DQSDR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DQSDR1_DQSDR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DQSDR1_DQSDR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DQSDR1_DQSDR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DQS Drift Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DQSDR2
 */
#define VTSS_DDR_PHY_DQSDR2                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x96)

/**
 * \brief
 * Drift Monitor Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR2 . DFTMNTPRD
 */
#define  VTSS_F_DDR_PHY_DQSDR2_DFTMNTPRD(x)   VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DQSDR2_DFTMNTPRD      VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DQSDR2_DFTMNTPRD(x)   VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Drift Threshold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR2 . DFTTHRSH
 */
#define  VTSS_F_DDR_PHY_DQSDR2_DFTTHRSH(x)    VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DQSDR2_DFTTHRSH       VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DQSDR2_DFTTHRSH(x)    VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DQSDR2 . DQSDR2_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DQSDR2_DQSDR2_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DQSDR2_DQSDR2_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DQSDR2_DQSDR2_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DCU Address Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCUAR
 */
#define VTSS_DDR_PHY_DCUAR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xc0)

/**
 * \brief
 * Cache Word Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . CWADDR_W
 */
#define  VTSS_F_DDR_PHY_DCUAR_CWADDR_W(x)     VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_DCUAR_CWADDR_W        VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_DCUAR_CWADDR_W(x)     VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Cache Slice Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . CSADDR_W
 */
#define  VTSS_F_DDR_PHY_DCUAR_CSADDR_W(x)     VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DCUAR_CSADDR_W        VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DCUAR_CSADDR_W(x)     VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Cache Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . CSEL
 */
#define  VTSS_F_DDR_PHY_DCUAR_CSEL(x)         VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DCUAR_CSEL            VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DCUAR_CSEL(x)         VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Increment Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . INCA
 */
#define  VTSS_F_DDR_PHY_DCUAR_INCA(x)         VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_DCUAR_INCA            VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_DCUAR_INCA(x)         VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Access Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . ATYPE
 */
#define  VTSS_F_DDR_PHY_DCUAR_ATYPE(x)        VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DCUAR_ATYPE           VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DCUAR_ATYPE(x)        VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Cache Word Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . CWADDR_R
 */
#define  VTSS_F_DDR_PHY_DCUAR_CWADDR_R(x)     VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DCUAR_CWADDR_R        VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DCUAR_CWADDR_R(x)     VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * Cache Slice Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . CSADDR_R
 */
#define  VTSS_F_DDR_PHY_DCUAR_CSADDR_R(x)     VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DCUAR_CSADDR_R        VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DCUAR_CSADDR_R(x)     VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUAR . DCUAR_RESERVED_31_20
 */
#define  VTSS_F_DDR_PHY_DCUAR_DCUAR_RESERVED_31_20(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_DDR_PHY_DCUAR_DCUAR_RESERVED_31_20     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_DDR_PHY_DCUAR_DCUAR_RESERVED_31_20(x)  VTSS_EXTRACT_BITFIELD(x,20,12)


/**
 * \brief DCU Data Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCUDR
 */
#define VTSS_DDR_PHY_DCUDR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xc1)

/**
 * \brief
 * Cache Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUDR . CDATA
 */
#define  VTSS_F_DDR_PHY_DCUDR_CDATA(x)        (x)
#define  VTSS_M_DDR_PHY_DCUDR_CDATA           0xffffffff
#define  VTSS_X_DDR_PHY_DCUDR_CDATA(x)        (x)


/**
 * \brief DCU Run Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCURR
 */
#define VTSS_DDR_PHY_DCURR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xc2)

/**
 * \brief
 * DCU Instruction.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . DINST
 */
#define  VTSS_F_DDR_PHY_DCURR_DINST(x)        VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_DCURR_DINST           VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_DCURR_DINST(x)        VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Start Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . SADDR
 */
#define  VTSS_F_DDR_PHY_DCURR_SADDR(x)        VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DCURR_SADDR           VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DCURR_SADDR(x)        VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * End Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . EADDR
 */
#define  VTSS_F_DDR_PHY_DCURR_EADDR(x)        VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DCURR_EADDR           VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DCURR_EADDR(x)        VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Number of Failures.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . DCURR_NFAIL
 */
#define  VTSS_F_DDR_PHY_DCURR_DCURR_NFAIL(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DCURR_DCURR_NFAIL     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DCURR_DCURR_NFAIL(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Stop On Nth Fail.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . SONF
 */
#define  VTSS_F_DDR_PHY_DCURR_SONF(x)         VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DCURR_SONF            VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DCURR_SONF(x)         VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Stop Capture On Full.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . SCOF
 */
#define  VTSS_F_DDR_PHY_DCURR_SCOF(x)         VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DCURR_SCOF            VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DCURR_SCOF(x)         VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Capture Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . RCEN
 */
#define  VTSS_F_DDR_PHY_DCURR_RCEN(x)         VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DCURR_RCEN            VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DCURR_RCEN(x)         VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Expected Compare Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . XCEN
 */
#define  VTSS_F_DDR_PHY_DCURR_XCEN(x)         VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DCURR_XCEN            VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DCURR_XCEN(x)         VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCURR . DCURR_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DCURR_DCURR_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DCURR_DCURR_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DCURR_DCURR_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DCU Loop Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCULR
 */
#define VTSS_DDR_PHY_DCULR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0xc3)

/**
 * \brief
 * Loop Start Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . LSADDR
 */
#define  VTSS_F_DDR_PHY_DCULR_LSADDR(x)       VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_DCULR_LSADDR          VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_DCULR_LSADDR(x)       VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Loop End Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . LEADDR
 */
#define  VTSS_F_DDR_PHY_DCULR_LEADDR(x)       VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DCULR_LEADDR          VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DCULR_LEADDR(x)       VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Loop Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . LCNT
 */
#define  VTSS_F_DDR_PHY_DCULR_LCNT(x)         VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_DCULR_LCNT            VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_DCULR_LCNT(x)         VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Loop Infinite.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . LINF
 */
#define  VTSS_F_DDR_PHY_DCULR_LINF(x)         VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DCULR_LINF            VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DCULR_LINF(x)         VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Increment DRAM Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . IDA
 */
#define  VTSS_F_DDR_PHY_DCULR_IDA(x)          VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DCULR_IDA             VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DCULR_IDA(x)          VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . RESERVED_27_18
 */
#define  VTSS_F_DDR_PHY_DCULR_RESERVED_27_18(x)  VTSS_ENCODE_BITFIELD(x,18,10)
#define  VTSS_M_DDR_PHY_DCULR_RESERVED_27_18     VTSS_ENCODE_BITMASK(18,10)
#define  VTSS_X_DDR_PHY_DCULR_RESERVED_27_18(x)  VTSS_EXTRACT_BITFIELD(x,18,10)

/**
 * \brief
 * Expected Data Loop End Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCULR . XLEADDR
 */
#define  VTSS_F_DDR_PHY_DCULR_XLEADDR(x)      VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_DCULR_XLEADDR         VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_DCULR_XLEADDR(x)      VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief DCU Generation Configuration Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCUGCR
 */
#define VTSS_DDR_PHY_DCUGCR                  VTSS_IOREG(VTSS_TO_DDR_PHY,0xc4)

/**
 * \brief
 * Read Capture Start Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUGCR . RCSW
 */
#define  VTSS_F_DDR_PHY_DCUGCR_RCSW(x)        VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DCUGCR_RCSW           VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DCUGCR_RCSW(x)        VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUGCR . DCUGCR_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_DCUGCR_DCUGCR_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DCUGCR_DCUGCR_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DCUGCR_DCUGCR_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DCU Timing Parameter Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCUTPR
 */
#define VTSS_DDR_PHY_DCUTPR                  VTSS_IOREG(VTSS_TO_DDR_PHY,0xc5)

/**
 * \brief
 * DCU Generic Timing Parameter 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUTPR . TDCUT0
 */
#define  VTSS_F_DDR_PHY_DCUTPR_TDCUT0(x)      VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DCUTPR_TDCUT0         VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DCUTPR_TDCUT0(x)      VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * DCU Generic Timing Parameter 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUTPR . TDCUT1
 */
#define  VTSS_F_DDR_PHY_DCUTPR_TDCUT1(x)      VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_DCUTPR_TDCUT1         VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_DCUTPR_TDCUT1(x)      VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * DCU Generic Timing Parameter 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUTPR . TDCUT2
 */
#define  VTSS_F_DDR_PHY_DCUTPR_TDCUT2(x)      VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DCUTPR_TDCUT2         VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DCUTPR_TDCUT2(x)      VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUTPR . DCUTPR_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DCUTPR_DCUTPR_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DCUTPR_DCUTPR_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DCUTPR_DCUTPR_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DCU Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCUSR0
 */
#define VTSS_DDR_PHY_DCUSR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0xc6)

/**
 * \brief
 * Run Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR0 . RDONE
 */
#define  VTSS_F_DDR_PHY_DCUSR0_RDONE(x)       VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DCUSR0_RDONE          VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DCUSR0_RDONE(x)       VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Capture Fail.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR0 . CFAIL
 */
#define  VTSS_F_DDR_PHY_DCUSR0_CFAIL(x)       VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DCUSR0_CFAIL          VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DCUSR0_CFAIL(x)       VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Capture Full.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR0 . CFULL
 */
#define  VTSS_F_DDR_PHY_DCUSR0_CFULL(x)       VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DCUSR0_CFULL          VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DCUSR0_CFULL(x)       VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR0 . RESERVED_31_3
 */
#define  VTSS_F_DDR_PHY_DCUSR0_RESERVED_31_3(x)  VTSS_ENCODE_BITFIELD(x,3,29)
#define  VTSS_M_DDR_PHY_DCUSR0_RESERVED_31_3     VTSS_ENCODE_BITMASK(3,29)
#define  VTSS_X_DDR_PHY_DCUSR0_RESERVED_31_3(x)  VTSS_EXTRACT_BITFIELD(x,3,29)


/**
 * \brief DCU Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DCUSR1
 */
#define VTSS_DDR_PHY_DCUSR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0xc7)

/**
 * \brief
 * Read Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR1 . RDCNT
 */
#define  VTSS_F_DDR_PHY_DCUSR1_RDCNT(x)       VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DCUSR1_RDCNT          VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DCUSR1_RDCNT(x)       VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Fail Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR1 . FLCNT
 */
#define  VTSS_F_DDR_PHY_DCUSR1_FLCNT(x)       VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_DCUSR1_FLCNT          VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_DCUSR1_FLCNT(x)       VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Loop Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DCUSR1 . LPCNT
 */
#define  VTSS_F_DDR_PHY_DCUSR1_LPCNT(x)       VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DCUSR1_LPCNT          VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DCUSR1_LPCNT(x)       VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief BIST Run Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTRR
 */
#define VTSS_DDR_PHY_BISTRR                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x100)

/**
 * \brief
 * BIST Instruction.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BINST
 */
#define  VTSS_F_DDR_PHY_BISTRR_BINST(x)       VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_DDR_PHY_BISTRR_BINST          VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_DDR_PHY_BISTRR_BINST(x)       VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * \brief
 * BIST Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BMODE
 */
#define  VTSS_F_DDR_PHY_BISTRR_BMODE(x)       VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_BISTRR_BMODE          VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_BISTRR_BMODE(x)       VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * BIST Infinite Run.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BINF
 */
#define  VTSS_F_DDR_PHY_BISTRR_BINF(x)        VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_BISTRR_BINF           VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_BISTRR_BINF(x)        VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Number of Failures.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BISTRR_NFAIL
 */
#define  VTSS_F_DDR_PHY_BISTRR_BISTRR_NFAIL(x)  VTSS_ENCODE_BITFIELD(x,5,8)
#define  VTSS_M_DDR_PHY_BISTRR_BISTRR_NFAIL     VTSS_ENCODE_BITMASK(5,8)
#define  VTSS_X_DDR_PHY_BISTRR_BISTRR_NFAIL(x)  VTSS_EXTRACT_BITFIELD(x,5,8)

/**
 * \brief
 * BIST Stop On Nth Fail.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BSONF
 */
#define  VTSS_F_DDR_PHY_BISTRR_BSONF(x)       VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_BISTRR_BSONF          VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_BISTRR_BSONF(x)       VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * BIST DATX8 Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BDXEN
 */
#define  VTSS_F_DDR_PHY_BISTRR_BDXEN(x)       VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_DDR_PHY_BISTRR_BDXEN          VTSS_BIT(14)
#define  VTSS_X_DDR_PHY_BISTRR_BDXEN(x)       VTSS_EXTRACT_BITFIELD(x,14,1)

/**
 * \brief
 * BIST AC Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BACEN
 */
#define  VTSS_F_DDR_PHY_BISTRR_BACEN(x)       VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_DDR_PHY_BISTRR_BACEN          VTSS_BIT(15)
#define  VTSS_X_DDR_PHY_BISTRR_BACEN(x)       VTSS_EXTRACT_BITFIELD(x,15,1)

/**
 * \brief
 * BIST Data Mask Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BDMEN
 */
#define  VTSS_F_DDR_PHY_BISTRR_BDMEN(x)       VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_BISTRR_BDMEN          VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_BISTRR_BDMEN(x)       VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * BIST Data Pattern.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BDPAT
 */
#define  VTSS_F_DDR_PHY_BISTRR_BDPAT(x)       VTSS_ENCODE_BITFIELD(x,17,5)
#define  VTSS_M_DDR_PHY_BISTRR_BDPAT          VTSS_ENCODE_BITMASK(17,5)
#define  VTSS_X_DDR_PHY_BISTRR_BDPAT(x)       VTSS_EXTRACT_BITFIELD(x,17,5)

/**
 * \brief
 * BIST DATX8 Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BDXSEL
 */
#define  VTSS_F_DDR_PHY_BISTRR_BDXSEL(x)      VTSS_ENCODE_BITFIELD(x,22,4)
#define  VTSS_M_DDR_PHY_BISTRR_BDXSEL         VTSS_ENCODE_BITMASK(22,4)
#define  VTSS_X_DDR_PHY_BISTRR_BDXSEL(x)      VTSS_EXTRACT_BITFIELD(x,22,4)

/**
 * \brief
 * BIST CK Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BCKSEL
 */
#define  VTSS_F_DDR_PHY_BISTRR_BCKSEL(x)      VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_BISTRR_BCKSEL         VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_BISTRR_BCKSEL(x)      VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * BIST Clock Cycle Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BCCSEL
 */
#define  VTSS_F_DDR_PHY_BISTRR_BCCSEL(x)      VTSS_ENCODE_BITFIELD(x,28,2)
#define  VTSS_M_DDR_PHY_BISTRR_BCCSEL         VTSS_ENCODE_BITMASK(28,2)
#define  VTSS_X_DDR_PHY_BISTRR_BCCSEL(x)      VTSS_EXTRACT_BITFIELD(x,28,2)

/**
 * \brief
 * BIST Stop On Maximum Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BSOMA
 */
#define  VTSS_F_DDR_PHY_BISTRR_BSOMA(x)       VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_BISTRR_BSOMA          VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_BISTRR_BSOMA(x)       VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTRR . BISTRR_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_BISTRR_BISTRR_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_BISTRR_BISTRR_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_BISTRR_BISTRR_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief BIST Word Count Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTWCR
 */
#define VTSS_DDR_PHY_BISTWCR                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x101)

/**
 * \brief
 * BIST Word Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWCR . BWCNT
 */
#define  VTSS_F_DDR_PHY_BISTWCR_BWCNT(x)      VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTWCR_BWCNT         VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTWCR_BWCNT(x)      VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWCR . BISTWCR_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_BISTWCR_BISTWCR_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTWCR_BISTWCR_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTWCR_BISTWCR_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST Mask Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTMSKR0
 */
#define VTSS_DDR_PHY_BISTMSKR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x102)

/**
 * \brief
 * Address Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR0 . AMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR0_AMSK(x)     VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_BISTMSKR0_AMSK        VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_BISTMSKR0_AMSK(x)     VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR0 . BISTMSKR0_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_BISTMSKR0_BISTMSKR0_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_BISTMSKR0_BISTMSKR0_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_BISTMSKR0_BISTMSKR0_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * ACT Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR0 . ACTMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR0_ACTMSK(x)   VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_BISTMSKR0_ACTMSK      VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_BISTMSKR0_ACTMSK(x)   VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * CS Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR0 . CSMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR0_CSMSK(x)    VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_BISTMSKR0_CSMSK       VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_BISTMSKR0_CSMSK(x)    VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * CS Mask Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR0 . CSMSK_RSVD
 */
#define  VTSS_F_DDR_PHY_BISTMSKR0_CSMSK_RSVD(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_BISTMSKR0_CSMSK_RSVD     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_BISTMSKR0_CSMSK_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief BIST Mask Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTMSKR1
 */
#define VTSS_DDR_PHY_BISTMSKR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x103)

/**
 * \brief
 * X4 DM Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . X4DMMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_X4DMMSK(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_BISTMSKR1_X4DMMSK     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_BISTMSKR1_X4DMMSK(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Bank Address Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . BAMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_BAMSK(x)    VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_BISTMSKR1_BAMSK       VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_BISTMSKR1_BAMSK(x)    VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * CKE Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . CKEMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_CKEMSK(x)   VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_BISTMSKR1_CKEMSK      VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_BISTMSKR1_CKEMSK(x)   VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * CKE Mask Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . CKEMSK_RSVD
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_CKEMSK_RSVD(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_DDR_PHY_BISTMSKR1_CKEMSK_RSVD     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_DDR_PHY_BISTMSKR1_CKEMSK_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,10,6)

/**
 * \brief
 * ODT Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . ODTMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_ODTMSK(x)   VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_BISTMSKR1_ODTMSK      VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_BISTMSKR1_ODTMSK(x)   VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * ODT Mask Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . ODTMSK_RSVD
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_ODTMSK_RSVD(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_DDR_PHY_BISTMSKR1_ODTMSK_RSVD     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_DDR_PHY_BISTMSKR1_ODTMSK_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,18,6)

/**
 * \brief
 * Chip ID Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . CIDMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_CIDMSK(x)   VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_BISTMSKR1_CIDMSK      VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_BISTMSKR1_CIDMSK(x)   VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Chip ID Mask Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . CIDMSK_RSVD
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_CIDMSK_RSVD(x)  VTSS_ENCODE_BITFIELD(x,25,2)
#define  VTSS_M_DDR_PHY_BISTMSKR1_CIDMSK_RSVD     VTSS_ENCODE_BITMASK(25,2)
#define  VTSS_X_DDR_PHY_BISTMSKR1_CIDMSK_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,25,2)

/**
 * \brief
 * Parity In Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . PARINMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_PARINMSK(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_BISTMSKR1_PARINMSK    VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_BISTMSKR1_PARINMSK(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Data Mask Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR1 . DMMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR1_DMMSK(x)    VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_BISTMSKR1_DMMSK       VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_BISTMSKR1_DMMSK(x)    VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief BIST Mask Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTMSKR2
 */
#define VTSS_DDR_PHY_BISTMSKR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x104)

/**
 * \brief
 * Data (DQ) Mask.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTMSKR2 . DQMSK
 */
#define  VTSS_F_DDR_PHY_BISTMSKR2_DQMSK(x)    (x)
#define  VTSS_M_DDR_PHY_BISTMSKR2_DQMSK       0xffffffff
#define  VTSS_X_DDR_PHY_BISTMSKR2_DQMSK(x)    (x)


/**
 * \brief BIST LFSR Seed Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTLSR
 */
#define VTSS_DDR_PHY_BISTLSR                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x105)

/**
 * \brief
 * LFSR Seed.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTLSR . SEED
 */
#define  VTSS_F_DDR_PHY_BISTLSR_SEED(x)       (x)
#define  VTSS_M_DDR_PHY_BISTLSR_SEED          0xffffffff
#define  VTSS_X_DDR_PHY_BISTLSR_SEED(x)       (x)


/**
 * \brief BIST Address Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTAR0
 */
#define VTSS_DDR_PHY_BISTAR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x106)

/**
 * \brief
 * BIST Column Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR0 . BCOL
 */
#define  VTSS_F_DDR_PHY_BISTAR0_BCOL(x)       VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_DDR_PHY_BISTAR0_BCOL          VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_DDR_PHY_BISTAR0_BCOL(x)       VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR0 . BISTAR0_RESERVED_27_12
 */
#define  VTSS_F_DDR_PHY_BISTAR0_BISTAR0_RESERVED_27_12(x)  VTSS_ENCODE_BITFIELD(x,12,16)
#define  VTSS_M_DDR_PHY_BISTAR0_BISTAR0_RESERVED_27_12     VTSS_ENCODE_BITMASK(12,16)
#define  VTSS_X_DDR_PHY_BISTAR0_BISTAR0_RESERVED_27_12(x)  VTSS_EXTRACT_BITFIELD(x,12,16)

/**
 * \brief
 * BIST Bank Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR0 . BBANK
 */
#define  VTSS_F_DDR_PHY_BISTAR0_BBANK(x)      VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_BISTAR0_BBANK         VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_BISTAR0_BBANK(x)      VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief BIST Address Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTAR1
 */
#define VTSS_DDR_PHY_BISTAR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x107)

/**
 * \brief
 * BIST Rank.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR1 . BRANK
 */
#define  VTSS_F_DDR_PHY_BISTAR1_BRANK(x)      VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_BISTAR1_BRANK         VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_BISTAR1_BRANK(x)      VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * BIST Address Increment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR1 . BAINC
 */
#define  VTSS_F_DDR_PHY_BISTAR1_BAINC(x)      VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_BISTAR1_BAINC         VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_BISTAR1_BAINC(x)      VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * BIST Maximum Rank.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR1 . BMRANK
 */
#define  VTSS_F_DDR_PHY_BISTAR1_BMRANK(x)     VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_BISTAR1_BMRANK        VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_BISTAR1_BMRANK(x)     VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR1 . BISTAR1_RESERVED_31_20
 */
#define  VTSS_F_DDR_PHY_BISTAR1_BISTAR1_RESERVED_31_20(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_DDR_PHY_BISTAR1_BISTAR1_RESERVED_31_20     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_DDR_PHY_BISTAR1_BISTAR1_RESERVED_31_20(x)  VTSS_EXTRACT_BITFIELD(x,20,12)


/**
 * \brief BIST Address Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTAR2
 */
#define VTSS_DDR_PHY_BISTAR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x108)

/**
 * \brief
 * BIST Maximum Column Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR2 . BMCOL
 */
#define  VTSS_F_DDR_PHY_BISTAR2_BMCOL(x)      VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_DDR_PHY_BISTAR2_BMCOL         VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_DDR_PHY_BISTAR2_BMCOL(x)      VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR2 . BISTAR2_RESERVED_27_12
 */
#define  VTSS_F_DDR_PHY_BISTAR2_BISTAR2_RESERVED_27_12(x)  VTSS_ENCODE_BITFIELD(x,12,16)
#define  VTSS_M_DDR_PHY_BISTAR2_BISTAR2_RESERVED_27_12     VTSS_ENCODE_BITMASK(12,16)
#define  VTSS_X_DDR_PHY_BISTAR2_BISTAR2_RESERVED_27_12(x)  VTSS_EXTRACT_BITFIELD(x,12,16)

/**
 * \brief
 * BIST Maximum Bank Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR2 . BMBANK
 */
#define  VTSS_F_DDR_PHY_BISTAR2_BMBANK(x)     VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_BISTAR2_BMBANK        VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_BISTAR2_BMBANK(x)     VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief BIST Address Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTAR3
 */
#define VTSS_DDR_PHY_BISTAR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x109)

/**
 * \brief
 * BIST Row Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR3 . BROW
 */
#define  VTSS_F_DDR_PHY_BISTAR3_BROW(x)       VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_BISTAR3_BROW          VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_BISTAR3_BROW(x)       VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR3 . BISTAR3_RESERVED_31_18
 */
#define  VTSS_F_DDR_PHY_BISTAR3_BISTAR3_RESERVED_31_18(x)  VTSS_ENCODE_BITFIELD(x,18,14)
#define  VTSS_M_DDR_PHY_BISTAR3_BISTAR3_RESERVED_31_18     VTSS_ENCODE_BITMASK(18,14)
#define  VTSS_X_DDR_PHY_BISTAR3_BISTAR3_RESERVED_31_18(x)  VTSS_EXTRACT_BITFIELD(x,18,14)


/**
 * \brief BIST Address Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTAR4
 */
#define VTSS_DDR_PHY_BISTAR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x10a)

/**
 * \brief
 * BIST Maximum Row Address.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR4 . BMROW
 */
#define  VTSS_F_DDR_PHY_BISTAR4_BMROW(x)      VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_BISTAR4_BMROW         VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_BISTAR4_BMROW(x)      VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTAR4 . BISTAR4_RESERVED_31_18
 */
#define  VTSS_F_DDR_PHY_BISTAR4_BISTAR4_RESERVED_31_18(x)  VTSS_ENCODE_BITFIELD(x,18,14)
#define  VTSS_M_DDR_PHY_BISTAR4_BISTAR4_RESERVED_31_18     VTSS_ENCODE_BITMASK(18,14)
#define  VTSS_X_DDR_PHY_BISTAR4_BISTAR4_RESERVED_31_18(x)  VTSS_EXTRACT_BITFIELD(x,18,14)


/**
 * \brief BIST User Data Pattern Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTUDPR
 */
#define VTSS_DDR_PHY_BISTUDPR                VTSS_IOREG(VTSS_TO_DDR_PHY,0x10b)

/**
 * \brief
 * BIST User Data Pattern 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTUDPR . BUDP0
 */
#define  VTSS_F_DDR_PHY_BISTUDPR_BUDP0(x)     VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTUDPR_BUDP0        VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTUDPR_BUDP0(x)     VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * BIST User Data Pattern 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTUDPR . BUDP1
 */
#define  VTSS_F_DDR_PHY_BISTUDPR_BUDP1(x)     VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTUDPR_BUDP1        VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTUDPR_BUDP1(x)     VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST General Status Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTGSR
 */
#define VTSS_DDR_PHY_BISTGSR                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x10c)

/**
 * \brief
 * BIST Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . BDONE
 */
#define  VTSS_F_DDR_PHY_BISTGSR_BDONE(x)      VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_BISTGSR_BDONE         VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_BISTGSR_BDONE(x)      VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * BIST Address/Command Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . BACERR
 */
#define  VTSS_F_DDR_PHY_BISTGSR_BACERR(x)     VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_BISTGSR_BACERR        VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_BISTGSR_BACERR(x)     VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * BIST Data Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . BDXERR
 */
#define  VTSS_F_DDR_PHY_BISTGSR_BDXERR(x)     VTSS_ENCODE_BITFIELD(x,2,9)
#define  VTSS_M_DDR_PHY_BISTGSR_BDXERR        VTSS_ENCODE_BITMASK(2,9)
#define  VTSS_X_DDR_PHY_BISTGSR_BDXERR(x)     VTSS_EXTRACT_BITFIELD(x,2,9)

/**
 * \brief
 * X4 DM Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . X4DMBER
 */
#define  VTSS_F_DDR_PHY_BISTGSR_X4DMBER(x)    VTSS_ENCODE_BITFIELD(x,11,4)
#define  VTSS_M_DDR_PHY_BISTGSR_X4DMBER       VTSS_ENCODE_BITMASK(11,4)
#define  VTSS_X_DDR_PHY_BISTGSR_X4DMBER(x)    VTSS_EXTRACT_BITFIELD(x,11,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . RESERVED_19_15
 */
#define  VTSS_F_DDR_PHY_BISTGSR_RESERVED_19_15(x)  VTSS_ENCODE_BITFIELD(x,15,5)
#define  VTSS_M_DDR_PHY_BISTGSR_RESERVED_19_15     VTSS_ENCODE_BITMASK(15,5)
#define  VTSS_X_DDR_PHY_BISTGSR_RESERVED_19_15(x)  VTSS_EXTRACT_BITFIELD(x,15,5)

/**
 * \brief
 * DM Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . DMBER
 */
#define  VTSS_F_DDR_PHY_BISTGSR_DMBER(x)      VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_BISTGSR_DMBER         VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_BISTGSR_DMBER(x)      VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . BISTGSR_RESERVED_27_24
 */
#define  VTSS_F_DDR_PHY_BISTGSR_BISTGSR_RESERVED_27_24(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_BISTGSR_BISTGSR_RESERVED_27_24     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_BISTGSR_BISTGSR_RESERVED_27_24(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * RAS_n/ACT_n Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . RASBER
 */
#define  VTSS_F_DDR_PHY_BISTGSR_RASBER(x)     VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_BISTGSR_RASBER        VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_BISTGSR_RASBER(x)     VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . RESERVED_29
 */
#define  VTSS_F_DDR_PHY_BISTGSR_RESERVED_29(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_BISTGSR_RESERVED_29   VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_BISTGSR_RESERVED_29(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * PAR Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . PARBER
 */
#define  VTSS_F_DDR_PHY_BISTGSR_PARBER(x)     VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_BISTGSR_PARBER        VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_BISTGSR_PARBER(x)     VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTGSR . BISTGSR_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_BISTGSR_BISTGSR_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_BISTGSR_BISTGSR_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_BISTGSR_BISTGSR_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief BIST Word Error Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTWER0
 */
#define VTSS_DDR_PHY_BISTWER0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x10d)

/**
 * \brief
 * Address/Command Word Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWER0 . ACWER
 */
#define  VTSS_F_DDR_PHY_BISTWER0_ACWER(x)     VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_BISTWER0_ACWER        VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_BISTWER0_ACWER(x)     VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWER0 . BISTWER0_RESERVED_31_18
 */
#define  VTSS_F_DDR_PHY_BISTWER0_BISTWER0_RESERVED_31_18(x)  VTSS_ENCODE_BITFIELD(x,18,14)
#define  VTSS_M_DDR_PHY_BISTWER0_BISTWER0_RESERVED_31_18     VTSS_ENCODE_BITMASK(18,14)
#define  VTSS_X_DDR_PHY_BISTWER0_BISTWER0_RESERVED_31_18(x)  VTSS_EXTRACT_BITFIELD(x,18,14)


/**
 * \brief BIST Word Error Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTWER1
 */
#define VTSS_DDR_PHY_BISTWER1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x10e)

/**
 * \brief
 * Byte Word Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWER1 . DXWER
 */
#define  VTSS_F_DDR_PHY_BISTWER1_DXWER(x)     VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTWER1_DXWER        VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTWER1_DXWER(x)     VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWER1 . BISTWER1_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_BISTWER1_BISTWER1_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTWER1_BISTWER1_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTWER1_BISTWER1_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST Bit Error Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTBER0
 */
#define VTSS_DDR_PHY_BISTBER0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x10f)

/**
 * \brief
 * Address Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER0 . BISTBER0_ABER
 */
#define  VTSS_F_DDR_PHY_BISTBER0_BISTBER0_ABER(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTBER0_BISTBER0_ABER     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTBER0_BISTBER0_ABER(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER0 . BISTBER0_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_BISTBER0_BISTBER0_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTBER0_BISTBER0_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTBER0_BISTBER0_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST Bit Error Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTBER1
 */
#define VTSS_DDR_PHY_BISTBER1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x110)

/**
 * \brief
 * Bank Address Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER1 . BABER
 */
#define  VTSS_F_DDR_PHY_BISTBER1_BABER(x)     VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_BISTBER1_BABER        VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_BISTBER1_BABER(x)     VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER1 . BISTBER1_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_BISTBER1_BISTBER1_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_BISTBER1_BISTBER1_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_BISTBER1_BISTBER1_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * CS# Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER1 . CSBER
 */
#define  VTSS_F_DDR_PHY_BISTBER1_CSBER(x)     VTSS_ENCODE_BITFIELD(x,8,12)
#define  VTSS_M_DDR_PHY_BISTBER1_CSBER        VTSS_ENCODE_BITMASK(8,12)
#define  VTSS_X_DDR_PHY_BISTBER1_CSBER(x)     VTSS_EXTRACT_BITFIELD(x,8,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER1 . BISTBER1_RESERVED_31_20
 */
#define  VTSS_F_DDR_PHY_BISTBER1_BISTBER1_RESERVED_31_20(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_DDR_PHY_BISTBER1_BISTBER1_RESERVED_31_20     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_DDR_PHY_BISTBER1_BISTBER1_RESERVED_31_20(x)  VTSS_EXTRACT_BITFIELD(x,20,12)


/**
 * \brief BIST Bit Error Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTBER2
 */
#define VTSS_DDR_PHY_BISTBER2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x111)

/**
 * \brief
 * Data Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER2 . DQBER0
 */
#define  VTSS_F_DDR_PHY_BISTBER2_DQBER0(x)    VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTBER2_DQBER0       VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTBER2_DQBER0(x)    VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER2 . BISTBER2_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_BISTBER2_BISTBER2_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTBER2_BISTBER2_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTBER2_BISTBER2_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST Bit Error Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTBER3
 */
#define VTSS_DDR_PHY_BISTBER3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x112)

/**
 * \brief
 * Data Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER3 . DQBER1
 */
#define  VTSS_F_DDR_PHY_BISTBER3_DQBER1(x)    VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTBER3_DQBER1       VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTBER3_DQBER1(x)    VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER3 . BISTBER3_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_BISTBER3_BISTBER3_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTBER3_BISTBER3_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTBER3_BISTBER3_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST Bit Error Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTBER4
 */
#define VTSS_DDR_PHY_BISTBER4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x113)

/**
 * \brief
 * Address Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER4 . BISTBER4_ABER
 */
#define  VTSS_F_DDR_PHY_BISTBER4_BISTBER4_ABER(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_BISTBER4_BISTBER4_ABER     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_BISTBER4_BISTBER4_ABER(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER4 . BISTBER4_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_BISTBER4_BISTBER4_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_BISTBER4_BISTBER4_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_BISTBER4_BISTBER4_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Chip ID Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER4 . CIDBER
 */
#define  VTSS_F_DDR_PHY_BISTBER4_CIDBER(x)    VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_BISTBER4_CIDBER       VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_BISTBER4_CIDBER(x)    VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER4 . RESERVED_31_11
 */
#define  VTSS_F_DDR_PHY_BISTBER4_RESERVED_31_11(x)  VTSS_ENCODE_BITFIELD(x,11,21)
#define  VTSS_M_DDR_PHY_BISTBER4_RESERVED_31_11     VTSS_ENCODE_BITMASK(11,21)
#define  VTSS_X_DDR_PHY_BISTBER4_RESERVED_31_11(x)  VTSS_EXTRACT_BITFIELD(x,11,21)


/**
 * \brief BIST Word Count Status Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTWCSR
 */
#define VTSS_DDR_PHY_BISTWCSR                VTSS_IOREG(VTSS_TO_DDR_PHY,0x114)

/**
 * \brief
 * Address/Command Word Count:.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWCSR . ACWCNT
 */
#define  VTSS_F_DDR_PHY_BISTWCSR_ACWCNT(x)    VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_BISTWCSR_ACWCNT       VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_BISTWCSR_ACWCNT(x)    VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Byte Word Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTWCSR . DXWCNT
 */
#define  VTSS_F_DDR_PHY_BISTWCSR_DXWCNT(x)    VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_BISTWCSR_DXWCNT       VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_BISTWCSR_DXWCNT(x)    VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief BIST Fail Word Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTFWR0
 */
#define VTSS_DDR_PHY_BISTFWR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x115)

/**
 * \brief
 * Address Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR0 . AWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR0_AWEBS(x)     VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_DDR_PHY_BISTFWR0_AWEBS        VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_DDR_PHY_BISTFWR0_AWEBS(x)     VTSS_EXTRACT_BITFIELD(x,0,18)

/**
 * \brief
 * ACT_N/RAS Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR0 . ACTWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR0_ACTWEBS(x)   VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_BISTFWR0_ACTWEBS      VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_BISTFWR0_ACTWEBS(x)   VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR0 . BISTFWR0_RESERVED_19
 */
#define  VTSS_F_DDR_PHY_BISTFWR0_BISTFWR0_RESERVED_19(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_BISTFWR0_BISTFWR0_RESERVED_19  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_BISTFWR0_BISTFWR0_RESERVED_19(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Chip Select Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR0 . CSWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR0_CSWEBS(x)    VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_DDR_PHY_BISTFWR0_CSWEBS       VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_DDR_PHY_BISTFWR0_CSWEBS(x)    VTSS_EXTRACT_BITFIELD(x,20,12)


/**
 * \brief BIST Fail Word Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTFWR1
 */
#define VTSS_DDR_PHY_BISTFWR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x116)

/**
 * \brief
 * CKE Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . CKEWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_CKEWEBS(x)   VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_BISTFWR1_CKEWEBS      VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_BISTFWR1_CKEWEBS(x)   VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * ODT Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . ODTWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_ODTWEBS(x)   VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_BISTFWR1_ODTWEBS      VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_BISTFWR1_ODTWEBS(x)   VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * Bank Group / Bank Address Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . BAWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_BAWEBS(x)    VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_BISTFWR1_BAWEBS       VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_BISTFWR1_BAWEBS(x)    VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Chip ID Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . CIDWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_CIDWEBS(x)   VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_DDR_PHY_BISTFWR1_CIDWEBS      VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_DDR_PHY_BISTFWR1_CIDWEBS(x)   VTSS_EXTRACT_BITFIELD(x,20,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . BISTFWR1_RESERVED_23
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_BISTFWR1_RESERVED_23(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_BISTFWR1_BISTFWR1_RESERVED_23  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_BISTFWR1_BISTFWR1_RESERVED_23(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * X4 Data Mask Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . X4DMWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_X4DMWEBS(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_BISTFWR1_X4DMWEBS     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_BISTFWR1_X4DMWEBS(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Data Mask Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR1 . DMWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR1_DMWEBS(x)    VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_BISTFWR1_DMWEBS       VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_BISTFWR1_DMWEBS(x)    VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief BIST Fail Word Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTFWR2
 */
#define VTSS_DDR_PHY_BISTFWR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x117)

/**
 * \brief
 * DQ Fail Word.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTFWR2 . DQWEBS
 */
#define  VTSS_F_DDR_PHY_BISTFWR2_DQWEBS(x)    (x)
#define  VTSS_M_DDR_PHY_BISTFWR2_DQWEBS       0xffffffff
#define  VTSS_X_DDR_PHY_BISTFWR2_DQWEBS(x)    (x)


/**
 * \brief BIST Bit Error Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:BISTBER5
 */
#define VTSS_DDR_PHY_BISTBER5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x118)

/**
 * \brief
 * CKE Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER5 . CKEBER
 */
#define  VTSS_F_DDR_PHY_BISTBER5_CKEBER(x)    VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_BISTBER5_CKEBER       VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_BISTBER5_CKEBER(x)    VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER5 . BISTBER5_RESERVED_15_8
 */
#define  VTSS_F_DDR_PHY_BISTBER5_BISTBER5_RESERVED_15_8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_BISTBER5_BISTBER5_RESERVED_15_8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_BISTBER5_BISTBER5_RESERVED_15_8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * ODT Bit Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER5 . ODTBER
 */
#define  VTSS_F_DDR_PHY_BISTBER5_ODTBER(x)    VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_DDR_PHY_BISTBER5_ODTBER       VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_DDR_PHY_BISTBER5_ODTBER(x)    VTSS_EXTRACT_BITFIELD(x,16,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_BISTBER5 . BISTBER5_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_BISTBER5_BISTBER5_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_BISTBER5_BISTBER5_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_BISTBER5_BISTBER5_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief Rank ID Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RANKIDR
 */
#define VTSS_DDR_PHY_RANKIDR                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x137)

/**
 * \brief
 * Rank Write ID.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RANKIDR . RANKWID
 */
#define  VTSS_F_DDR_PHY_RANKIDR_RANKWID(x)    VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RANKIDR_RANKWID       VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RANKIDR_RANKWID(x)    VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RANKIDR . RESERVED_15_4
 */
#define  VTSS_F_DDR_PHY_RANKIDR_RESERVED_15_4(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_RANKIDR_RESERVED_15_4     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_RANKIDR_RESERVED_15_4(x)  VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * Rank Read ID.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RANKIDR . RANKRID
 */
#define  VTSS_F_DDR_PHY_RANKIDR_RANKRID(x)    VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_RANKIDR_RANKRID       VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_RANKIDR_RANKRID(x)    VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RANKIDR . RANKIDR_RESERVED_31_20
 */
#define  VTSS_F_DDR_PHY_RANKIDR_RANKIDR_RESERVED_31_20(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_DDR_PHY_RANKIDR_RANKIDR_RESERVED_31_20     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_DDR_PHY_RANKIDR_RANKIDR_RESERVED_31_20(x)  VTSS_EXTRACT_BITFIELD(x,20,12)


/**
 * \brief Rank I/O Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIOCR0
 */
#define VTSS_DDR_PHY_RIOCR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x138)

/**
 * \brief
 * SDRAM CS# On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR0 . CSODT
 */
#define  VTSS_F_DDR_PHY_RIOCR0_CSODT(x)       VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_RIOCR0_CSODT          VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_RIOCR0_CSODT(x)       VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * SDRAM CS# On-Die Termination Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR0 . CSODT_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR0_CSODT_RSVD(x)  VTSS_ENCODE_BITFIELD(x,2,10)
#define  VTSS_M_DDR_PHY_RIOCR0_CSODT_RSVD     VTSS_ENCODE_BITMASK(2,10)
#define  VTSS_X_DDR_PHY_RIOCR0_CSODT_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,2,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR0 . RIOCR0_RESERVED_15_12
 */
#define  VTSS_F_DDR_PHY_RIOCR0_RIOCR0_RESERVED_15_12(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_RIOCR0_RIOCR0_RESERVED_15_12     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_RIOCR0_RIOCR0_RESERVED_15_12(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * SDRAM CS# Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR0 . CSPDR
 */
#define  VTSS_F_DDR_PHY_RIOCR0_CSPDR(x)       VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_RIOCR0_CSPDR          VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_RIOCR0_CSPDR(x)       VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * SDRAM CS# Power Down Receiver Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR0 . CSPDR_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR0_CSPDR_RSVD(x)  VTSS_ENCODE_BITFIELD(x,18,10)
#define  VTSS_M_DDR_PHY_RIOCR0_CSPDR_RSVD     VTSS_ENCODE_BITMASK(18,10)
#define  VTSS_X_DDR_PHY_RIOCR0_CSPDR_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,18,10)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR0 . RIOCR0_RESERVED_31_28
 */
#define  VTSS_F_DDR_PHY_RIOCR0_RIOCR0_RESERVED_31_28(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_RIOCR0_RIOCR0_RESERVED_31_28     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_RIOCR0_RIOCR0_RESERVED_31_28(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief Rank I/O Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIOCR1
 */
#define VTSS_DDR_PHY_RIOCR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x139)

/**
 * \brief
 * Rank On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . CKEODT
 */
#define  VTSS_F_DDR_PHY_RIOCR1_CKEODT(x)      VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_RIOCR1_CKEODT         VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_RIOCR1_CKEODT(x)      VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Rank On-Die Termination Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . CKEODT_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR1_CKEODT_RSVD(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_RIOCR1_CKEODT_RSVD     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_RIOCR1_CKEODT_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Rank Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . CKEPDR
 */
#define  VTSS_F_DDR_PHY_RIOCR1_CKEPDR(x)      VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_RIOCR1_CKEPDR         VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_RIOCR1_CKEPDR(x)      VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Rank Power Down Receiver Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . CKEPDR_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR1_CKEPDR_RSVD(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_DDR_PHY_RIOCR1_CKEPDR_RSVD     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_DDR_PHY_RIOCR1_CKEPDR_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,10,6)

/**
 * \brief
 * Rank On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . ODTODT
 */
#define  VTSS_F_DDR_PHY_RIOCR1_ODTODT(x)      VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_RIOCR1_ODTODT         VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_RIOCR1_ODTODT(x)      VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Rank On-Die Termination Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . ODTODT_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR1_ODTODT_RSVD(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_DDR_PHY_RIOCR1_ODTODT_RSVD     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_DDR_PHY_RIOCR1_ODTODT_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,18,6)

/**
 * \brief
 * Rank Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . ODTPDR
 */
#define  VTSS_F_DDR_PHY_RIOCR1_ODTPDR(x)      VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_DDR_PHY_RIOCR1_ODTPDR         VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_DDR_PHY_RIOCR1_ODTPDR(x)      VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * Rank Power Down Receiver Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR1 . ODTPDR_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR1_ODTPDR_RSVD(x)  VTSS_ENCODE_BITFIELD(x,26,6)
#define  VTSS_M_DDR_PHY_RIOCR1_ODTPDR_RSVD     VTSS_ENCODE_BITMASK(26,6)
#define  VTSS_X_DDR_PHY_RIOCR1_ODTPDR_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,26,6)


/**
 * \brief Rank I/O Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIOCR2
 */
#define VTSS_DDR_PHY_RIOCR2                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x13a)

/**
 * \brief
 * SDRAM CS_n Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR2 . CSOEMODE
 */
#define  VTSS_F_DDR_PHY_RIOCR2_CSOEMODE(x)    VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RIOCR2_CSOEMODE       VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RIOCR2_CSOEMODE(x)    VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * SDRAM CS_n Output Enable (OE) Mode Selection Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR2 . CSOEMODE_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR2_CSOEMODE_RSVD(x)  VTSS_ENCODE_BITFIELD(x,4,20)
#define  VTSS_M_DDR_PHY_RIOCR2_CSOEMODE_RSVD     VTSS_ENCODE_BITMASK(4,20)
#define  VTSS_X_DDR_PHY_RIOCR2_CSOEMODE_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,4,20)

/**
 * \brief
 * SDRAM Chip ID Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR2 . COEMODE
 */
#define  VTSS_F_DDR_PHY_RIOCR2_COEMODE(x)     VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_DDR_PHY_RIOCR2_COEMODE        VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_DDR_PHY_RIOCR2_COEMODE(x)     VTSS_EXTRACT_BITFIELD(x,24,2)

/**
 * \brief
 * SDRAM Chip ID Output Enable (OE) Mode Selection Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR2 . COEMODE_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR2_COEMODE_RSVD(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_RIOCR2_COEMODE_RSVD     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_RIOCR2_COEMODE_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR2 . RIOCR2_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_RIOCR2_RIOCR2_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_RIOCR2_RIOCR2_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_RIOCR2_RIOCR2_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief Rank I/O Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIOCR3
 */
#define VTSS_DDR_PHY_RIOCR3                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x13b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR3 . RIOCR3_RESERVED_31_0
 */
#define  VTSS_F_DDR_PHY_RIOCR3_RIOCR3_RESERVED_31_0(x)  (x)
#define  VTSS_M_DDR_PHY_RIOCR3_RIOCR3_RESERVED_31_0     0xffffffff
#define  VTSS_X_DDR_PHY_RIOCR3_RIOCR3_RESERVED_31_0(x)  (x)


/**
 * \brief Rank I/O Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIOCR4
 */
#define VTSS_DDR_PHY_RIOCR4                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x13c)

/**
 * \brief
 * SDRAM CKE Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR4 . CKEOEMODE
 */
#define  VTSS_F_DDR_PHY_RIOCR4_CKEOEMODE(x)   VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RIOCR4_CKEOEMODE      VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RIOCR4_CKEOEMODE(x)   VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * SDRAM CKE Output Enable (OE) Mode Selection Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR4 . CKEOEMODE_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR4_CKEOEMODE_RSVD(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_RIOCR4_CKEOEMODE_RSVD     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_RIOCR4_CKEOEMODE_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR4 . RIOCR4_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_RIOCR4_RIOCR4_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_RIOCR4_RIOCR4_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_RIOCR4_RIOCR4_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief Rank I/O Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:RIOCR5
 */
#define VTSS_DDR_PHY_RIOCR5                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x13d)

/**
 * \brief
 * SDRAM On-die Termination Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR5 . ODTOEMODE
 */
#define  VTSS_F_DDR_PHY_RIOCR5_ODTOEMODE(x)   VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_DDR_PHY_RIOCR5_ODTOEMODE      VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_DDR_PHY_RIOCR5_ODTOEMODE(x)   VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * \brief
 * SDRAM On-die Termination Output Enable (OE) Mode Selection Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR5 . ODTOEMODE_RSVD
 */
#define  VTSS_F_DDR_PHY_RIOCR5_ODTOEMODE_RSVD(x)  VTSS_ENCODE_BITFIELD(x,4,12)
#define  VTSS_M_DDR_PHY_RIOCR5_ODTOEMODE_RSVD     VTSS_ENCODE_BITMASK(4,12)
#define  VTSS_X_DDR_PHY_RIOCR5_ODTOEMODE_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,4,12)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_RIOCR5 . RIOCR5_RESERVED_31_16
 */
#define  VTSS_F_DDR_PHY_RIOCR5_RIOCR5_RESERVED_31_16(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_RIOCR5_RIOCR5_RESERVED_31_16     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_RIOCR5_RIOCR5_RESERVED_31_16(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief AC I/O Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACIOCR0
 */
#define VTSS_DDR_PHY_ACIOCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x140)

/**
 * \brief
 * Address/Command I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . ACIOM
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_ACIOM(x)      VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_ACIOM         VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_ACIOCR0_ACIOM(x)      VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . RESERVED_1
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_RESERVED_1(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_RESERVED_1    VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_ACIOCR0_RESERVED_1(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Address/Command On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . ACODT
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_ACODT(x)      VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_ACODT         VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_ACIOCR0_ACODT(x)      VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . ACIOCR0_RESERVED_3
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_3(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_3  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_3(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * AC Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . ACPDR
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_ACPDR(x)      VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_ACPDR         VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_ACIOCR0_ACPDR(x)      VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * CK On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . CKODT
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_CKODT(x)      VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_CKODT         VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_ACIOCR0_CKODT(x)      VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * CK On-Die Termination Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . CKODT_RSVD
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_CKODT_RSVD(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_DDR_PHY_ACIOCR0_CKODT_RSVD     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_DDR_PHY_ACIOCR0_CKODT_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . RESERVED_9
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_RESERVED_9(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_RESERVED_9    VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_ACIOCR0_RESERVED_9(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * CK Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . CKPDR
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_CKPDR(x)      VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_CKPDR         VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_ACIOCR0_CKPDR(x)      VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * CK Power Down Receiver Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . CKPDR_RSVD
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_CKPDR_RSVD(x)  VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_DDR_PHY_ACIOCR0_CKPDR_RSVD     VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_DDR_PHY_ACIOCR0_CKPDR_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,11,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . RESERVED_25_14
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_RESERVED_25_14(x)  VTSS_ENCODE_BITFIELD(x,14,12)
#define  VTSS_M_DDR_PHY_ACIOCR0_RESERVED_25_14     VTSS_ENCODE_BITMASK(14,12)
#define  VTSS_X_DDR_PHY_ACIOCR0_RESERVED_25_14(x)  VTSS_EXTRACT_BITFIELD(x,14,12)

/**
 * \brief
 * SDRAM Reset On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . RSTODT
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_RSTODT(x)     VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_RSTODT        VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_ACIOCR0_RSTODT(x)     VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . ACIOCR0_RESERVED_27
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_27(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_27  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_ACIOCR0_ACIOCR0_RESERVED_27(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * SDRAM Reset Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . RSTPDR
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_RSTPDR(x)     VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_RSTPDR        VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_ACIOCR0_RSTPDR(x)     VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * SDRAM Reset I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . RSTIOM
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_RSTIOM(x)     VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_ACIOCR0_RSTIOM        VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_ACIOCR0_RSTIOM(x)     VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Address/Command Slew Rate.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR0 . ACSR
 */
#define  VTSS_F_DDR_PHY_ACIOCR0_ACSR(x)       VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACIOCR0_ACSR          VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACIOCR0_ACSR(x)       VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC I/O Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACIOCR1
 */
#define VTSS_DDR_PHY_ACIOCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x141)

/**
 * \brief
 * SDRAM Address OE Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR1 . AOEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR1_AOEMODE(x)    (x)
#define  VTSS_M_DDR_PHY_ACIOCR1_AOEMODE       0xffffffff
#define  VTSS_X_DDR_PHY_ACIOCR1_AOEMODE(x)    (x)


/**
 * \brief AC I/O Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACIOCR2
 */
#define VTSS_DDR_PHY_ACIOCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x142)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR2 . ACIOCR2_RESERVED_31_0
 */
#define  VTSS_F_DDR_PHY_ACIOCR2_ACIOCR2_RESERVED_31_0(x)  (x)
#define  VTSS_M_DDR_PHY_ACIOCR2_ACIOCR2_RESERVED_31_0     0xffffffff
#define  VTSS_X_DDR_PHY_ACIOCR2_ACIOCR2_RESERVED_31_0(x)  (x)


/**
 * \brief AC I/O Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACIOCR3
 */
#define VTSS_DDR_PHY_ACIOCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x143)

/**
 * \brief
 * SDRAM CK Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . CKOEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_CKOEMODE(x)   VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_ACIOCR3_CKOEMODE      VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_ACIOCR3_CKOEMODE(x)   VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * SDRAM CK Output Enable (OE) Mode Selection Reserved
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . CKOEMODE_RSVD
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_CKOEMODE_RSVD(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_ACIOCR3_CKOEMODE_RSVD     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_ACIOCR3_CKOEMODE_RSVD(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . ACIOCR3_RESERVED_15_8
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_ACIOCR3_RESERVED_15_8(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_DDR_PHY_ACIOCR3_ACIOCR3_RESERVED_15_8     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_DDR_PHY_ACIOCR3_ACIOCR3_RESERVED_15_8(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/**
 * \brief
 * SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only).
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . ACTOEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_ACTOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_ACIOCR3_ACTOEMODE     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_ACIOCR3_ACTOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . A16OEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_A16OEMODE(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_DDR_PHY_ACIOCR3_A16OEMODE     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_DDR_PHY_ACIOCR3_A16OEMODE(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/**
 * \brief
 * SDRAM A[17] Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . A17OEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_A17OEMODE(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_ACIOCR3_A17OEMODE     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_ACIOCR3_A17OEMODE(x)  VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * SDRAM Bank Address Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . BAOEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_BAOEMODE(x)   VTSS_ENCODE_BITFIELD(x,22,4)
#define  VTSS_M_DDR_PHY_ACIOCR3_BAOEMODE      VTSS_ENCODE_BITMASK(22,4)
#define  VTSS_X_DDR_PHY_ACIOCR3_BAOEMODE(x)   VTSS_EXTRACT_BITFIELD(x,22,4)

/**
 * \brief
 * SDRAM Bank Group Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . BGOEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_BGOEMODE(x)   VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_ACIOCR3_BGOEMODE      VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_ACIOCR3_BGOEMODE(x)   VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * SDRAM Parity Output Enable (OE) Mode Selection.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR3 . PAROEMODE
 */
#define  VTSS_F_DDR_PHY_ACIOCR3_PAROEMODE(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACIOCR3_PAROEMODE     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACIOCR3_PAROEMODE(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC I/O Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACIOCR4
 */
#define VTSS_DDR_PHY_ACIOCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x144)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACIOCR4 . ACIOCR4_RESERVED_31_0
 */
#define  VTSS_F_DDR_PHY_ACIOCR4_ACIOCR4_RESERVED_31_0(x)  (x)
#define  VTSS_M_DDR_PHY_ACIOCR4_ACIOCR4_RESERVED_31_0     0xffffffff
#define  VTSS_X_DDR_PHY_ACIOCR4_ACIOCR4_RESERVED_31_0(x)  (x)


/**
 * \brief VREF I/O Control Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:IOVCR0
 */
#define VTSS_DDR_PHY_IOVCR0                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x148)

/**
 * \brief
 * REFSEL Control for internal AC I/Os.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFISEL
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFISEL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFISEL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFISEL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . IOVCR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_IOVCR0_IOVCR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_IOVCR0_IOVCR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_IOVCR0_IOVCR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Address/command lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFSSEL
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . IOVCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_IOVCR0_IOVCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_IOVCR0_IOVCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_IOVCR0_IOVCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Address/command lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFESEL
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . IOVCR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_IOVCR0_IOVCR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_IOVCR0_IOVCR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_IOVCR0_IOVCR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Address/command lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFIEN
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFIEN(x)   VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFIEN      VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFIEN(x)   VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Address/command lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFSEN
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFSEN(x)   VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFSEN      VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFSEN(x)   VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Address/command lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFEEN
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFEEN(x)   VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFEEN      VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFEEN(x)   VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Address/command lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFPEN
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFPEN(x)   VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFPEN      VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFPEN(x)   VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Address/command lane VREF IOM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR0 . ACVREFIOM
 */
#define  VTSS_F_DDR_PHY_IOVCR0_ACVREFIOM(x)   VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_IOVCR0_ACVREFIOM      VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_IOVCR0_ACVREFIOM(x)   VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief VREF I/O Control Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:IOVCR1
 */
#define VTSS_DDR_PHY_IOVCR1                  VTSS_IOREG(VTSS_TO_DDR_PHY,0x149)

/**
 * \brief
 * ZQ Internal VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR1 . ZQVREFISEL
 */
#define  VTSS_F_DDR_PHY_IOVCR1_ZQVREFISEL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_IOVCR1_ZQVREFISEL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_IOVCR1_ZQVREFISEL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR1 . IOVCR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_IOVCR1_IOVCR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_IOVCR1_IOVCR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_IOVCR1_IOVCR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * ZQ Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR1 . ZQVREFIEN
 */
#define  VTSS_F_DDR_PHY_IOVCR1_ZQVREFIEN(x)   VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_IOVCR1_ZQVREFIEN      VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_IOVCR1_ZQVREFIEN(x)   VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * ZQ VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR1 . ZQVREFPEN
 */
#define  VTSS_F_DDR_PHY_IOVCR1_ZQVREFPEN(x)   VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_IOVCR1_ZQVREFPEN      VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_IOVCR1_ZQVREFPEN(x)   VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_IOVCR1 . IOVCR1_RESERVED_31_10
 */
#define  VTSS_F_DDR_PHY_IOVCR1_IOVCR1_RESERVED_31_10(x)  VTSS_ENCODE_BITFIELD(x,10,22)
#define  VTSS_M_DDR_PHY_IOVCR1_IOVCR1_RESERVED_31_10     VTSS_ENCODE_BITMASK(10,22)
#define  VTSS_X_DDR_PHY_IOVCR1_IOVCR1_RESERVED_31_10(x)  VTSS_EXTRACT_BITFIELD(x,10,22)


/**
 * \brief VREF Training Control Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:VTCR0
 */
#define VTSS_DDR_PHY_VTCR0                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x14a)

/**
 * \brief
 * DRAM VREFDQ Initial Value.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . DVINIT
 */
#define  VTSS_F_DDR_PHY_VTCR0_DVINIT(x)       VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_VTCR0_DVINIT          VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_VTCR0_DVINIT(x)       VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * DRAM VREFDQ Minimum Limit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . DVMIN
 */
#define  VTSS_F_DDR_PHY_VTCR0_DVMIN(x)        VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_DDR_PHY_VTCR0_DVMIN           VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_DDR_PHY_VTCR0_DVMIN(x)        VTSS_EXTRACT_BITFIELD(x,6,6)

/**
 * \brief
 * DRAM VREFDQ Maximum Limit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . DVMAX
 */
#define  VTSS_F_DDR_PHY_VTCR0_DVMAX(x)        VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_DDR_PHY_VTCR0_DVMAX           VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_DDR_PHY_VTCR0_DVMAX(x)        VTSS_EXTRACT_BITFIELD(x,12,6)

/**
 * \brief
 * DRAM VREFDQ Step Size.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . DVSS
 */
#define  VTSS_F_DDR_PHY_VTCR0_DVSS(x)         VTSS_ENCODE_BITFIELD(x,18,4)
#define  VTSS_M_DDR_PHY_VTCR0_DVSS            VTSS_ENCODE_BITMASK(18,4)
#define  VTSS_X_DDR_PHY_VTCR0_DVSS(x)         VTSS_EXTRACT_BITFIELD(x,18,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . RESERVED_26_22
 */
#define  VTSS_F_DDR_PHY_VTCR0_RESERVED_26_22(x)  VTSS_ENCODE_BITFIELD(x,22,5)
#define  VTSS_M_DDR_PHY_VTCR0_RESERVED_26_22     VTSS_ENCODE_BITMASK(22,5)
#define  VTSS_X_DDR_PHY_VTCR0_RESERVED_26_22(x)  VTSS_EXTRACT_BITFIELD(x,22,5)

/**
 * \brief
 * DRAM Per Device Addressability.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . PDAEN
 */
#define  VTSS_F_DDR_PHY_VTCR0_PDAEN(x)        VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_VTCR0_PDAEN           VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_VTCR0_PDAEN(x)        VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * DRAM VREFDQ Training Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . DVEN
 */
#define  VTSS_F_DDR_PHY_VTCR0_DVEN(x)         VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_VTCR0_DVEN            VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_VTCR0_DVEN(x)         VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * DRAM VREFDQ Settling Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR0 . TVREF
 */
#define  VTSS_F_DDR_PHY_VTCR0_TVREF(x)        VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_VTCR0_TVREF           VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_VTCR0_TVREF(x)        VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief VREF Training Control Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:VTCR1
 */
#define VTSS_DDR_PHY_VTCR1                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x14b)

/**
 * \brief
 * Host VREFDQ IO Type Control.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . HVIO
 */
#define  VTSS_F_DDR_PHY_VTCR1_HVIO(x)         VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_VTCR1_HVIO            VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_VTCR1_HVIO(x)         VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * HOST VREFDQ Internal VREF Training Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . HVEN
 */
#define  VTSS_F_DDR_PHY_VTCR1_HVEN(x)         VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_VTCR1_HVEN            VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_VTCR1_HVEN(x)         VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DRAM / HOST VREFDQ LCDL Eye Point Test.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . ENUM
 */
#define  VTSS_F_DDR_PHY_VTCR1_ENUM(x)         VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_VTCR1_ENUM            VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_VTCR1_ENUM(x)         VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DRAM / HOST VREFDQ LCDL Eye Offset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . EOFF
 */
#define  VTSS_F_DDR_PHY_VTCR1_EOFF(x)         VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_DDR_PHY_VTCR1_EOFF            VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_DDR_PHY_VTCR1_EOFF(x)         VTSS_EXTRACT_BITFIELD(x,3,2)

/**
 * \brief
 * HOST VREFDQ Settling Time.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . TVREFIO
 */
#define  VTSS_F_DDR_PHY_VTCR1_TVREFIO(x)      VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_VTCR1_TVREFIO         VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_VTCR1_TVREFIO(x)      VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * Static Host Vref Rank Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . SHREN
 */
#define  VTSS_F_DDR_PHY_VTCR1_SHREN(x)        VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_VTCR1_SHREN           VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_VTCR1_SHREN(x)        VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Static Host Vref Rank Value.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . SHRNK
 */
#define  VTSS_F_DDR_PHY_VTCR1_SHRNK(x)        VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_VTCR1_SHRNK           VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_VTCR1_SHRNK(x)        VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . RESERVED_11
 */
#define  VTSS_F_DDR_PHY_VTCR1_RESERVED_11(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_VTCR1_RESERVED_11     VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_VTCR1_RESERVED_11(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * VREF Word Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . VWCR
 */
#define  VTSS_F_DDR_PHY_VTCR1_VWCR(x)         VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_VTCR1_VWCR            VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_VTCR1_VWCR(x)         VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * HOST VREFDQ Minimum Limit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . HVMIN
 */
#define  VTSS_F_DDR_PHY_VTCR1_HVMIN(x)        VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_VTCR1_HVMIN           VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_VTCR1_HVMIN(x)        VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * HOST VREFDQ Maximum Limit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . HVMAX
 */
#define  VTSS_F_DDR_PHY_VTCR1_HVMAX(x)        VTSS_ENCODE_BITFIELD(x,22,6)
#define  VTSS_M_DDR_PHY_VTCR1_HVMAX           VTSS_ENCODE_BITMASK(22,6)
#define  VTSS_X_DDR_PHY_VTCR1_HVMAX(x)        VTSS_EXTRACT_BITFIELD(x,22,6)

/**
 * \brief
 * HOST VREFDQ Step Size.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_VTCR1 . HVSS
 */
#define  VTSS_F_DDR_PHY_VTCR1_HVSS(x)         VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_VTCR1_HVSS            VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_VTCR1_HVSS(x)         VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief AC Bit Delay Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR0
 */
#define VTSS_DDR_PHY_ACBDLR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x150)

/**
 * \brief
 * CK0 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . CK0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_CK0BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR0_CK0BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR0_CK0BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . ACBDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * CK1 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . CK1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_CK1BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR0_CK1BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR0_CK1BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . ACBDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CK2 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . CK2BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_CK2BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR0_CK2BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR0_CK2BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . ACBDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CK3 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . CK3BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_CK3BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR0_CK3BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR0_CK3BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR0 . ACBDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR0_ACBDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR1
 */
#define VTSS_DDR_PHY_ACBDLR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x151)

/**
 * \brief
 * ACT_n / RAS Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . ACTBD
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_ACTBD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR1_ACTBD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR1_ACTBD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . ACBDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * A17 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . A17BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_A17BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR1_A17BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR1_A17BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . ACBDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * A16 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . A16BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_A16BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR1_A16BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR1_A16BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . ACBDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * PARIN Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . PARBD
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_PARBD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR1_PARBD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR1_PARBD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR1 . ACBDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR1_ACBDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR2
 */
#define VTSS_DDR_PHY_ACBDLR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x152)

/**
 * \brief
 * BA0 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . BA0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_BA0BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR2_BA0BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR2_BA0BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . ACBDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * BA1 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . BA1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_BA1BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR2_BA1BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR2_BA1BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . ACBDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * BG0 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . BG0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_BG0BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR2_BG0BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR2_BG0BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . ACBDLR2_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * BG1 Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . BG1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_BG1BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR2_BG1BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR2_BG1BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR2 . ACBDLR2_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR2_ACBDLR2_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR3
 */
#define VTSS_DDR_PHY_ACBDLR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x153)

/**
 * \brief
 * CS[0] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . CS0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_CS0BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR3_CS0BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR3_CS0BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . ACBDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * CS[1] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . CS1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_CS1BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR3_CS1BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR3_CS1BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . ACBDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CS[2] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . CS2BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_CS2BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR3_CS2BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR3_CS2BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . ACBDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CS[3] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . CS3BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_CS3BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR3_CS3BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR3_CS3BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR3 . ACBDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR3_ACBDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR4
 */
#define VTSS_DDR_PHY_ACBDLR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x154)

/**
 * \brief
 * ODT[0] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ODT0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ODT0BD(x)     VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR4_ODT0BD        VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR4_ODT0BD(x)     VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ACBDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * ODT[1] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ODT1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ODT1BD(x)     VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR4_ODT1BD        VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR4_ODT1BD(x)     VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ACBDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * ODT[2] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ODT2BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ODT2BD(x)     VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR4_ODT2BD        VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR4_ODT2BD(x)     VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ACBDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * ODT[3] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ODT3BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ODT3BD(x)     VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR4_ODT3BD        VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR4_ODT3BD(x)     VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR4 . ACBDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR4_ACBDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR5
 */
#define VTSS_DDR_PHY_ACBDLR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x155)

/**
 * \brief
 * CKE[0] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . CKE0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_CKE0BD(x)     VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR5_CKE0BD        VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR5_CKE0BD(x)     VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . ACBDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * CKE[1] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . CKE1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_CKE1BD(x)     VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR5_CKE1BD        VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR5_CKE1BD(x)     VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . ACBDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CKE[2] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . CKE2BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_CKE2BD(x)     VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR5_CKE2BD        VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR5_CKE2BD(x)     VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . ACBDLR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CKE[3] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . CKE3BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_CKE3BD(x)     VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR5_CKE3BD        VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR5_CKE3BD(x)     VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR5 . ACBDLR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR5_ACBDLR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR6
 */
#define VTSS_DDR_PHY_ACBDLR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x156)

/**
 * \brief
 * A[0] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . A00BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_A00BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR6_A00BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR6_A00BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . ACBDLR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * A[1] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . A01BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_A01BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR6_A01BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR6_A01BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . ACBDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * A[2] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . A02BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_A02BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR6_A02BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR6_A02BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . ACBDLR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * A[3] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . A03BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_A03BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR6_A03BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR6_A03BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR6 . ACBDLR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR6_ACBDLR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR7
 */
#define VTSS_DDR_PHY_ACBDLR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x157)

/**
 * \brief
 * A[4] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . A04BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_A04BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR7_A04BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR7_A04BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . ACBDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * A[5] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . A05BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_A05BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR7_A05BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR7_A05BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . ACBDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * A[6] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . A06BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_A06BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR7_A06BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR7_A06BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . ACBDLR7_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * A[7] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . A07BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_A07BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR7_A07BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR7_A07BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR7 . ACBDLR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR7_ACBDLR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR8
 */
#define VTSS_DDR_PHY_ACBDLR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x158)

/**
 * \brief
 * A[8] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . A08BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_A08BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR8_A08BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR8_A08BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . ACBDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * A[9] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . A09BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_A09BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR8_A09BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR8_A09BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . ACBDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * A[10] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . A10BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_A10BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR8_A10BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR8_A10BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . ACBDLR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * A[11] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . A11BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_A11BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR8_A11BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR8_A11BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR8 . ACBDLR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR8_ACBDLR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR9
 */
#define VTSS_DDR_PHY_ACBDLR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x159)

/**
 * \brief
 * A[12] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . A12BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_A12BD(x)      VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR9_A12BD         VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR9_A12BD(x)      VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . ACBDLR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * A[13] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . A13BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_A13BD(x)      VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR9_A13BD         VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR9_A13BD(x)      VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . ACBDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * A[14] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . A14BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_A14BD(x)      VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR9_A14BD         VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR9_A14BD(x)      VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . ACBDLR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * A[15] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . A15BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_A15BD(x)      VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR9_A15BD         VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR9_A15BD(x)      VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR9 . ACBDLR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR9_ACBDLR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 10
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR10
 */
#define VTSS_DDR_PHY_ACBDLR10                VTSS_IOREG(VTSS_TO_DDR_PHY,0x15a)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . ACBDLR10_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * CID[0] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . CID0BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_CID0BD(x)    VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR10_CID0BD       VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR10_CID0BD(x)    VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . ACBDLR10_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CID[1] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . CID1BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_CID1BD(x)    VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR10_CID1BD       VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR10_CID1BD(x)    VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . ACBDLR10_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CID[2] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . CID2BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_CID2BD(x)    VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR10_CID2BD       VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR10_CID2BD(x)    VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR10 . ACBDLR10_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR10_ACBDLR10_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 11
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR11
 */
#define VTSS_DDR_PHY_ACBDLR11                VTSS_IOREG(VTSS_TO_DDR_PHY,0x15b)

/**
 * \brief
 * CS[4] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . CS4BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_CS4BD(x)     VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR11_CS4BD        VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR11_CS4BD(x)     VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . ACBDLR11_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * CS[5] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . CS5BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_CS5BD(x)     VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR11_CS5BD        VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR11_CS5BD(x)     VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . ACBDLR11_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CS[6] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . CS6BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_CS6BD(x)     VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR11_CS6BD        VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR11_CS6BD(x)     VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . ACBDLR11_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CS[7] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . CS7BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_CS7BD(x)     VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR11_CS7BD        VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR11_CS7BD(x)     VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR11 . ACBDLR11_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR11_ACBDLR11_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 12
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR12
 */
#define VTSS_DDR_PHY_ACBDLR12                VTSS_IOREG(VTSS_TO_DDR_PHY,0x15c)

/**
 * \brief
 * CS[8] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . CS8BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_CS8BD(x)     VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR12_CS8BD        VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR12_CS8BD(x)     VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . ACBDLR12_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * CS[9] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . CS9BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_CS9BD(x)     VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR12_CS9BD        VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR12_CS9BD(x)     VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . ACBDLR12_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CS[10] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . CS10BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_CS10BD(x)    VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR12_CS10BD       VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR12_CS10BD(x)    VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . ACBDLR12_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CS[11] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . CS11BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_CS11BD(x)    VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR12_CS11BD       VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR12_CS11BD(x)    VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR12 . ACBDLR12_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR12_ACBDLR12_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 13
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR13
 */
#define VTSS_DDR_PHY_ACBDLR13                VTSS_IOREG(VTSS_TO_DDR_PHY,0x15d)

/**
 * \brief
 * ODT[4] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ODT4BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ODT4BD(x)    VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR13_ODT4BD       VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR13_ODT4BD(x)    VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ACBDLR13_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * ODT[5] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ODT5BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ODT5BD(x)    VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR13_ODT5BD       VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR13_ODT5BD(x)    VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ACBDLR13_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * ODT[6] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ODT6BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ODT6BD(x)    VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR13_ODT6BD       VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR13_ODT6BD(x)    VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ACBDLR13_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * ODT[7] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ODT7BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ODT7BD(x)    VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR13_ODT7BD       VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR13_ODT7BD(x)    VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR13 . ACBDLR13_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR13_ACBDLR13_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Bit Delay Register 14
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACBDLR14
 */
#define VTSS_DDR_PHY_ACBDLR14                VTSS_IOREG(VTSS_TO_DDR_PHY,0x15e)

/**
 * \brief
 * CKE[4] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . CKE4BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_CKE4BD(x)    VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_ACBDLR14_CKE4BD       VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_ACBDLR14_CKE4BD(x)    VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . ACBDLR14_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * CKE[5] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . CKE5BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_CKE5BD(x)    VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_ACBDLR14_CKE5BD       VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_ACBDLR14_CKE5BD(x)    VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . ACBDLR14_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * CKE[6] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . CKE6BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_CKE6BD(x)    VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_ACBDLR14_CKE6BD       VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_ACBDLR14_CKE6BD(x)    VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . ACBDLR14_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * CKE[7] Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . CKE7BD
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_CKE7BD(x)    VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_ACBDLR14_CKE7BD       VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_ACBDLR14_CKE7BD(x)    VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACBDLR14 . ACBDLR14_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_ACBDLR14_ACBDLR14_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief AC Local Calibrated Delay Line Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACLCDLR
 */
#define VTSS_DDR_PHY_ACLCDLR                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x160)

/**
 * \brief
 * Address/Command Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACLCDLR . ACD
 */
#define  VTSS_F_DDR_PHY_ACLCDLR_ACD(x)        VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_ACLCDLR_ACD           VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_ACLCDLR_ACD(x)        VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACLCDLR . ACLCDLR_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_ACLCDLR_ACLCDLR_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_ACLCDLR_ACLCDLR_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_ACLCDLR_ACLCDLR_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief AC Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACMDLR0
 */
#define VTSS_DDR_PHY_ACMDLR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x168)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACMDLR0 . ACMDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_ACMDLR0_ACMDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_ACMDLR0_ACMDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_ACMDLR0_ACMDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACMDLR0 . ACMDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACMDLR0 . ACMDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_ACMDLR0_ACMDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_ACMDLR0_ACMDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_ACMDLR0_ACMDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACMDLR0 . ACMDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_ACMDLR0_ACMDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief AC Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ACMDLR1
 */
#define VTSS_DDR_PHY_ACMDLR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x169)

/**
 * \brief
 * Mast Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACMDLR1 . ACMDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_ACMDLR1_ACMDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_ACMDLR1_ACMDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_ACMDLR1_ACMDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ACMDLR1 . ACMDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_ACMDLR1_ACMDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_ACMDLR1_ACMDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_ACMDLR1_ACMDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief ZQ Impedance Control Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQCR
 */
#define VTSS_DDR_PHY_ZQCR                    VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a0)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . RESERVED_0
 */
#define  VTSS_F_DDR_PHY_ZQCR_RESERVED_0(x)    VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_ZQCR_RESERVED_0       VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_ZQCR_RESERVED_0(x)    VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Termination OFF.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . TERM_OFF
 */
#define  VTSS_F_DDR_PHY_ZQCR_TERM_OFF(x)      VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_ZQCR_TERM_OFF         VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_ZQCR_TERM_OFF(x)      VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * ZQ Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . ZQPD
 */
#define  VTSS_F_DDR_PHY_ZQCR_ZQPD(x)          VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_ZQCR_ZQPD             VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_ZQCR_ZQPD(x)          VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . ZQCR_RESERVED_7_3
 */
#define  VTSS_F_DDR_PHY_ZQCR_ZQCR_RESERVED_7_3(x)  VTSS_ENCODE_BITFIELD(x,3,5)
#define  VTSS_M_DDR_PHY_ZQCR_ZQCR_RESERVED_7_3     VTSS_ENCODE_BITMASK(3,5)
#define  VTSS_X_DDR_PHY_ZQCR_ZQCR_RESERVED_7_3(x)  VTSS_EXTRACT_BITFIELD(x,3,5)

/**
 * \brief
 * Programmable Wait.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . PGWAIT
 */
#define  VTSS_F_DDR_PHY_ZQCR_PGWAIT(x)        VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_DDR_PHY_ZQCR_PGWAIT           VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_DDR_PHY_ZQCR_PGWAIT(x)        VTSS_EXTRACT_BITFIELD(x,8,3)

/**
 * \brief
 * Impedance Calibration Type.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . ZCALT
 */
#define  VTSS_F_DDR_PHY_ZQCR_ZCALT(x)         VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_DDR_PHY_ZQCR_ZCALT            VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_DDR_PHY_ZQCR_ZCALT(x)         VTSS_EXTRACT_BITFIELD(x,11,3)

/**
 * \brief
 * Maximum Averaging Round.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . AVGMAX
 */
#define  VTSS_F_DDR_PHY_ZQCR_AVGMAX(x)        VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_ZQCR_AVGMAX           VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_ZQCR_AVGMAX(x)        VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Averaging Algorithm Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . AVGEN
 */
#define  VTSS_F_DDR_PHY_ZQCR_AVGEN(x)         VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_ZQCR_AVGEN            VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_ZQCR_AVGEN(x)         VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * IO VT Drift Limit.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . IODLMT
 */
#define  VTSS_F_DDR_PHY_ZQCR_IODLMT(x)        VTSS_ENCODE_BITFIELD(x,17,8)
#define  VTSS_M_DDR_PHY_ZQCR_IODLMT           VTSS_ENCODE_BITMASK(17,8)
#define  VTSS_X_DDR_PHY_ZQCR_IODLMT(x)        VTSS_EXTRACT_BITFIELD(x,17,8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . RESERVED_26_25
 */
#define  VTSS_F_DDR_PHY_ZQCR_RESERVED_26_25(x)  VTSS_ENCODE_BITFIELD(x,25,2)
#define  VTSS_M_DDR_PHY_ZQCR_RESERVED_26_25     VTSS_ENCODE_BITMASK(25,2)
#define  VTSS_X_DDR_PHY_ZQCR_RESERVED_26_25(x)  VTSS_EXTRACT_BITFIELD(x,25,2)

/**
 * \brief
 * Force Impedance Calibration VT Update.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . FORCE_ZCAL_VT_UPDATE
 */
#define  VTSS_F_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_ZQCR_FORCE_ZCAL_VT_UPDATE(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQCR . ZQCR_RESERVED_31_28
 */
#define  VTSS_F_DDR_PHY_ZQCR_ZQCR_RESERVED_31_28(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_DDR_PHY_ZQCR_ZQCR_RESERVED_31_28     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_DDR_PHY_ZQCR_ZQCR_RESERVED_31_28(x)  VTSS_EXTRACT_BITFIELD(x,28,4)


/**
 * \brief ZQ n Impedance Control Program Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ0PR
 */
#define VTSS_DDR_PHY_ZQ0PR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Asymmetric Drive Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_ZPROG_ASYM_DRV_PU
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PU(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PU     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PU(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Asymmetric Drive Pull-down Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_ZPROG_ASYM_DRV_PD
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PD(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PD     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_ASYM_DRV_PD(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * ODT Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_ZPROG_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_PU_ODT_ONLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_ZPROG_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Pull-up Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_PU_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_PU_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_PU_DRV_ADJUST     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_PU_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * Pull-down Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_PD_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_PD_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_PD_DRV_ADJUST     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_PD_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_RESERVED_27_24
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_27_24(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_27_24     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_RESERVED_27_24(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Pull-up ODT Only Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_PU_ODT_ONLY  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Impedance Calibration Segment Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_ZSEGBYP
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_ZSEGBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_ZSEGBYP   VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_ZSEGBYP(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * On-Die Termination Over-ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_ODT_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_ODT_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_ODT_ZDEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_ODT_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Output Impedance Over-Ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0PR . ZQ0PR_DRV_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ0PR_ZQ0PR_DRV_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_ZQ0PR_ZQ0PR_DRV_ZDEN  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_ZQ0PR_ZQ0PR_DRV_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief ZQ n Impedance Control Data Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ0DR
 */
#define VTSS_DDR_PHY_ZQ0DR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a2)

/**
 * \brief
 * Impedance Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0DR . ZQ0DR_ZDATA
 */
#define  VTSS_F_DDR_PHY_ZQ0DR_ZQ0DR_ZDATA(x)  (x)
#define  VTSS_M_DDR_PHY_ZQ0DR_ZQ0DR_ZDATA     0xffffffff
#define  VTSS_X_DDR_PHY_ZQ0DR_ZQ0DR_ZDATA(x)  (x)


/**
 * \brief ZQ n Impedance Control Status Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ0SR
 */
#define VTSS_DDR_PHY_ZQ0SR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a3)

/**
 * \brief
 * Output impedance pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_ZPD
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_ZPD(x)    VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_ZPD       VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_ZPD(x)    VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Output impedance pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_ZPU
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_ZPU(x)    VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_ZPU       VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_ZPU(x)    VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * On-die termination (ODT) pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_OPD
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_OPD(x)    VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_OPD       VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_OPD(x)    VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * On-die termination (ODT) pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_OPU
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_OPU(x)    VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_OPU       VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_OPU(x)    VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Impedance Calibration Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_ZERR
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_ZERR(x)   VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_ZERR      VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_ZERR(x)   VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Impedance Calibration Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_ZDONE
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_ZDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_ZDONE     VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_ZDONE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Pull-up Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_PU_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_PU_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_PU_DRV_SAT  VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_PU_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Pull-down Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_PD_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_PD_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_PD_DRV_SAT  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_PD_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ0SR . ZQ0SR_RESERVED_31_12
 */
#define  VTSS_F_DDR_PHY_ZQ0SR_ZQ0SR_RESERVED_31_12(x)  VTSS_ENCODE_BITFIELD(x,12,20)
#define  VTSS_M_DDR_PHY_ZQ0SR_ZQ0SR_RESERVED_31_12     VTSS_ENCODE_BITMASK(12,20)
#define  VTSS_X_DDR_PHY_ZQ0SR_ZQ0SR_RESERVED_31_12(x)  VTSS_EXTRACT_BITFIELD(x,12,20)


/**
 * \brief ZQ n Impedance Control Program Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ1PR
 */
#define VTSS_DDR_PHY_ZQ1PR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Asymmetric Drive Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_ZPROG_ASYM_DRV_PU
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PU(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PU     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PU(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Asymmetric Drive Pull-down Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_ZPROG_ASYM_DRV_PD
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PD(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PD     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_ASYM_DRV_PD(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * ODT Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_ZPROG_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_PU_ODT_ONLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_ZPROG_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Pull-up Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_PU_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_PU_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_PU_DRV_ADJUST     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_PU_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * Pull-down Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_PD_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_PD_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_PD_DRV_ADJUST     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_PD_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_RESERVED_27_24
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_27_24(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_27_24     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_RESERVED_27_24(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Pull-up ODT Only Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_PU_ODT_ONLY  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Impedance Calibration Segment Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_ZSEGBYP
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_ZSEGBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_ZSEGBYP   VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_ZSEGBYP(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * On-Die Termination Over-ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_ODT_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_ODT_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_ODT_ZDEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_ODT_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Output Impedance Over-Ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1PR . ZQ1PR_DRV_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ1PR_ZQ1PR_DRV_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_ZQ1PR_ZQ1PR_DRV_ZDEN  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_ZQ1PR_ZQ1PR_DRV_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief ZQ n Impedance Control Data Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ1DR
 */
#define VTSS_DDR_PHY_ZQ1DR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a6)

/**
 * \brief
 * Impedance Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1DR . ZQ1DR_ZDATA
 */
#define  VTSS_F_DDR_PHY_ZQ1DR_ZQ1DR_ZDATA(x)  (x)
#define  VTSS_M_DDR_PHY_ZQ1DR_ZQ1DR_ZDATA     0xffffffff
#define  VTSS_X_DDR_PHY_ZQ1DR_ZQ1DR_ZDATA(x)  (x)


/**
 * \brief ZQ n Impedance Control Status Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ1SR
 */
#define VTSS_DDR_PHY_ZQ1SR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a7)

/**
 * \brief
 * Output impedance pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_ZPD
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_ZPD(x)    VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_ZPD       VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_ZPD(x)    VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Output impedance pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_ZPU
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_ZPU(x)    VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_ZPU       VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_ZPU(x)    VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * On-die termination (ODT) pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_OPD
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_OPD(x)    VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_OPD       VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_OPD(x)    VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * On-die termination (ODT) pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_OPU
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_OPU(x)    VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_OPU       VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_OPU(x)    VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Impedance Calibration Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_ZERR
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_ZERR(x)   VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_ZERR      VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_ZERR(x)   VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Impedance Calibration Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_ZDONE
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_ZDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_ZDONE     VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_ZDONE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Pull-up Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_PU_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_PU_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_PU_DRV_SAT  VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_PU_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Pull-down Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_PD_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_PD_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_PD_DRV_SAT  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_PD_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ1SR . ZQ1SR_RESERVED_31_12
 */
#define  VTSS_F_DDR_PHY_ZQ1SR_ZQ1SR_RESERVED_31_12(x)  VTSS_ENCODE_BITFIELD(x,12,20)
#define  VTSS_M_DDR_PHY_ZQ1SR_ZQ1SR_RESERVED_31_12     VTSS_ENCODE_BITMASK(12,20)
#define  VTSS_X_DDR_PHY_ZQ1SR_ZQ1SR_RESERVED_31_12(x)  VTSS_EXTRACT_BITFIELD(x,12,20)


/**
 * \brief ZQ n Impedance Control Program Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ2PR
 */
#define VTSS_DDR_PHY_ZQ2PR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1a9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Asymmetric Drive Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_ZPROG_ASYM_DRV_PU
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PU(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PU     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PU(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Asymmetric Drive Pull-down Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_ZPROG_ASYM_DRV_PD
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PD(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PD     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_ASYM_DRV_PD(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * ODT Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_ZPROG_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_PU_ODT_ONLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_ZPROG_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Pull-up Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_PU_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_PU_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_PU_DRV_ADJUST     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_PU_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * Pull-down Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_PD_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_PD_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_PD_DRV_ADJUST     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_PD_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_RESERVED_27_24
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_27_24(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_27_24     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_RESERVED_27_24(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Pull-up ODT Only Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_PU_ODT_ONLY  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Impedance Calibration Segment Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_ZSEGBYP
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_ZSEGBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_ZSEGBYP   VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_ZSEGBYP(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * On-Die Termination Over-ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_ODT_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_ODT_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_ODT_ZDEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_ODT_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Output Impedance Over-Ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2PR . ZQ2PR_DRV_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ2PR_ZQ2PR_DRV_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_ZQ2PR_ZQ2PR_DRV_ZDEN  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_ZQ2PR_ZQ2PR_DRV_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief ZQ n Impedance Control Data Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ2DR
 */
#define VTSS_DDR_PHY_ZQ2DR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1aa)

/**
 * \brief
 * Impedance Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2DR . ZQ2DR_ZDATA
 */
#define  VTSS_F_DDR_PHY_ZQ2DR_ZQ2DR_ZDATA(x)  (x)
#define  VTSS_M_DDR_PHY_ZQ2DR_ZQ2DR_ZDATA     0xffffffff
#define  VTSS_X_DDR_PHY_ZQ2DR_ZQ2DR_ZDATA(x)  (x)


/**
 * \brief ZQ n Impedance Control Status Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ2SR
 */
#define VTSS_DDR_PHY_ZQ2SR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1ab)

/**
 * \brief
 * Output impedance pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_ZPD
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_ZPD(x)    VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_ZPD       VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_ZPD(x)    VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Output impedance pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_ZPU
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_ZPU(x)    VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_ZPU       VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_ZPU(x)    VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * On-die termination (ODT) pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_OPD
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_OPD(x)    VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_OPD       VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_OPD(x)    VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * On-die termination (ODT) pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_OPU
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_OPU(x)    VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_OPU       VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_OPU(x)    VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Impedance Calibration Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_ZERR
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_ZERR(x)   VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_ZERR      VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_ZERR(x)   VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Impedance Calibration Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_ZDONE
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_ZDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_ZDONE     VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_ZDONE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Pull-up Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_PU_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_PU_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_PU_DRV_SAT  VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_PU_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Pull-down Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_PD_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_PD_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_PD_DRV_SAT  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_PD_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ2SR . ZQ2SR_RESERVED_31_12
 */
#define  VTSS_F_DDR_PHY_ZQ2SR_ZQ2SR_RESERVED_31_12(x)  VTSS_ENCODE_BITFIELD(x,12,20)
#define  VTSS_M_DDR_PHY_ZQ2SR_ZQ2SR_RESERVED_31_12     VTSS_ENCODE_BITMASK(12,20)
#define  VTSS_X_DDR_PHY_ZQ2SR_ZQ2SR_RESERVED_31_12(x)  VTSS_EXTRACT_BITFIELD(x,12,20)


/**
 * \brief ZQ n Impedance Control Program Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ3PR
 */
#define VTSS_DDR_PHY_ZQ3PR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1ad)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Asymmetric Drive Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_ZPROG_ASYM_DRV_PU
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PU(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PU     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PU(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Asymmetric Drive Pull-down Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_ZPROG_ASYM_DRV_PD
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PD(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PD     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_ASYM_DRV_PD(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * ODT Pull-up Impedance Divide Ratio.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_ZPROG_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_PU_ODT_ONLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_ZPROG_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * Pull-up Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_PU_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_PU_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_PU_DRV_ADJUST     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_PU_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,20,2)

/**
 * \brief
 * Pull-down Drive Strength Adjustment.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_PD_DRV_ADJUST
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_PD_DRV_ADJUST(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_PD_DRV_ADJUST     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_PD_DRV_ADJUST(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_RESERVED_27_24
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_27_24(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_27_24     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_RESERVED_27_24(x)  VTSS_EXTRACT_BITFIELD(x,24,4)

/**
 * \brief
 * Pull-up ODT Only Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_PU_ODT_ONLY
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_PU_ODT_ONLY(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_PU_ODT_ONLY  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_PU_ODT_ONLY(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Impedance Calibration Segment Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_ZSEGBYP
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_ZSEGBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_ZSEGBYP   VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_ZSEGBYP(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * On-Die Termination Over-ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_ODT_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_ODT_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_ODT_ZDEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_ODT_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Output Impedance Over-Ride Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3PR . ZQ3PR_DRV_ZDEN
 */
#define  VTSS_F_DDR_PHY_ZQ3PR_ZQ3PR_DRV_ZDEN(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_ZQ3PR_ZQ3PR_DRV_ZDEN  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_ZQ3PR_ZQ3PR_DRV_ZDEN(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief ZQ n Impedance Control Data Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ3DR
 */
#define VTSS_DDR_PHY_ZQ3DR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1ae)

/**
 * \brief
 * Impedance Data.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3DR . ZQ3DR_ZDATA
 */
#define  VTSS_F_DDR_PHY_ZQ3DR_ZQ3DR_ZDATA(x)  (x)
#define  VTSS_M_DDR_PHY_ZQ3DR_ZQ3DR_ZDATA     0xffffffff
#define  VTSS_X_DDR_PHY_ZQ3DR_ZQ3DR_ZDATA(x)  (x)


/**
 * \brief ZQ n Impedance Control Status Register
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:ZQ3SR
 */
#define VTSS_DDR_PHY_ZQ3SR                   VTSS_IOREG(VTSS_TO_DDR_PHY,0x1af)

/**
 * \brief
 * Output impedance pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_ZPD
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_ZPD(x)    VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_ZPD       VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_ZPD(x)    VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Output impedance pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_ZPU
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_ZPU(x)    VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_ZPU       VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_ZPU(x)    VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * On-die termination (ODT) pull-down calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_OPD
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_OPD(x)    VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_OPD       VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_OPD(x)    VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * On-die termination (ODT) pull-up calibration status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_OPU
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_OPU(x)    VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_OPU       VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_OPU(x)    VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Impedance Calibration Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_ZERR
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_ZERR(x)   VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_ZERR      VTSS_BIT(8)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_ZERR(x)   VTSS_EXTRACT_BITFIELD(x,8,1)

/**
 * \brief
 * Impedance Calibration Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_ZDONE
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_ZDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_ZDONE     VTSS_BIT(9)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_ZDONE(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/**
 * \brief
 * Pull-up Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_PU_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_PU_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_PU_DRV_SAT  VTSS_BIT(10)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_PU_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/**
 * \brief
 * Pull-down Drive Strength Saturation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_PD_DRV_SAT
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_PD_DRV_SAT(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_PD_DRV_SAT  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_PD_DRV_SAT(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_ZQ3SR . ZQ3SR_RESERVED_31_12
 */
#define  VTSS_F_DDR_PHY_ZQ3SR_ZQ3SR_RESERVED_31_12(x)  VTSS_ENCODE_BITFIELD(x,12,20)
#define  VTSS_M_DDR_PHY_ZQ3SR_ZQ3SR_RESERVED_31_12     VTSS_ENCODE_BITMASK(12,20)
#define  VTSS_X_DDR_PHY_ZQ3SR_ZQ3SR_RESERVED_31_12(x)  VTSS_EXTRACT_BITFIELD(x,12,20)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR0
 */
#define VTSS_DDR_PHY_DX0GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c0)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR0 . DX0GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX0GCR0_DX0GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX0GCR0_DX0GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX0GCR0_DX0GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR1
 */
#define VTSS_DDR_PHY_DX0GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR1 . DX0GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX0GCR1_DX0GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX0GCR1_DX0GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX0GCR1_DX0GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR1 . DX0GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR1_DX0GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX0GCR1_DX0GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX0GCR1_DX0GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR2
 */
#define VTSS_DDR_PHY_DX0GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c2)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR2 . DX0GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR2_DX0GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX0GCR2_DX0GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX0GCR2_DX0GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR2 . DX0GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR2_DX0GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX0GCR2_DX0GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX0GCR2_DX0GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR3
 */
#define VTSS_DDR_PHY_DX0GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR3 . DX0GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX0GCR3_DX0GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX0GCR3_DX0GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX0GCR3_DX0GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR4
 */
#define VTSS_DDR_PHY_DX0GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c4)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR4 . DX0GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX0GCR4_DX0GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR5
 */
#define VTSS_DDR_PHY_DX0GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c5)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR5 . DX0GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0GCR5_DX0GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR6
 */
#define VTSS_DDR_PHY_DX0GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c6)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR6 . DX0GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0GCR6_DX0GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR7
 */
#define VTSS_DDR_PHY_DX0GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c7)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR7 . DX0GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0GCR7_DX0GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR8
 */
#define VTSS_DDR_PHY_DX0GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c8)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR8 . DX0GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0GCR8_DX0GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GCR9
 */
#define VTSS_DDR_PHY_DX0GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1c9)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GCR9 . DX0GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0GCR9_DX0GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR0
 */
#define VTSS_DDR_PHY_DX0BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d0)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR0 . DX0BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0BDLR0_DX0BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR1
 */
#define VTSS_DDR_PHY_DX0BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d1)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR1 . DX0BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0BDLR1_DX0BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR2
 */
#define VTSS_DDR_PHY_DX0BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d2)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR2 . DX0BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR2_DX0BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR2_DX0BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR2_DX0BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR2 . DX0BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR2 . DX0BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR2_DX0BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR2_DX0BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR2_DX0BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR2 . DX0BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR2 . DX0BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR2_DX0BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR2_DX0BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR2_DX0BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR2 . DX0BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX0BDLR2_DX0BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR3
 */
#define VTSS_DDR_PHY_DX0BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d4)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR3 . DX0BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0BDLR3_DX0BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR4
 */
#define VTSS_DDR_PHY_DX0BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d5)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR4 . DX0BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX0BDLR4_DX0BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR5
 */
#define VTSS_DDR_PHY_DX0BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d6)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR5 . DX0BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR5_DX0BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR5_DX0BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR5_DX0BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR5 . DX0BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR5 . DX0BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR5_DX0BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR5_DX0BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR5_DX0BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR5 . DX0BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR5 . DX0BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR5_DX0BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR5_DX0BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR5_DX0BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR5 . DX0BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX0BDLR5_DX0BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR6
 */
#define VTSS_DDR_PHY_DX0BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR6 . DX0BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR6 . DX0BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR6_DX0BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR6_DX0BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR6_DX0BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR6 . DX0BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR6 . DX0BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR6_DX0BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR6_DX0BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR6_DX0BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR6 . DX0BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX0BDLR6_DX0BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR7
 */
#define VTSS_DDR_PHY_DX0BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1d9)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR7 . DX0BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR7 . DX0BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR7 . DX0BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR7 . DX0BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR7 . DX0BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR7_DX0BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR7 . DX0BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX0BDLR7_DX0BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR8
 */
#define VTSS_DDR_PHY_DX0BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1da)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR8 . DX0BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR8 . DX0BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR8 . DX0BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR8 . DX0BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR8 . DX0BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR8_DX0BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR8 . DX0BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX0BDLR8_DX0BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0BDLR9
 */
#define VTSS_DDR_PHY_DX0BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1db)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR9 . DX0BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR9 . DX0BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR9_DX0BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX0BDLR9_DX0BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX0BDLR9_DX0BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR9 . DX0BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR9 . DX0BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX0BDLR9_DX0BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX0BDLR9_DX0BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX0BDLR9_DX0BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0BDLR9 . DX0BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX0BDLR9_DX0BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0LCDLR0
 */
#define VTSS_DDR_PHY_DX0LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e0)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR0 . DX0LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR0 . DX0LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR0 . DX0LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR0 . DX0LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR0_DX0LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0LCDLR1
 */
#define VTSS_DDR_PHY_DX0LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e1)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR1 . DX0LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR1 . DX0LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR1 . DX0LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR1 . DX0LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR1_DX0LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0LCDLR2
 */
#define VTSS_DDR_PHY_DX0LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e2)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR2 . DX0LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR2 . DX0LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR2 . DX0LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR2 . DX0LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR2_DX0LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0LCDLR3
 */
#define VTSS_DDR_PHY_DX0LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e3)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR3 . DX0LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR3 . DX0LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR3 . DX0LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR3 . DX0LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR3_DX0LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0LCDLR4
 */
#define VTSS_DDR_PHY_DX0LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e4)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR4 . DX0LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR4 . DX0LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR4 . DX0LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR4 . DX0LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR4_DX0LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0LCDLR5
 */
#define VTSS_DDR_PHY_DX0LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e5)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR5 . DX0LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR5 . DX0LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR5 . DX0LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0LCDLR5 . DX0LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0LCDLR5_DX0LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0MDLR0
 */
#define VTSS_DDR_PHY_DX0MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e8)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0MDLR0 . DX0MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX0MDLR0_DX0MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0MDLR0_DX0MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0MDLR0_DX0MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0MDLR0 . DX0MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0MDLR0 . DX0MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX0MDLR0_DX0MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX0MDLR0_DX0MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX0MDLR0_DX0MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0MDLR0 . DX0MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0MDLR0_DX0MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0MDLR1
 */
#define VTSS_DDR_PHY_DX0MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x1e9)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0MDLR1 . DX0MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX0MDLR1_DX0MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX0MDLR1_DX0MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX0MDLR1_DX0MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0MDLR1 . DX0MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX0MDLR1_DX0MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX0MDLR1_DX0MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX0MDLR1_DX0MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GTR0
 */
#define VTSS_DDR_PHY_DX0GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f0)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GTR0 . DX0GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX0GTR0_DX0GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0RSR0
 */
#define VTSS_DDR_PHY_DX0RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f4)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR0 . DX0RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX0RSR0_DX0RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX0RSR0_DX0RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX0RSR0_DX0RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR0 . DX0RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX0RSR0_DX0RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX0RSR0_DX0RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX0RSR0_DX0RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0RSR1
 */
#define VTSS_DDR_PHY_DX0RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f5)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR1 . DX0RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX0RSR1_DX0RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX0RSR1_DX0RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX0RSR1_DX0RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR1 . DX0RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX0RSR1_DX0RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX0RSR1_DX0RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX0RSR1_DX0RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0RSR2
 */
#define VTSS_DDR_PHY_DX0RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f6)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR2 . DX0RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX0RSR2_DX0RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX0RSR2_DX0RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX0RSR2_DX0RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR2 . DX0RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX0RSR2_DX0RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX0RSR2_DX0RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX0RSR2_DX0RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0RSR3
 */
#define VTSS_DDR_PHY_DX0RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f7)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR3 . DX0RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX0RSR3_DX0RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX0RSR3_DX0RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX0RSR3_DX0RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0RSR3 . DX0RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX0RSR3_DX0RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX0RSR3_DX0RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX0RSR3_DX0RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR0
 */
#define VTSS_DDR_PHY_DX0GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f8)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR0 . DX0GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX0GSR0_DX0GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR1
 */
#define VTSS_DDR_PHY_DX0GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1f9)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR1 . DX0GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX0GSR1_DX0GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX0GSR1_DX0GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX0GSR1_DX0GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR1 . DX0GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX0GSR1_DX0GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX0GSR1_DX0GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX0GSR1_DX0GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR1 . DX0GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX0GSR1_DX0GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX0GSR1_DX0GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX0GSR1_DX0GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR2
 */
#define VTSS_DDR_PHY_DX0GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1fa)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR2 . DX0GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX0GSR2_DX0GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR3
 */
#define VTSS_DDR_PHY_DX0GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1fb)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR3 . DX0GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX0GSR3_DX0GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR4
 */
#define VTSS_DDR_PHY_DX0GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1fc)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR4 . DX0GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX0GSR4_DX0GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR5
 */
#define VTSS_DDR_PHY_DX0GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1fd)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR5 . DX0GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX0GSR5_DX0GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX0GSR6
 */
#define VTSS_DDR_PHY_DX0GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x1fe)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX0GSR6 . DX0GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX0GSR6_DX0GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR0
 */
#define VTSS_DDR_PHY_DX1GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x200)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR0 . DX1GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX1GCR0_DX1GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX1GCR0_DX1GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX1GCR0_DX1GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR1
 */
#define VTSS_DDR_PHY_DX1GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x201)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR1 . DX1GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX1GCR1_DX1GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX1GCR1_DX1GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX1GCR1_DX1GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR1 . DX1GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR1_DX1GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX1GCR1_DX1GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX1GCR1_DX1GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR2
 */
#define VTSS_DDR_PHY_DX1GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x202)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR2 . DX1GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR2_DX1GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX1GCR2_DX1GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX1GCR2_DX1GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR2 . DX1GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR2_DX1GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX1GCR2_DX1GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX1GCR2_DX1GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR3
 */
#define VTSS_DDR_PHY_DX1GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x203)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR3 . DX1GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX1GCR3_DX1GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX1GCR3_DX1GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX1GCR3_DX1GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR4
 */
#define VTSS_DDR_PHY_DX1GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x204)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR4 . DX1GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX1GCR4_DX1GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR5
 */
#define VTSS_DDR_PHY_DX1GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x205)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR5 . DX1GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1GCR5_DX1GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR6
 */
#define VTSS_DDR_PHY_DX1GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x206)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR6 . DX1GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1GCR6_DX1GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR7
 */
#define VTSS_DDR_PHY_DX1GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x207)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR7 . DX1GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1GCR7_DX1GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR8
 */
#define VTSS_DDR_PHY_DX1GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x208)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR8 . DX1GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1GCR8_DX1GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GCR9
 */
#define VTSS_DDR_PHY_DX1GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x209)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GCR9 . DX1GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1GCR9_DX1GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR0
 */
#define VTSS_DDR_PHY_DX1BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x210)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR0 . DX1BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1BDLR0_DX1BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR1
 */
#define VTSS_DDR_PHY_DX1BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x211)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR1 . DX1BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1BDLR1_DX1BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR2
 */
#define VTSS_DDR_PHY_DX1BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x212)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR2 . DX1BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR2_DX1BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR2_DX1BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR2_DX1BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR2 . DX1BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR2 . DX1BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR2_DX1BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR2_DX1BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR2_DX1BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR2 . DX1BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR2 . DX1BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR2_DX1BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR2_DX1BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR2_DX1BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR2 . DX1BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX1BDLR2_DX1BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR3
 */
#define VTSS_DDR_PHY_DX1BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x214)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR3 . DX1BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1BDLR3_DX1BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR4
 */
#define VTSS_DDR_PHY_DX1BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x215)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR4 . DX1BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX1BDLR4_DX1BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR5
 */
#define VTSS_DDR_PHY_DX1BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x216)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR5 . DX1BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR5_DX1BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR5_DX1BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR5_DX1BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR5 . DX1BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR5 . DX1BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR5_DX1BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR5_DX1BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR5_DX1BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR5 . DX1BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR5 . DX1BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR5_DX1BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR5_DX1BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR5_DX1BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR5 . DX1BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX1BDLR5_DX1BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR6
 */
#define VTSS_DDR_PHY_DX1BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x218)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR6 . DX1BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR6 . DX1BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR6_DX1BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR6_DX1BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR6_DX1BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR6 . DX1BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR6 . DX1BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR6_DX1BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR6_DX1BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR6_DX1BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR6 . DX1BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX1BDLR6_DX1BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR7
 */
#define VTSS_DDR_PHY_DX1BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x219)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR7 . DX1BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR7 . DX1BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR7 . DX1BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR7 . DX1BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR7 . DX1BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR7_DX1BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR7 . DX1BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX1BDLR7_DX1BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR8
 */
#define VTSS_DDR_PHY_DX1BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x21a)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR8 . DX1BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR8 . DX1BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR8 . DX1BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR8 . DX1BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR8 . DX1BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR8_DX1BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR8 . DX1BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX1BDLR8_DX1BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1BDLR9
 */
#define VTSS_DDR_PHY_DX1BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x21b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR9 . DX1BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR9 . DX1BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR9_DX1BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX1BDLR9_DX1BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX1BDLR9_DX1BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR9 . DX1BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR9 . DX1BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX1BDLR9_DX1BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX1BDLR9_DX1BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX1BDLR9_DX1BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1BDLR9 . DX1BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX1BDLR9_DX1BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1LCDLR0
 */
#define VTSS_DDR_PHY_DX1LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x220)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR0 . DX1LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR0 . DX1LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR0 . DX1LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR0 . DX1LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR0_DX1LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1LCDLR1
 */
#define VTSS_DDR_PHY_DX1LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x221)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR1 . DX1LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR1 . DX1LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR1 . DX1LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR1 . DX1LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR1_DX1LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1LCDLR2
 */
#define VTSS_DDR_PHY_DX1LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x222)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR2 . DX1LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR2 . DX1LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR2 . DX1LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR2 . DX1LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR2_DX1LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1LCDLR3
 */
#define VTSS_DDR_PHY_DX1LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x223)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR3 . DX1LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR3 . DX1LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR3 . DX1LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR3 . DX1LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR3_DX1LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1LCDLR4
 */
#define VTSS_DDR_PHY_DX1LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x224)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR4 . DX1LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR4 . DX1LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR4 . DX1LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR4 . DX1LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR4_DX1LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1LCDLR5
 */
#define VTSS_DDR_PHY_DX1LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x225)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR5 . DX1LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR5 . DX1LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR5 . DX1LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1LCDLR5 . DX1LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1LCDLR5_DX1LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1MDLR0
 */
#define VTSS_DDR_PHY_DX1MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x228)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1MDLR0 . DX1MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX1MDLR0_DX1MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1MDLR0_DX1MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1MDLR0_DX1MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1MDLR0 . DX1MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1MDLR0 . DX1MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX1MDLR0_DX1MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX1MDLR0_DX1MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX1MDLR0_DX1MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1MDLR0 . DX1MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1MDLR0_DX1MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1MDLR1
 */
#define VTSS_DDR_PHY_DX1MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x229)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1MDLR1 . DX1MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX1MDLR1_DX1MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX1MDLR1_DX1MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX1MDLR1_DX1MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1MDLR1 . DX1MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX1MDLR1_DX1MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX1MDLR1_DX1MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX1MDLR1_DX1MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GTR0
 */
#define VTSS_DDR_PHY_DX1GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x230)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GTR0 . DX1GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX1GTR0_DX1GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1RSR0
 */
#define VTSS_DDR_PHY_DX1RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x234)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR0 . DX1RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX1RSR0_DX1RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX1RSR0_DX1RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX1RSR0_DX1RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR0 . DX1RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX1RSR0_DX1RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX1RSR0_DX1RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX1RSR0_DX1RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1RSR1
 */
#define VTSS_DDR_PHY_DX1RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x235)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR1 . DX1RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX1RSR1_DX1RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX1RSR1_DX1RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX1RSR1_DX1RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR1 . DX1RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX1RSR1_DX1RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX1RSR1_DX1RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX1RSR1_DX1RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1RSR2
 */
#define VTSS_DDR_PHY_DX1RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x236)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR2 . DX1RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX1RSR2_DX1RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX1RSR2_DX1RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX1RSR2_DX1RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR2 . DX1RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX1RSR2_DX1RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX1RSR2_DX1RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX1RSR2_DX1RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1RSR3
 */
#define VTSS_DDR_PHY_DX1RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x237)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR3 . DX1RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX1RSR3_DX1RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX1RSR3_DX1RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX1RSR3_DX1RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1RSR3 . DX1RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX1RSR3_DX1RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX1RSR3_DX1RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX1RSR3_DX1RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR0
 */
#define VTSS_DDR_PHY_DX1GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x238)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR0 . DX1GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX1GSR0_DX1GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR1
 */
#define VTSS_DDR_PHY_DX1GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x239)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR1 . DX1GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX1GSR1_DX1GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX1GSR1_DX1GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX1GSR1_DX1GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR1 . DX1GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX1GSR1_DX1GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX1GSR1_DX1GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX1GSR1_DX1GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR1 . DX1GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX1GSR1_DX1GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX1GSR1_DX1GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX1GSR1_DX1GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR2
 */
#define VTSS_DDR_PHY_DX1GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x23a)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR2 . DX1GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX1GSR2_DX1GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR3
 */
#define VTSS_DDR_PHY_DX1GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x23b)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR3 . DX1GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX1GSR3_DX1GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR4
 */
#define VTSS_DDR_PHY_DX1GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x23c)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR4 . DX1GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX1GSR4_DX1GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR5
 */
#define VTSS_DDR_PHY_DX1GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x23d)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR5 . DX1GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX1GSR5_DX1GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX1GSR6
 */
#define VTSS_DDR_PHY_DX1GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x23e)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX1GSR6 . DX1GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX1GSR6_DX1GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR0
 */
#define VTSS_DDR_PHY_DX2GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x240)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR0 . DX2GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX2GCR0_DX2GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX2GCR0_DX2GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX2GCR0_DX2GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR1
 */
#define VTSS_DDR_PHY_DX2GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x241)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR1 . DX2GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX2GCR1_DX2GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX2GCR1_DX2GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX2GCR1_DX2GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR1 . DX2GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR1_DX2GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX2GCR1_DX2GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX2GCR1_DX2GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR2
 */
#define VTSS_DDR_PHY_DX2GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x242)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR2 . DX2GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR2_DX2GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX2GCR2_DX2GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX2GCR2_DX2GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR2 . DX2GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR2_DX2GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX2GCR2_DX2GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX2GCR2_DX2GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR3
 */
#define VTSS_DDR_PHY_DX2GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x243)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR3 . DX2GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX2GCR3_DX2GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX2GCR3_DX2GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX2GCR3_DX2GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR4
 */
#define VTSS_DDR_PHY_DX2GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x244)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR4 . DX2GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX2GCR4_DX2GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR5
 */
#define VTSS_DDR_PHY_DX2GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x245)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR5 . DX2GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2GCR5_DX2GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR6
 */
#define VTSS_DDR_PHY_DX2GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x246)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR6 . DX2GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2GCR6_DX2GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR7
 */
#define VTSS_DDR_PHY_DX2GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x247)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR7 . DX2GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2GCR7_DX2GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR8
 */
#define VTSS_DDR_PHY_DX2GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x248)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR8 . DX2GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2GCR8_DX2GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GCR9
 */
#define VTSS_DDR_PHY_DX2GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x249)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GCR9 . DX2GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2GCR9_DX2GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR0
 */
#define VTSS_DDR_PHY_DX2BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x250)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR0 . DX2BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2BDLR0_DX2BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR1
 */
#define VTSS_DDR_PHY_DX2BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x251)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR1 . DX2BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2BDLR1_DX2BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR2
 */
#define VTSS_DDR_PHY_DX2BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x252)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR2 . DX2BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR2_DX2BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR2_DX2BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR2_DX2BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR2 . DX2BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR2 . DX2BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR2_DX2BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR2_DX2BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR2_DX2BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR2 . DX2BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR2 . DX2BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR2_DX2BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR2_DX2BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR2_DX2BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR2 . DX2BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX2BDLR2_DX2BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR3
 */
#define VTSS_DDR_PHY_DX2BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x254)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR3 . DX2BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2BDLR3_DX2BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR4
 */
#define VTSS_DDR_PHY_DX2BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x255)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR4 . DX2BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX2BDLR4_DX2BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR5
 */
#define VTSS_DDR_PHY_DX2BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x256)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR5 . DX2BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR5_DX2BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR5_DX2BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR5_DX2BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR5 . DX2BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR5 . DX2BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR5_DX2BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR5_DX2BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR5_DX2BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR5 . DX2BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR5 . DX2BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR5_DX2BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR5_DX2BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR5_DX2BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR5 . DX2BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX2BDLR5_DX2BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR6
 */
#define VTSS_DDR_PHY_DX2BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x258)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR6 . DX2BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR6 . DX2BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR6_DX2BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR6_DX2BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR6_DX2BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR6 . DX2BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR6 . DX2BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR6_DX2BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR6_DX2BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR6_DX2BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR6 . DX2BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX2BDLR6_DX2BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR7
 */
#define VTSS_DDR_PHY_DX2BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x259)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR7 . DX2BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR7 . DX2BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR7 . DX2BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR7 . DX2BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR7 . DX2BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR7_DX2BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR7 . DX2BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX2BDLR7_DX2BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR8
 */
#define VTSS_DDR_PHY_DX2BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x25a)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR8 . DX2BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR8 . DX2BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR8 . DX2BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR8 . DX2BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR8 . DX2BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR8_DX2BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR8 . DX2BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX2BDLR8_DX2BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2BDLR9
 */
#define VTSS_DDR_PHY_DX2BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x25b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR9 . DX2BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR9 . DX2BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR9_DX2BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX2BDLR9_DX2BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX2BDLR9_DX2BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR9 . DX2BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR9 . DX2BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX2BDLR9_DX2BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX2BDLR9_DX2BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX2BDLR9_DX2BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2BDLR9 . DX2BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX2BDLR9_DX2BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2LCDLR0
 */
#define VTSS_DDR_PHY_DX2LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x260)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR0 . DX2LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR0 . DX2LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR0 . DX2LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR0 . DX2LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR0_DX2LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2LCDLR1
 */
#define VTSS_DDR_PHY_DX2LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x261)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR1 . DX2LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR1 . DX2LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR1 . DX2LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR1 . DX2LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR1_DX2LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2LCDLR2
 */
#define VTSS_DDR_PHY_DX2LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x262)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR2 . DX2LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR2 . DX2LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR2 . DX2LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR2 . DX2LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR2_DX2LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2LCDLR3
 */
#define VTSS_DDR_PHY_DX2LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x263)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR3 . DX2LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR3 . DX2LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR3 . DX2LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR3 . DX2LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR3_DX2LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2LCDLR4
 */
#define VTSS_DDR_PHY_DX2LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x264)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR4 . DX2LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR4 . DX2LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR4 . DX2LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR4 . DX2LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR4_DX2LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2LCDLR5
 */
#define VTSS_DDR_PHY_DX2LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x265)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR5 . DX2LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR5 . DX2LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR5 . DX2LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2LCDLR5 . DX2LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2LCDLR5_DX2LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2MDLR0
 */
#define VTSS_DDR_PHY_DX2MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x268)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2MDLR0 . DX2MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX2MDLR0_DX2MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2MDLR0_DX2MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2MDLR0_DX2MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2MDLR0 . DX2MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2MDLR0 . DX2MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX2MDLR0_DX2MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX2MDLR0_DX2MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX2MDLR0_DX2MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2MDLR0 . DX2MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2MDLR0_DX2MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2MDLR1
 */
#define VTSS_DDR_PHY_DX2MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x269)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2MDLR1 . DX2MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX2MDLR1_DX2MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX2MDLR1_DX2MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX2MDLR1_DX2MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2MDLR1 . DX2MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX2MDLR1_DX2MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX2MDLR1_DX2MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX2MDLR1_DX2MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GTR0
 */
#define VTSS_DDR_PHY_DX2GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x270)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GTR0 . DX2GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX2GTR0_DX2GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2RSR0
 */
#define VTSS_DDR_PHY_DX2RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x274)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR0 . DX2RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX2RSR0_DX2RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX2RSR0_DX2RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX2RSR0_DX2RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR0 . DX2RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX2RSR0_DX2RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX2RSR0_DX2RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX2RSR0_DX2RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2RSR1
 */
#define VTSS_DDR_PHY_DX2RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x275)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR1 . DX2RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX2RSR1_DX2RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX2RSR1_DX2RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX2RSR1_DX2RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR1 . DX2RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX2RSR1_DX2RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX2RSR1_DX2RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX2RSR1_DX2RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2RSR2
 */
#define VTSS_DDR_PHY_DX2RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x276)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR2 . DX2RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX2RSR2_DX2RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX2RSR2_DX2RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX2RSR2_DX2RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR2 . DX2RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX2RSR2_DX2RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX2RSR2_DX2RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX2RSR2_DX2RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2RSR3
 */
#define VTSS_DDR_PHY_DX2RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x277)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR3 . DX2RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX2RSR3_DX2RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX2RSR3_DX2RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX2RSR3_DX2RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2RSR3 . DX2RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX2RSR3_DX2RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX2RSR3_DX2RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX2RSR3_DX2RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR0
 */
#define VTSS_DDR_PHY_DX2GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x278)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR0 . DX2GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX2GSR0_DX2GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR1
 */
#define VTSS_DDR_PHY_DX2GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x279)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR1 . DX2GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX2GSR1_DX2GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX2GSR1_DX2GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX2GSR1_DX2GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR1 . DX2GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX2GSR1_DX2GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX2GSR1_DX2GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX2GSR1_DX2GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR1 . DX2GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX2GSR1_DX2GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX2GSR1_DX2GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX2GSR1_DX2GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR2
 */
#define VTSS_DDR_PHY_DX2GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x27a)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR2 . DX2GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX2GSR2_DX2GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR3
 */
#define VTSS_DDR_PHY_DX2GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x27b)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR3 . DX2GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX2GSR3_DX2GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR4
 */
#define VTSS_DDR_PHY_DX2GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x27c)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR4 . DX2GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX2GSR4_DX2GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR5
 */
#define VTSS_DDR_PHY_DX2GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x27d)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR5 . DX2GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX2GSR5_DX2GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX2GSR6
 */
#define VTSS_DDR_PHY_DX2GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x27e)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX2GSR6 . DX2GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX2GSR6_DX2GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR0
 */
#define VTSS_DDR_PHY_DX3GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x280)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR0 . DX3GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX3GCR0_DX3GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX3GCR0_DX3GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX3GCR0_DX3GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR1
 */
#define VTSS_DDR_PHY_DX3GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x281)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR1 . DX3GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX3GCR1_DX3GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX3GCR1_DX3GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX3GCR1_DX3GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR1 . DX3GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR1_DX3GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX3GCR1_DX3GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX3GCR1_DX3GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR2
 */
#define VTSS_DDR_PHY_DX3GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x282)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR2 . DX3GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR2_DX3GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX3GCR2_DX3GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX3GCR2_DX3GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR2 . DX3GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR2_DX3GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX3GCR2_DX3GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX3GCR2_DX3GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR3
 */
#define VTSS_DDR_PHY_DX3GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x283)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR3 . DX3GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX3GCR3_DX3GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX3GCR3_DX3GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX3GCR3_DX3GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR4
 */
#define VTSS_DDR_PHY_DX3GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x284)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR4 . DX3GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX3GCR4_DX3GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR5
 */
#define VTSS_DDR_PHY_DX3GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x285)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR5 . DX3GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3GCR5_DX3GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR6
 */
#define VTSS_DDR_PHY_DX3GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x286)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR6 . DX3GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3GCR6_DX3GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR7
 */
#define VTSS_DDR_PHY_DX3GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x287)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR7 . DX3GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3GCR7_DX3GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR8
 */
#define VTSS_DDR_PHY_DX3GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x288)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR8 . DX3GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3GCR8_DX3GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GCR9
 */
#define VTSS_DDR_PHY_DX3GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x289)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GCR9 . DX3GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3GCR9_DX3GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR0
 */
#define VTSS_DDR_PHY_DX3BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x290)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR0 . DX3BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3BDLR0_DX3BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR1
 */
#define VTSS_DDR_PHY_DX3BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x291)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR1 . DX3BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3BDLR1_DX3BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR2
 */
#define VTSS_DDR_PHY_DX3BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x292)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR2 . DX3BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR2_DX3BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR2_DX3BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR2_DX3BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR2 . DX3BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR2 . DX3BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR2_DX3BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR2_DX3BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR2_DX3BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR2 . DX3BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR2 . DX3BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR2_DX3BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR2_DX3BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR2_DX3BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR2 . DX3BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX3BDLR2_DX3BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR3
 */
#define VTSS_DDR_PHY_DX3BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x294)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR3 . DX3BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3BDLR3_DX3BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR4
 */
#define VTSS_DDR_PHY_DX3BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x295)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR4 . DX3BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX3BDLR4_DX3BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR5
 */
#define VTSS_DDR_PHY_DX3BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x296)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR5 . DX3BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR5_DX3BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR5_DX3BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR5_DX3BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR5 . DX3BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR5 . DX3BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR5_DX3BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR5_DX3BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR5_DX3BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR5 . DX3BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR5 . DX3BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR5_DX3BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR5_DX3BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR5_DX3BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR5 . DX3BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX3BDLR5_DX3BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR6
 */
#define VTSS_DDR_PHY_DX3BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x298)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR6 . DX3BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR6 . DX3BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR6_DX3BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR6_DX3BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR6_DX3BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR6 . DX3BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR6 . DX3BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR6_DX3BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR6_DX3BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR6_DX3BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR6 . DX3BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX3BDLR6_DX3BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR7
 */
#define VTSS_DDR_PHY_DX3BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x299)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR7 . DX3BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR7 . DX3BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR7 . DX3BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR7 . DX3BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR7 . DX3BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR7_DX3BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR7 . DX3BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX3BDLR7_DX3BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR8
 */
#define VTSS_DDR_PHY_DX3BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x29a)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR8 . DX3BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR8 . DX3BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR8 . DX3BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR8 . DX3BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR8 . DX3BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR8_DX3BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR8 . DX3BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX3BDLR8_DX3BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3BDLR9
 */
#define VTSS_DDR_PHY_DX3BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x29b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR9 . DX3BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR9 . DX3BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR9_DX3BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX3BDLR9_DX3BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX3BDLR9_DX3BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR9 . DX3BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR9 . DX3BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX3BDLR9_DX3BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX3BDLR9_DX3BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX3BDLR9_DX3BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3BDLR9 . DX3BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX3BDLR9_DX3BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3LCDLR0
 */
#define VTSS_DDR_PHY_DX3LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a0)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR0 . DX3LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR0 . DX3LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR0 . DX3LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR0 . DX3LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR0_DX3LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3LCDLR1
 */
#define VTSS_DDR_PHY_DX3LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a1)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR1 . DX3LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR1 . DX3LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR1 . DX3LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR1 . DX3LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR1_DX3LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3LCDLR2
 */
#define VTSS_DDR_PHY_DX3LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a2)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR2 . DX3LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR2 . DX3LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR2 . DX3LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR2 . DX3LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR2_DX3LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3LCDLR3
 */
#define VTSS_DDR_PHY_DX3LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a3)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR3 . DX3LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR3 . DX3LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR3 . DX3LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR3 . DX3LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR3_DX3LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3LCDLR4
 */
#define VTSS_DDR_PHY_DX3LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a4)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR4 . DX3LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR4 . DX3LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR4 . DX3LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR4 . DX3LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR4_DX3LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3LCDLR5
 */
#define VTSS_DDR_PHY_DX3LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a5)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR5 . DX3LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR5 . DX3LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR5 . DX3LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3LCDLR5 . DX3LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3LCDLR5_DX3LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3MDLR0
 */
#define VTSS_DDR_PHY_DX3MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a8)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3MDLR0 . DX3MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX3MDLR0_DX3MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3MDLR0_DX3MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3MDLR0_DX3MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3MDLR0 . DX3MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3MDLR0 . DX3MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX3MDLR0_DX3MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX3MDLR0_DX3MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX3MDLR0_DX3MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3MDLR0 . DX3MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3MDLR0_DX3MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3MDLR1
 */
#define VTSS_DDR_PHY_DX3MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2a9)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3MDLR1 . DX3MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX3MDLR1_DX3MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX3MDLR1_DX3MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX3MDLR1_DX3MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3MDLR1 . DX3MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX3MDLR1_DX3MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX3MDLR1_DX3MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX3MDLR1_DX3MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GTR0
 */
#define VTSS_DDR_PHY_DX3GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b0)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GTR0 . DX3GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX3GTR0_DX3GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3RSR0
 */
#define VTSS_DDR_PHY_DX3RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b4)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR0 . DX3RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX3RSR0_DX3RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX3RSR0_DX3RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX3RSR0_DX3RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR0 . DX3RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX3RSR0_DX3RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX3RSR0_DX3RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX3RSR0_DX3RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3RSR1
 */
#define VTSS_DDR_PHY_DX3RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b5)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR1 . DX3RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX3RSR1_DX3RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX3RSR1_DX3RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX3RSR1_DX3RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR1 . DX3RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX3RSR1_DX3RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX3RSR1_DX3RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX3RSR1_DX3RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3RSR2
 */
#define VTSS_DDR_PHY_DX3RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b6)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR2 . DX3RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX3RSR2_DX3RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX3RSR2_DX3RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX3RSR2_DX3RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR2 . DX3RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX3RSR2_DX3RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX3RSR2_DX3RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX3RSR2_DX3RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3RSR3
 */
#define VTSS_DDR_PHY_DX3RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b7)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR3 . DX3RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX3RSR3_DX3RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX3RSR3_DX3RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX3RSR3_DX3RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3RSR3 . DX3RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX3RSR3_DX3RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX3RSR3_DX3RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX3RSR3_DX3RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR0
 */
#define VTSS_DDR_PHY_DX3GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b8)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR0 . DX3GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX3GSR0_DX3GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR1
 */
#define VTSS_DDR_PHY_DX3GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2b9)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR1 . DX3GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX3GSR1_DX3GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX3GSR1_DX3GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX3GSR1_DX3GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR1 . DX3GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX3GSR1_DX3GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX3GSR1_DX3GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX3GSR1_DX3GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR1 . DX3GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX3GSR1_DX3GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX3GSR1_DX3GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX3GSR1_DX3GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR2
 */
#define VTSS_DDR_PHY_DX3GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2ba)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR2 . DX3GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX3GSR2_DX3GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR3
 */
#define VTSS_DDR_PHY_DX3GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2bb)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR3 . DX3GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX3GSR3_DX3GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR4
 */
#define VTSS_DDR_PHY_DX3GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2bc)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR4 . DX3GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX3GSR4_DX3GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR5
 */
#define VTSS_DDR_PHY_DX3GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2bd)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR5 . DX3GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX3GSR5_DX3GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX3GSR6
 */
#define VTSS_DDR_PHY_DX3GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2be)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX3GSR6 . DX3GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX3GSR6_DX3GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR0
 */
#define VTSS_DDR_PHY_DX4GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c0)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR0 . DX4GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX4GCR0_DX4GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX4GCR0_DX4GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX4GCR0_DX4GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR1
 */
#define VTSS_DDR_PHY_DX4GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR1 . DX4GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX4GCR1_DX4GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX4GCR1_DX4GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX4GCR1_DX4GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR1 . DX4GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR1_DX4GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX4GCR1_DX4GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX4GCR1_DX4GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR2
 */
#define VTSS_DDR_PHY_DX4GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c2)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR2 . DX4GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR2_DX4GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX4GCR2_DX4GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX4GCR2_DX4GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR2 . DX4GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR2_DX4GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX4GCR2_DX4GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX4GCR2_DX4GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR3
 */
#define VTSS_DDR_PHY_DX4GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR3 . DX4GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX4GCR3_DX4GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX4GCR3_DX4GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX4GCR3_DX4GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR4
 */
#define VTSS_DDR_PHY_DX4GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c4)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR4 . DX4GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX4GCR4_DX4GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR5
 */
#define VTSS_DDR_PHY_DX4GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c5)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR5 . DX4GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4GCR5_DX4GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR6
 */
#define VTSS_DDR_PHY_DX4GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c6)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR6 . DX4GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4GCR6_DX4GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR7
 */
#define VTSS_DDR_PHY_DX4GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c7)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR7 . DX4GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4GCR7_DX4GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR8
 */
#define VTSS_DDR_PHY_DX4GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c8)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR8 . DX4GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4GCR8_DX4GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GCR9
 */
#define VTSS_DDR_PHY_DX4GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2c9)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GCR9 . DX4GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4GCR9_DX4GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR0
 */
#define VTSS_DDR_PHY_DX4BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d0)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR0 . DX4BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4BDLR0_DX4BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR1
 */
#define VTSS_DDR_PHY_DX4BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d1)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR1 . DX4BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4BDLR1_DX4BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR2
 */
#define VTSS_DDR_PHY_DX4BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d2)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR2 . DX4BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR2_DX4BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR2_DX4BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR2_DX4BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR2 . DX4BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR2 . DX4BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR2_DX4BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR2_DX4BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR2_DX4BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR2 . DX4BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR2 . DX4BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR2_DX4BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR2_DX4BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR2_DX4BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR2 . DX4BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX4BDLR2_DX4BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR3
 */
#define VTSS_DDR_PHY_DX4BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d4)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR3 . DX4BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4BDLR3_DX4BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR4
 */
#define VTSS_DDR_PHY_DX4BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d5)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR4 . DX4BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX4BDLR4_DX4BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR5
 */
#define VTSS_DDR_PHY_DX4BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d6)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR5 . DX4BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR5_DX4BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR5_DX4BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR5_DX4BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR5 . DX4BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR5 . DX4BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR5_DX4BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR5_DX4BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR5_DX4BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR5 . DX4BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR5 . DX4BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR5_DX4BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR5_DX4BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR5_DX4BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR5 . DX4BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX4BDLR5_DX4BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR6
 */
#define VTSS_DDR_PHY_DX4BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR6 . DX4BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR6 . DX4BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR6_DX4BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR6_DX4BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR6_DX4BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR6 . DX4BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR6 . DX4BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR6_DX4BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR6_DX4BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR6_DX4BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR6 . DX4BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX4BDLR6_DX4BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR7
 */
#define VTSS_DDR_PHY_DX4BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2d9)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR7 . DX4BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR7 . DX4BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR7 . DX4BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR7 . DX4BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR7 . DX4BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR7_DX4BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR7 . DX4BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX4BDLR7_DX4BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR8
 */
#define VTSS_DDR_PHY_DX4BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2da)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR8 . DX4BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR8 . DX4BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR8 . DX4BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR8 . DX4BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR8 . DX4BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR8_DX4BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR8 . DX4BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX4BDLR8_DX4BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4BDLR9
 */
#define VTSS_DDR_PHY_DX4BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2db)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR9 . DX4BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR9 . DX4BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR9_DX4BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX4BDLR9_DX4BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX4BDLR9_DX4BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR9 . DX4BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR9 . DX4BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX4BDLR9_DX4BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX4BDLR9_DX4BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX4BDLR9_DX4BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4BDLR9 . DX4BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX4BDLR9_DX4BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4LCDLR0
 */
#define VTSS_DDR_PHY_DX4LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e0)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR0 . DX4LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR0 . DX4LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR0 . DX4LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR0 . DX4LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR0_DX4LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4LCDLR1
 */
#define VTSS_DDR_PHY_DX4LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e1)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR1 . DX4LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR1 . DX4LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR1 . DX4LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR1 . DX4LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR1_DX4LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4LCDLR2
 */
#define VTSS_DDR_PHY_DX4LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e2)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR2 . DX4LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR2 . DX4LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR2 . DX4LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR2 . DX4LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR2_DX4LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4LCDLR3
 */
#define VTSS_DDR_PHY_DX4LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e3)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR3 . DX4LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR3 . DX4LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR3 . DX4LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR3 . DX4LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR3_DX4LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4LCDLR4
 */
#define VTSS_DDR_PHY_DX4LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e4)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR4 . DX4LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR4 . DX4LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR4 . DX4LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR4 . DX4LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR4_DX4LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4LCDLR5
 */
#define VTSS_DDR_PHY_DX4LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e5)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR5 . DX4LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR5 . DX4LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR5 . DX4LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4LCDLR5 . DX4LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4LCDLR5_DX4LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4MDLR0
 */
#define VTSS_DDR_PHY_DX4MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e8)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4MDLR0 . DX4MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX4MDLR0_DX4MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4MDLR0_DX4MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4MDLR0_DX4MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4MDLR0 . DX4MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4MDLR0 . DX4MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX4MDLR0_DX4MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX4MDLR0_DX4MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX4MDLR0_DX4MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4MDLR0 . DX4MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4MDLR0_DX4MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4MDLR1
 */
#define VTSS_DDR_PHY_DX4MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x2e9)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4MDLR1 . DX4MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX4MDLR1_DX4MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX4MDLR1_DX4MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX4MDLR1_DX4MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4MDLR1 . DX4MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX4MDLR1_DX4MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX4MDLR1_DX4MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX4MDLR1_DX4MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GTR0
 */
#define VTSS_DDR_PHY_DX4GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f0)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GTR0 . DX4GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX4GTR0_DX4GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4RSR0
 */
#define VTSS_DDR_PHY_DX4RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f4)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR0 . DX4RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX4RSR0_DX4RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX4RSR0_DX4RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX4RSR0_DX4RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR0 . DX4RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX4RSR0_DX4RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX4RSR0_DX4RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX4RSR0_DX4RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4RSR1
 */
#define VTSS_DDR_PHY_DX4RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f5)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR1 . DX4RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX4RSR1_DX4RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX4RSR1_DX4RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX4RSR1_DX4RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR1 . DX4RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX4RSR1_DX4RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX4RSR1_DX4RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX4RSR1_DX4RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4RSR2
 */
#define VTSS_DDR_PHY_DX4RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f6)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR2 . DX4RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX4RSR2_DX4RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX4RSR2_DX4RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX4RSR2_DX4RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR2 . DX4RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX4RSR2_DX4RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX4RSR2_DX4RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX4RSR2_DX4RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4RSR3
 */
#define VTSS_DDR_PHY_DX4RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f7)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR3 . DX4RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX4RSR3_DX4RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX4RSR3_DX4RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX4RSR3_DX4RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4RSR3 . DX4RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX4RSR3_DX4RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX4RSR3_DX4RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX4RSR3_DX4RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR0
 */
#define VTSS_DDR_PHY_DX4GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f8)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR0 . DX4GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX4GSR0_DX4GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR1
 */
#define VTSS_DDR_PHY_DX4GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2f9)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR1 . DX4GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX4GSR1_DX4GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX4GSR1_DX4GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX4GSR1_DX4GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR1 . DX4GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX4GSR1_DX4GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX4GSR1_DX4GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX4GSR1_DX4GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR1 . DX4GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX4GSR1_DX4GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX4GSR1_DX4GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX4GSR1_DX4GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR2
 */
#define VTSS_DDR_PHY_DX4GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2fa)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR2 . DX4GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX4GSR2_DX4GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR3
 */
#define VTSS_DDR_PHY_DX4GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2fb)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR3 . DX4GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX4GSR3_DX4GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR4
 */
#define VTSS_DDR_PHY_DX4GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2fc)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR4 . DX4GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX4GSR4_DX4GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR5
 */
#define VTSS_DDR_PHY_DX4GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2fd)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR5 . DX4GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX4GSR5_DX4GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX4GSR6
 */
#define VTSS_DDR_PHY_DX4GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x2fe)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX4GSR6 . DX4GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX4GSR6_DX4GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR0
 */
#define VTSS_DDR_PHY_DX5GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x300)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR0 . DX5GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX5GCR0_DX5GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX5GCR0_DX5GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX5GCR0_DX5GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR1
 */
#define VTSS_DDR_PHY_DX5GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x301)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR1 . DX5GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX5GCR1_DX5GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX5GCR1_DX5GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX5GCR1_DX5GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR1 . DX5GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR1_DX5GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX5GCR1_DX5GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX5GCR1_DX5GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR2
 */
#define VTSS_DDR_PHY_DX5GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x302)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR2 . DX5GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR2_DX5GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX5GCR2_DX5GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX5GCR2_DX5GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR2 . DX5GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR2_DX5GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX5GCR2_DX5GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX5GCR2_DX5GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR3
 */
#define VTSS_DDR_PHY_DX5GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x303)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR3 . DX5GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX5GCR3_DX5GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX5GCR3_DX5GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX5GCR3_DX5GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR4
 */
#define VTSS_DDR_PHY_DX5GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x304)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR4 . DX5GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX5GCR4_DX5GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR5
 */
#define VTSS_DDR_PHY_DX5GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x305)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR5 . DX5GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5GCR5_DX5GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR6
 */
#define VTSS_DDR_PHY_DX5GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x306)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR6 . DX5GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5GCR6_DX5GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR7
 */
#define VTSS_DDR_PHY_DX5GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x307)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR7 . DX5GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5GCR7_DX5GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR8
 */
#define VTSS_DDR_PHY_DX5GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x308)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR8 . DX5GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5GCR8_DX5GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GCR9
 */
#define VTSS_DDR_PHY_DX5GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x309)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GCR9 . DX5GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5GCR9_DX5GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR0
 */
#define VTSS_DDR_PHY_DX5BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x310)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR0 . DX5BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5BDLR0_DX5BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR1
 */
#define VTSS_DDR_PHY_DX5BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x311)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR1 . DX5BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5BDLR1_DX5BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR2
 */
#define VTSS_DDR_PHY_DX5BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x312)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR2 . DX5BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR2_DX5BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR2_DX5BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR2_DX5BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR2 . DX5BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR2 . DX5BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR2_DX5BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR2_DX5BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR2_DX5BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR2 . DX5BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR2 . DX5BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR2_DX5BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR2_DX5BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR2_DX5BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR2 . DX5BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX5BDLR2_DX5BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR3
 */
#define VTSS_DDR_PHY_DX5BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x314)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR3 . DX5BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5BDLR3_DX5BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR4
 */
#define VTSS_DDR_PHY_DX5BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x315)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR4 . DX5BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX5BDLR4_DX5BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR5
 */
#define VTSS_DDR_PHY_DX5BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x316)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR5 . DX5BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR5_DX5BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR5_DX5BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR5_DX5BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR5 . DX5BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR5 . DX5BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR5_DX5BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR5_DX5BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR5_DX5BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR5 . DX5BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR5 . DX5BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR5_DX5BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR5_DX5BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR5_DX5BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR5 . DX5BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX5BDLR5_DX5BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR6
 */
#define VTSS_DDR_PHY_DX5BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x318)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR6 . DX5BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR6 . DX5BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR6_DX5BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR6_DX5BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR6_DX5BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR6 . DX5BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR6 . DX5BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR6_DX5BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR6_DX5BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR6_DX5BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR6 . DX5BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX5BDLR6_DX5BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR7
 */
#define VTSS_DDR_PHY_DX5BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x319)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR7 . DX5BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR7 . DX5BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR7 . DX5BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR7 . DX5BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR7 . DX5BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR7_DX5BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR7 . DX5BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX5BDLR7_DX5BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR8
 */
#define VTSS_DDR_PHY_DX5BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x31a)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR8 . DX5BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR8 . DX5BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR8 . DX5BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR8 . DX5BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR8 . DX5BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR8_DX5BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR8 . DX5BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX5BDLR8_DX5BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5BDLR9
 */
#define VTSS_DDR_PHY_DX5BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x31b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR9 . DX5BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR9 . DX5BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR9_DX5BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX5BDLR9_DX5BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX5BDLR9_DX5BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR9 . DX5BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR9 . DX5BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX5BDLR9_DX5BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX5BDLR9_DX5BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX5BDLR9_DX5BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5BDLR9 . DX5BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX5BDLR9_DX5BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5LCDLR0
 */
#define VTSS_DDR_PHY_DX5LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x320)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR0 . DX5LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR0 . DX5LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR0 . DX5LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR0 . DX5LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR0_DX5LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5LCDLR1
 */
#define VTSS_DDR_PHY_DX5LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x321)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR1 . DX5LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR1 . DX5LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR1 . DX5LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR1 . DX5LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR1_DX5LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5LCDLR2
 */
#define VTSS_DDR_PHY_DX5LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x322)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR2 . DX5LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR2 . DX5LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR2 . DX5LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR2 . DX5LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR2_DX5LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5LCDLR3
 */
#define VTSS_DDR_PHY_DX5LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x323)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR3 . DX5LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR3 . DX5LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR3 . DX5LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR3 . DX5LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR3_DX5LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5LCDLR4
 */
#define VTSS_DDR_PHY_DX5LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x324)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR4 . DX5LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR4 . DX5LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR4 . DX5LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR4 . DX5LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR4_DX5LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5LCDLR5
 */
#define VTSS_DDR_PHY_DX5LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x325)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR5 . DX5LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR5 . DX5LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR5 . DX5LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5LCDLR5 . DX5LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5LCDLR5_DX5LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5MDLR0
 */
#define VTSS_DDR_PHY_DX5MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x328)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5MDLR0 . DX5MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX5MDLR0_DX5MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5MDLR0_DX5MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5MDLR0_DX5MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5MDLR0 . DX5MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5MDLR0 . DX5MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX5MDLR0_DX5MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX5MDLR0_DX5MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX5MDLR0_DX5MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5MDLR0 . DX5MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5MDLR0_DX5MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5MDLR1
 */
#define VTSS_DDR_PHY_DX5MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x329)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5MDLR1 . DX5MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX5MDLR1_DX5MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX5MDLR1_DX5MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX5MDLR1_DX5MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5MDLR1 . DX5MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX5MDLR1_DX5MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX5MDLR1_DX5MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX5MDLR1_DX5MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GTR0
 */
#define VTSS_DDR_PHY_DX5GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x330)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GTR0 . DX5GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX5GTR0_DX5GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5RSR0
 */
#define VTSS_DDR_PHY_DX5RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x334)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR0 . DX5RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX5RSR0_DX5RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX5RSR0_DX5RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX5RSR0_DX5RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR0 . DX5RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX5RSR0_DX5RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX5RSR0_DX5RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX5RSR0_DX5RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5RSR1
 */
#define VTSS_DDR_PHY_DX5RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x335)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR1 . DX5RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX5RSR1_DX5RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX5RSR1_DX5RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX5RSR1_DX5RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR1 . DX5RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX5RSR1_DX5RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX5RSR1_DX5RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX5RSR1_DX5RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5RSR2
 */
#define VTSS_DDR_PHY_DX5RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x336)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR2 . DX5RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX5RSR2_DX5RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX5RSR2_DX5RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX5RSR2_DX5RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR2 . DX5RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX5RSR2_DX5RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX5RSR2_DX5RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX5RSR2_DX5RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5RSR3
 */
#define VTSS_DDR_PHY_DX5RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x337)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR3 . DX5RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX5RSR3_DX5RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX5RSR3_DX5RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX5RSR3_DX5RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5RSR3 . DX5RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX5RSR3_DX5RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX5RSR3_DX5RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX5RSR3_DX5RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR0
 */
#define VTSS_DDR_PHY_DX5GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x338)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR0 . DX5GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX5GSR0_DX5GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR1
 */
#define VTSS_DDR_PHY_DX5GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x339)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR1 . DX5GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX5GSR1_DX5GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX5GSR1_DX5GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX5GSR1_DX5GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR1 . DX5GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX5GSR1_DX5GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX5GSR1_DX5GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX5GSR1_DX5GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR1 . DX5GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX5GSR1_DX5GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX5GSR1_DX5GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX5GSR1_DX5GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR2
 */
#define VTSS_DDR_PHY_DX5GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x33a)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR2 . DX5GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX5GSR2_DX5GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR3
 */
#define VTSS_DDR_PHY_DX5GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x33b)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR3 . DX5GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX5GSR3_DX5GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR4
 */
#define VTSS_DDR_PHY_DX5GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x33c)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR4 . DX5GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX5GSR4_DX5GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR5
 */
#define VTSS_DDR_PHY_DX5GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x33d)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR5 . DX5GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX5GSR5_DX5GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX5GSR6
 */
#define VTSS_DDR_PHY_DX5GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x33e)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX5GSR6 . DX5GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX5GSR6_DX5GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR0
 */
#define VTSS_DDR_PHY_DX6GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x340)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR0 . DX6GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX6GCR0_DX6GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX6GCR0_DX6GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX6GCR0_DX6GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR1
 */
#define VTSS_DDR_PHY_DX6GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x341)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR1 . DX6GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX6GCR1_DX6GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX6GCR1_DX6GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX6GCR1_DX6GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR1 . DX6GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR1_DX6GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX6GCR1_DX6GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX6GCR1_DX6GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR2
 */
#define VTSS_DDR_PHY_DX6GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x342)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR2 . DX6GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR2_DX6GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX6GCR2_DX6GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX6GCR2_DX6GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR2 . DX6GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR2_DX6GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX6GCR2_DX6GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX6GCR2_DX6GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR3
 */
#define VTSS_DDR_PHY_DX6GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x343)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR3 . DX6GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX6GCR3_DX6GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX6GCR3_DX6GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX6GCR3_DX6GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR4
 */
#define VTSS_DDR_PHY_DX6GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x344)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR4 . DX6GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX6GCR4_DX6GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR5
 */
#define VTSS_DDR_PHY_DX6GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x345)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR5 . DX6GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6GCR5_DX6GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR6
 */
#define VTSS_DDR_PHY_DX6GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x346)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR6 . DX6GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6GCR6_DX6GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR7
 */
#define VTSS_DDR_PHY_DX6GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x347)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR7 . DX6GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6GCR7_DX6GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR8
 */
#define VTSS_DDR_PHY_DX6GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x348)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR8 . DX6GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6GCR8_DX6GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GCR9
 */
#define VTSS_DDR_PHY_DX6GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x349)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GCR9 . DX6GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6GCR9_DX6GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR0
 */
#define VTSS_DDR_PHY_DX6BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x350)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR0 . DX6BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6BDLR0_DX6BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR1
 */
#define VTSS_DDR_PHY_DX6BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x351)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR1 . DX6BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6BDLR1_DX6BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR2
 */
#define VTSS_DDR_PHY_DX6BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x352)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR2 . DX6BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR2_DX6BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR2_DX6BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR2_DX6BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR2 . DX6BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR2 . DX6BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR2_DX6BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR2_DX6BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR2_DX6BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR2 . DX6BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR2 . DX6BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR2_DX6BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR2_DX6BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR2_DX6BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR2 . DX6BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX6BDLR2_DX6BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR3
 */
#define VTSS_DDR_PHY_DX6BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x354)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR3 . DX6BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6BDLR3_DX6BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR4
 */
#define VTSS_DDR_PHY_DX6BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x355)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR4 . DX6BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX6BDLR4_DX6BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR5
 */
#define VTSS_DDR_PHY_DX6BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x356)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR5 . DX6BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR5_DX6BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR5_DX6BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR5_DX6BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR5 . DX6BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR5 . DX6BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR5_DX6BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR5_DX6BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR5_DX6BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR5 . DX6BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR5 . DX6BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR5_DX6BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR5_DX6BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR5_DX6BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR5 . DX6BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX6BDLR5_DX6BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR6
 */
#define VTSS_DDR_PHY_DX6BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x358)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR6 . DX6BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR6 . DX6BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR6_DX6BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR6_DX6BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR6_DX6BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR6 . DX6BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR6 . DX6BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR6_DX6BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR6_DX6BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR6_DX6BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR6 . DX6BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX6BDLR6_DX6BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR7
 */
#define VTSS_DDR_PHY_DX6BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x359)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR7 . DX6BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR7 . DX6BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR7 . DX6BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR7 . DX6BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR7 . DX6BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR7_DX6BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR7 . DX6BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX6BDLR7_DX6BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR8
 */
#define VTSS_DDR_PHY_DX6BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x35a)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR8 . DX6BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR8 . DX6BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR8 . DX6BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR8 . DX6BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR8 . DX6BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR8_DX6BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR8 . DX6BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX6BDLR8_DX6BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6BDLR9
 */
#define VTSS_DDR_PHY_DX6BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x35b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR9 . DX6BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR9 . DX6BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR9_DX6BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX6BDLR9_DX6BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX6BDLR9_DX6BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR9 . DX6BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR9 . DX6BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX6BDLR9_DX6BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX6BDLR9_DX6BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX6BDLR9_DX6BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6BDLR9 . DX6BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX6BDLR9_DX6BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6LCDLR0
 */
#define VTSS_DDR_PHY_DX6LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x360)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR0 . DX6LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR0 . DX6LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR0 . DX6LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR0 . DX6LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR0_DX6LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6LCDLR1
 */
#define VTSS_DDR_PHY_DX6LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x361)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR1 . DX6LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR1 . DX6LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR1 . DX6LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR1 . DX6LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR1_DX6LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6LCDLR2
 */
#define VTSS_DDR_PHY_DX6LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x362)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR2 . DX6LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR2 . DX6LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR2 . DX6LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR2 . DX6LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR2_DX6LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6LCDLR3
 */
#define VTSS_DDR_PHY_DX6LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x363)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR3 . DX6LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR3 . DX6LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR3 . DX6LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR3 . DX6LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR3_DX6LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6LCDLR4
 */
#define VTSS_DDR_PHY_DX6LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x364)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR4 . DX6LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR4 . DX6LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR4 . DX6LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR4 . DX6LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR4_DX6LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6LCDLR5
 */
#define VTSS_DDR_PHY_DX6LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x365)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR5 . DX6LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR5 . DX6LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR5 . DX6LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6LCDLR5 . DX6LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6LCDLR5_DX6LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6MDLR0
 */
#define VTSS_DDR_PHY_DX6MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x368)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6MDLR0 . DX6MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX6MDLR0_DX6MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6MDLR0_DX6MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6MDLR0_DX6MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6MDLR0 . DX6MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6MDLR0 . DX6MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX6MDLR0_DX6MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX6MDLR0_DX6MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX6MDLR0_DX6MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6MDLR0 . DX6MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6MDLR0_DX6MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6MDLR1
 */
#define VTSS_DDR_PHY_DX6MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x369)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6MDLR1 . DX6MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX6MDLR1_DX6MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX6MDLR1_DX6MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX6MDLR1_DX6MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6MDLR1 . DX6MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX6MDLR1_DX6MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX6MDLR1_DX6MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX6MDLR1_DX6MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GTR0
 */
#define VTSS_DDR_PHY_DX6GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x370)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GTR0 . DX6GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX6GTR0_DX6GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6RSR0
 */
#define VTSS_DDR_PHY_DX6RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x374)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR0 . DX6RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX6RSR0_DX6RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX6RSR0_DX6RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX6RSR0_DX6RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR0 . DX6RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX6RSR0_DX6RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX6RSR0_DX6RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX6RSR0_DX6RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6RSR1
 */
#define VTSS_DDR_PHY_DX6RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x375)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR1 . DX6RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX6RSR1_DX6RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX6RSR1_DX6RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX6RSR1_DX6RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR1 . DX6RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX6RSR1_DX6RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX6RSR1_DX6RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX6RSR1_DX6RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6RSR2
 */
#define VTSS_DDR_PHY_DX6RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x376)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR2 . DX6RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX6RSR2_DX6RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX6RSR2_DX6RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX6RSR2_DX6RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR2 . DX6RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX6RSR2_DX6RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX6RSR2_DX6RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX6RSR2_DX6RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6RSR3
 */
#define VTSS_DDR_PHY_DX6RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x377)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR3 . DX6RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX6RSR3_DX6RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX6RSR3_DX6RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX6RSR3_DX6RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6RSR3 . DX6RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX6RSR3_DX6RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX6RSR3_DX6RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX6RSR3_DX6RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR0
 */
#define VTSS_DDR_PHY_DX6GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x378)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR0 . DX6GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX6GSR0_DX6GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR1
 */
#define VTSS_DDR_PHY_DX6GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x379)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR1 . DX6GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX6GSR1_DX6GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX6GSR1_DX6GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX6GSR1_DX6GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR1 . DX6GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX6GSR1_DX6GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX6GSR1_DX6GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX6GSR1_DX6GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR1 . DX6GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX6GSR1_DX6GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX6GSR1_DX6GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX6GSR1_DX6GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR2
 */
#define VTSS_DDR_PHY_DX6GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x37a)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR2 . DX6GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX6GSR2_DX6GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR3
 */
#define VTSS_DDR_PHY_DX6GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x37b)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR3 . DX6GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX6GSR3_DX6GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR4
 */
#define VTSS_DDR_PHY_DX6GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x37c)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR4 . DX6GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX6GSR4_DX6GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR5
 */
#define VTSS_DDR_PHY_DX6GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x37d)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR5 . DX6GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX6GSR5_DX6GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX6GSR6
 */
#define VTSS_DDR_PHY_DX6GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x37e)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX6GSR6 . DX6GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX6GSR6_DX6GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR0
 */
#define VTSS_DDR_PHY_DX7GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x380)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR0 . DX7GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX7GCR0_DX7GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX7GCR0_DX7GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX7GCR0_DX7GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR1
 */
#define VTSS_DDR_PHY_DX7GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x381)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR1 . DX7GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX7GCR1_DX7GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX7GCR1_DX7GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX7GCR1_DX7GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR1 . DX7GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR1_DX7GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX7GCR1_DX7GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX7GCR1_DX7GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR2
 */
#define VTSS_DDR_PHY_DX7GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x382)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR2 . DX7GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR2_DX7GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX7GCR2_DX7GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX7GCR2_DX7GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR2 . DX7GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR2_DX7GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX7GCR2_DX7GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX7GCR2_DX7GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR3
 */
#define VTSS_DDR_PHY_DX7GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x383)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR3 . DX7GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX7GCR3_DX7GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX7GCR3_DX7GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX7GCR3_DX7GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR4
 */
#define VTSS_DDR_PHY_DX7GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x384)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR4 . DX7GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX7GCR4_DX7GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR5
 */
#define VTSS_DDR_PHY_DX7GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x385)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR5 . DX7GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7GCR5_DX7GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR6
 */
#define VTSS_DDR_PHY_DX7GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x386)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR6 . DX7GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7GCR6_DX7GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR7
 */
#define VTSS_DDR_PHY_DX7GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x387)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR7 . DX7GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7GCR7_DX7GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR8
 */
#define VTSS_DDR_PHY_DX7GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x388)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR8 . DX7GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7GCR8_DX7GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GCR9
 */
#define VTSS_DDR_PHY_DX7GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x389)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GCR9 . DX7GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7GCR9_DX7GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR0
 */
#define VTSS_DDR_PHY_DX7BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x390)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR0 . DX7BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7BDLR0_DX7BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR1
 */
#define VTSS_DDR_PHY_DX7BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x391)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR1 . DX7BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7BDLR1_DX7BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR2
 */
#define VTSS_DDR_PHY_DX7BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x392)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR2 . DX7BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR2_DX7BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR2_DX7BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR2_DX7BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR2 . DX7BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR2 . DX7BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR2_DX7BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR2_DX7BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR2_DX7BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR2 . DX7BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR2 . DX7BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR2_DX7BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR2_DX7BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR2_DX7BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR2 . DX7BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX7BDLR2_DX7BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR3
 */
#define VTSS_DDR_PHY_DX7BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x394)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR3 . DX7BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7BDLR3_DX7BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR4
 */
#define VTSS_DDR_PHY_DX7BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x395)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR4 . DX7BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX7BDLR4_DX7BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR5
 */
#define VTSS_DDR_PHY_DX7BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x396)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR5 . DX7BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR5_DX7BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR5_DX7BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR5_DX7BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR5 . DX7BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR5 . DX7BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR5_DX7BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR5_DX7BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR5_DX7BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR5 . DX7BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR5 . DX7BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR5_DX7BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR5_DX7BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR5_DX7BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR5 . DX7BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX7BDLR5_DX7BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR6
 */
#define VTSS_DDR_PHY_DX7BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x398)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR6 . DX7BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR6 . DX7BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR6_DX7BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR6_DX7BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR6_DX7BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR6 . DX7BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR6 . DX7BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR6_DX7BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR6_DX7BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR6_DX7BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR6 . DX7BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX7BDLR6_DX7BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR7
 */
#define VTSS_DDR_PHY_DX7BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x399)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR7 . DX7BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR7 . DX7BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR7 . DX7BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR7 . DX7BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR7 . DX7BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR7_DX7BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR7 . DX7BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX7BDLR7_DX7BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR8
 */
#define VTSS_DDR_PHY_DX7BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x39a)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR8 . DX7BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR8 . DX7BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR8 . DX7BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR8 . DX7BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR8 . DX7BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR8_DX7BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR8 . DX7BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX7BDLR8_DX7BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7BDLR9
 */
#define VTSS_DDR_PHY_DX7BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x39b)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR9 . DX7BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR9 . DX7BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR9_DX7BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX7BDLR9_DX7BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX7BDLR9_DX7BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR9 . DX7BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR9 . DX7BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX7BDLR9_DX7BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX7BDLR9_DX7BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX7BDLR9_DX7BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7BDLR9 . DX7BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX7BDLR9_DX7BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7LCDLR0
 */
#define VTSS_DDR_PHY_DX7LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a0)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR0 . DX7LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR0 . DX7LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR0 . DX7LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR0 . DX7LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR0_DX7LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7LCDLR1
 */
#define VTSS_DDR_PHY_DX7LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a1)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR1 . DX7LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR1 . DX7LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR1 . DX7LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR1 . DX7LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR1_DX7LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7LCDLR2
 */
#define VTSS_DDR_PHY_DX7LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a2)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR2 . DX7LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR2 . DX7LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR2 . DX7LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR2 . DX7LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR2_DX7LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7LCDLR3
 */
#define VTSS_DDR_PHY_DX7LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a3)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR3 . DX7LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR3 . DX7LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR3 . DX7LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR3 . DX7LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR3_DX7LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7LCDLR4
 */
#define VTSS_DDR_PHY_DX7LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a4)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR4 . DX7LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR4 . DX7LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR4 . DX7LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR4 . DX7LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR4_DX7LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7LCDLR5
 */
#define VTSS_DDR_PHY_DX7LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a5)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR5 . DX7LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR5 . DX7LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR5 . DX7LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7LCDLR5 . DX7LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7LCDLR5_DX7LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7MDLR0
 */
#define VTSS_DDR_PHY_DX7MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a8)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7MDLR0 . DX7MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX7MDLR0_DX7MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7MDLR0_DX7MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7MDLR0_DX7MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7MDLR0 . DX7MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7MDLR0 . DX7MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX7MDLR0_DX7MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX7MDLR0_DX7MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX7MDLR0_DX7MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7MDLR0 . DX7MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7MDLR0_DX7MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7MDLR1
 */
#define VTSS_DDR_PHY_DX7MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3a9)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7MDLR1 . DX7MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX7MDLR1_DX7MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX7MDLR1_DX7MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX7MDLR1_DX7MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7MDLR1 . DX7MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX7MDLR1_DX7MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX7MDLR1_DX7MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX7MDLR1_DX7MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GTR0
 */
#define VTSS_DDR_PHY_DX7GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b0)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GTR0 . DX7GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX7GTR0_DX7GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7RSR0
 */
#define VTSS_DDR_PHY_DX7RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b4)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR0 . DX7RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX7RSR0_DX7RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX7RSR0_DX7RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX7RSR0_DX7RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR0 . DX7RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX7RSR0_DX7RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX7RSR0_DX7RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX7RSR0_DX7RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7RSR1
 */
#define VTSS_DDR_PHY_DX7RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b5)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR1 . DX7RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX7RSR1_DX7RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX7RSR1_DX7RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX7RSR1_DX7RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR1 . DX7RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX7RSR1_DX7RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX7RSR1_DX7RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX7RSR1_DX7RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7RSR2
 */
#define VTSS_DDR_PHY_DX7RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b6)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR2 . DX7RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX7RSR2_DX7RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX7RSR2_DX7RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX7RSR2_DX7RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR2 . DX7RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX7RSR2_DX7RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX7RSR2_DX7RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX7RSR2_DX7RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7RSR3
 */
#define VTSS_DDR_PHY_DX7RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b7)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR3 . DX7RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX7RSR3_DX7RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX7RSR3_DX7RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX7RSR3_DX7RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7RSR3 . DX7RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX7RSR3_DX7RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX7RSR3_DX7RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX7RSR3_DX7RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR0
 */
#define VTSS_DDR_PHY_DX7GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b8)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR0 . DX7GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX7GSR0_DX7GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR1
 */
#define VTSS_DDR_PHY_DX7GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3b9)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR1 . DX7GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX7GSR1_DX7GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX7GSR1_DX7GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX7GSR1_DX7GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR1 . DX7GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX7GSR1_DX7GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX7GSR1_DX7GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX7GSR1_DX7GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR1 . DX7GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX7GSR1_DX7GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX7GSR1_DX7GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX7GSR1_DX7GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR2
 */
#define VTSS_DDR_PHY_DX7GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3ba)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR2 . DX7GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX7GSR2_DX7GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR3
 */
#define VTSS_DDR_PHY_DX7GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3bb)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR3 . DX7GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX7GSR3_DX7GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR4
 */
#define VTSS_DDR_PHY_DX7GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3bc)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR4 . DX7GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX7GSR4_DX7GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR5
 */
#define VTSS_DDR_PHY_DX7GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3bd)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR5 . DX7GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX7GSR5_DX7GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX7GSR6
 */
#define VTSS_DDR_PHY_DX7GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3be)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX7GSR6 . DX7GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX7GSR6_DX7GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n General Configuration Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR0
 */
#define VTSS_DDR_PHY_DX8GCR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c0)

/**
 * \brief
 * Data Byte Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DXEN
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DXEN(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DXEN  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DXEN(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Data I/O Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DXIOM
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DXIOM(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DXIOM  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DXIOM(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSGOE  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSGODT  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RESERVED_4
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_4(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_4  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_4(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSGPDR  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RESERVED_6
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_6(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_6  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_6(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * PDR Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_PDRAL
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_PDRAL(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_PDRAL     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_PDRAL(x)  VTSS_EXTRACT_BITFIELD(x,7,2)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RTTOH
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RTTOH(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RTTOH     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RTTOAL  VTSS_BIT(11)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSSEPDR  VTSS_BIT(12)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_DQSNSEPDR  VTSS_BIT(13)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * PLL Reset.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_PLLRST
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_PLLRST(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_PLLRST  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_PLLRST(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * PLL Power Down.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_PLLPD
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_PLLPD(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_PLLPD  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_PLLPD(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Gear Shift.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_GSHIFT
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_GSHIFT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_GSHIFT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_GSHIFT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * PLL Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_PLLBYP
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_PLLBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_PLLBYP  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_PLLBYP(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RDDLY
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RDDLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RDDLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_RESERVED_29_24
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_29_24(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_29_24     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_RESERVED_29_24(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Master Delay Line Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_MDLEN
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_MDLEN(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_MDLEN  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_MDLEN(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Calibration Bypass.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR0 . DX8GCR0_CALBYP
 */
#define  VTSS_F_DDR_PHY_DX8GCR0_DX8GCR0_CALBYP(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX8GCR0_DX8GCR0_CALBYP  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX8GCR0_DX8GCR0_CALBYP(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR1
 */
#define VTSS_DDR_PHY_DX8GCR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR1 . DX8GCR1_RESERVED_15_0
 */
#define  VTSS_F_DDR_PHY_DX8GCR1_DX8GCR1_RESERVED_15_0(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX8GCR1_DX8GCR1_RESERVED_15_0     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX8GCR1_DX8GCR1_RESERVED_15_0(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Power Down Receiver Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR1 . DX8GCR1_DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR1_DX8GCR1_DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX8GCR1_DX8GCR1_DXPDRMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX8GCR1_DX8GCR1_DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR2
 */
#define VTSS_DDR_PHY_DX8GCR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c2)

/**
 * \brief
 * Termination Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR2 . DX8GCR2_DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR2_DX8GCR2_DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX8GCR2_DX8GCR2_DXTEMODE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX8GCR2_DX8GCR2_DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * Output Enable Mode for DQ[7:0].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR2 . DX8GCR2_DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR2_DX8GCR2_DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX8GCR2_DX8GCR2_DXOEMODE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX8GCR2_DX8GCR2_DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Configuration Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR3
 */
#define VTSS_DDR_PHY_DX8GCR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_DMPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_DMPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_DMPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_DMPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_DMTEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_DMTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_DMTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_DMTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DM.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_DMOEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_DMOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_DMOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_DMOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RESERVED_17_16
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_17_16(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_17_16     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RESERVED_17_16(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/**
 * \brief
 * Output Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_OEBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_OEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_OEBVT  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_OEBVT(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * Power Down Receiver BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_PDRBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_PDRBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_PDRBVT  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_PDRBVT(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Termination Enable BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_TEBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_TEBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_TEBVT  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_TEBVT(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Write Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_WDSBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_WDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_WDSBVT  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_WDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read Data Strobe BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RDSBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RDSBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RDSBVT  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RDSBVT(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS Gating Status LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RGSLVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RGSLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RGSLVT  VTSS_BIT(23)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RGSLVT(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/**
 * \brief
 * Write Leveling LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_WLLVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_WLLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_WLLVT  VTSS_BIT(24)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_WLLVT(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/**
 * \brief
 * Write DQ LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_WDLVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_WDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_WDLVT  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_WDLVT(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Read DQS LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RDLVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RDLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RDLVT  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RDLVT(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Read DQS Gating LCDL Delay VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RGLVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RGLVT(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RGLVT  VTSS_BIT(27)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RGLVT(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/**
 * \brief
 * Write Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_WDBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_WDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_WDBVT  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_WDBVT(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * Read Data BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RDBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RDBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),29,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RDBVT  VTSS_BIT(29)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RDBVT(x)  VTSS_EXTRACT_BITFIELD(x,29,1)

/**
 * \brief
 * Write Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_WDMBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_WDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_WDMBVT  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_WDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Read Data Mask BDL VT Compensation.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR3 . DX8GCR3_RDMBVT
 */
#define  VTSS_F_DDR_PHY_DX8GCR3_DX8GCR3_RDMBVT(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX8GCR3_DX8GCR3_RDMBVT  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX8GCR3_DX8GCR3_RDMBVT(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Configuration Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR4
 */
#define VTSS_DDR_PHY_DX8GCR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c4)

/**
 * \brief
 * DQ (Single Ended IO) MVREF Monitor.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFIMON
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIMON(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIMON     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIMON(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * DQ (Single Ended IO) VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFIEN
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIEN(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIEN     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIEN(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane Single-End VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFSSEL
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSSEL(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSSEL     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSSEL(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane External VREF Select.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFESEL
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFESEL(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFESEL     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFESEL(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_RESERVED_24_22
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_24_22(x)  VTSS_ENCODE_BITFIELD(x,22,3)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_24_22     VTSS_ENCODE_BITMASK(22,3)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_RESERVED_24_22(x)  VTSS_EXTRACT_BITFIELD(x,22,3)

/**
 * \brief
 * Byte Lane Single-End VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFSEN
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSEN(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSEN  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFSEN(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Byte Lane Internal VREF Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFEEN
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFEEN(x)  VTSS_ENCODE_BITFIELD(x,26,2)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFEEN     VTSS_ENCODE_BITMASK(26,2)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFEEN(x)  VTSS_EXTRACT_BITFIELD(x,26,2)

/**
 * \brief
 * Byte Lane VREF Pad Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFPEN
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFPEN(x)  VTSS_ENCODE_BITFIELD(!!(x),28,1)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFPEN  VTSS_BIT(28)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFPEN(x)  VTSS_EXTRACT_BITFIELD(x,28,1)

/**
 * \brief
 * VREF Generator IO Mode.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR4 . DX8GCR4_DXREFIOM
 */
#define  VTSS_F_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIOM(x)  VTSS_ENCODE_BITFIELD(x,29,3)
#define  VTSS_M_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIOM     VTSS_ENCODE_BITMASK(29,3)
#define  VTSS_X_DDR_PHY_DX8GCR4_DX8GCR4_DXREFIOM(x)  VTSS_EXTRACT_BITFIELD(x,29,3)


/**
 * \brief DX n General Configuration Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR5
 */
#define VTSS_DDR_PHY_DX8GCR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c5)

/**
 * \brief
 * HOST VREF Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * HOST VREF Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR5 . DX8GCR5_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8GCR5_DX8GCR5_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR6
 */
#define VTSS_DDR_PHY_DX8GCR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c6)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM VREFDQ Training Value for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR6 . DX8GCR6_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8GCR6_DX8GCR6_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR7
 */
#define VTSS_DDR_PHY_DX8GCR7                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c7)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Power Down Receiver Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DSPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DSPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DSPDRMODE     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DSPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Termination Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DSTEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DSTEMODE(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DSTEMODE     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DSTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/**
 * \brief
 * Output Enable Mode for DQS[1].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DSOEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DSOEMODE(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DSOEMODE     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DSOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_RESERVED_9_8
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_9_8(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_9_8     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_9_8(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/**
 * \brief
 * Power Down Receiver Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DXPDRMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DXPDRMODE(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DXPDRMODE     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DXPDRMODE(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/**
 * \brief
 * Termination Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DXTEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DXTEMODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DXTEMODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DXTEMODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/**
 * \brief
 * Output Enable Mode for DQ[9].
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DXOEMODE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DXOEMODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DXOEMODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DXOEMODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSG Output Enable.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DQSGOE
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGOE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGOE  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGOE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * DQSG On-Die Termination.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DQSGODT
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGODT(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGODT  VTSS_BIT(17)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGODT(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_RESERVED_18
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_18(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_18  VTSS_BIT(18)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_18(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/**
 * \brief
 * DQSG Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DQSGPDR
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGPDR  VTSS_BIT(19)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSGPDR(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_RESERVED_20
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_20(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_20  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_20(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * DQSSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DQSSEPDR
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSSEPDR  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * DQSNSE Power Down Receiver.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4DQSNSEPDR
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSNSEPDR(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSNSEPDR  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4DQSNSEPDR(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * RTT Output Hold.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4RTTOH
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOH(x)  VTSS_ENCODE_BITFIELD(x,23,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOH     VTSS_ENCODE_BITMASK(23,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOH(x)  VTSS_EXTRACT_BITFIELD(x,23,2)

/**
 * \brief
 * RTT On Additive Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4RTTOAL
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOAL(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOAL  VTSS_BIT(25)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4RTTOAL(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/**
 * \brief
 * Static Read Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_X4RDDLY
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_X4RDDLY(x)  VTSS_ENCODE_BITFIELD(x,26,4)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_X4RDDLY     VTSS_ENCODE_BITMASK(26,4)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_X4RDDLY(x)  VTSS_EXTRACT_BITFIELD(x,26,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR7 . DX8GCR7_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8GCR7_DX8GCR7_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR8
 */
#define VTSS_DDR_PHY_DX8GCR8                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c8)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_X4DXREFISELR0
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_X4DXREFISELR1
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_X4DXREFISELR2
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * Byte Lane (upper nibble) internal VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_X4DXREFISELR3
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_X4DXREFISELR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR8 . DX8GCR8_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8GCR8_DX8GCR8_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n General Configuration Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GCR9
 */
#define VTSS_DDR_PHY_DX8GCR9                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3c9)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 0.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_X4DXDQVREFR0
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR0(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR0     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR0(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 1.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_X4DXDQVREFR1
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR1(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR1     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR1(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 2.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_X4DXDQVREFR2
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR2(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR2     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR2(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DRAM DQ (upper nibble) VREF Select for Rank 3.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_X4DXDQVREFR3
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR3(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR3     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_X4DXDQVREFR3(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GCR9 . DX8GCR9_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8GCR9_DX8GCR9_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR0
 */
#define VTSS_DDR_PHY_DX8BDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d0)

/**
 * \brief
 * DQ0 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_DQ0WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ0WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ0WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ0WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_DQ1WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ1WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ1WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ1WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_DQ2WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ2WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ2WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ2WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_DQ3WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ3WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ3WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_DQ3WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR0 . DX8BDLR0_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8BDLR0_DX8BDLR0_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR1
 */
#define VTSS_DDR_PHY_DX8BDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d1)

/**
 * \brief
 * DQ4 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_DQ4WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ4WBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ4WBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ4WBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_DQ5WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ5WBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ5WBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ5WBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_DQ6WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ6WBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ6WBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ6WBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_DQ7WBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ7WBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ7WBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_DQ7WBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR1 . DX8BDLR1_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8BDLR1_DX8BDLR1_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR2
 */
#define VTSS_DDR_PHY_DX8BDLR2                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d2)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR2 . DX8BDLR2_DMWBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR2_DX8BDLR2_DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR2_DX8BDLR2_DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR2_DX8BDLR2_DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR2 . DX8BDLR2_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR2 . DX8BDLR2_DSWBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR2_DX8BDLR2_DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR2_DX8BDLR2_DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR2_DX8BDLR2_DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR2 . DX8BDLR2_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR2 . DX8BDLR2_DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR2_DX8BDLR2_DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR2_DX8BDLR2_DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR2_DX8BDLR2_DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR2 . DX8BDLR2_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX8BDLR2_DX8BDLR2_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR3
 */
#define VTSS_DDR_PHY_DX8BDLR3                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d4)

/**
 * \brief
 * DQ0 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_DQ0RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ0RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ0RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ0RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ1 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_DQ1RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ1RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ1RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ1RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ2 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_DQ2RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ2RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ2RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ2RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ3 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_DQ3RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ3RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ3RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_DQ3RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR3 . DX8BDLR3_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8BDLR3_DX8BDLR3_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR4
 */
#define VTSS_DDR_PHY_DX8BDLR4                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d5)

/**
 * \brief
 * DQ4 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_DQ4RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ4RBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ4RBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ4RBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_DQ5RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ5RBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ5RBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ5RBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQ6 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_DQ6RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ6RBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ6RBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ6RBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_RESERVED_23_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_23_22(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_23_22     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_23_22(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

/**
 * \brief
 * DQ7 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_DQ7RBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ7RBD(x)  VTSS_ENCODE_BITFIELD(x,24,6)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ7RBD     VTSS_ENCODE_BITMASK(24,6)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_DQ7RBD(x)  VTSS_EXTRACT_BITFIELD(x,24,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR4 . DX8BDLR4_RESERVED_31_30
 */
#define  VTSS_F_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_31_30(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_31_30     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_DDR_PHY_DX8BDLR4_DX8BDLR4_RESERVED_31_30(x)  VTSS_EXTRACT_BITFIELD(x,30,2)


/**
 * \brief DX n Bit Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR5
 */
#define VTSS_DDR_PHY_DX8BDLR5                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d6)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR5 . DX8BDLR5_DMRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR5_DX8BDLR5_DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR5_DX8BDLR5_DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR5_DX8BDLR5_DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR5 . DX8BDLR5_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR5 . DX8BDLR5_DSRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR5_DX8BDLR5_DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR5_DX8BDLR5_DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR5_DX8BDLR5_DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR5 . DX8BDLR5_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR5 . DX8BDLR5_DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR5_DX8BDLR5_DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR5_DX8BDLR5_DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR5_DX8BDLR5_DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR5 . DX8BDLR5_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX8BDLR5_DX8BDLR5_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR6
 */
#define VTSS_DDR_PHY_DX8BDLR6                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d8)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR6 . DX8BDLR6_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR6 . DX8BDLR6_PDRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR6_DX8BDLR6_PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR6_DX8BDLR6_PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR6_DX8BDLR6_PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR6 . DX8BDLR6_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR6 . DX8BDLR6_TERBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR6_DX8BDLR6_TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR6_DX8BDLR6_TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR6_DX8BDLR6_TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR6 . DX8BDLR6_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX8BDLR6_DX8BDLR6_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 7
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR7
 */
#define VTSS_DDR_PHY_DX8BDLR7                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3d9)

/**
 * \brief
 * DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR7 . DX8BDLR7_X4DMWBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DMWBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DMWBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DMWBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR7 . DX8BDLR7_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR7 . DX8BDLR7_X4DSWBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSWBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSWBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSWBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR7 . DX8BDLR7_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQS/DQ/DM Write Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR7 . DX8BDLR7_X4DSOEBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSOEBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSOEBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR7_DX8BDLR7_X4DSOEBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR7 . DX8BDLR7_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX8BDLR7_DX8BDLR7_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 8
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR8
 */
#define VTSS_DDR_PHY_DX8BDLR8                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3da)

/**
 * \brief
 * DM Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR8 . DX8BDLR8_X4DMRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DMRBD(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DMRBD     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DMRBD(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR8 . DX8BDLR8_RESERVED_7_6
 */
#define  VTSS_F_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_7_6(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_7_6     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/**
 * \brief
 * DQ5 Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR8 . DX8BDLR8_X4DSRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR8 . DX8BDLR8_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * DQSN Read Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR8 . DX8BDLR8_X4DSNRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSNRBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSNRBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR8_DX8BDLR8_X4DSNRBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR8 . DX8BDLR8_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX8BDLR8_DX8BDLR8_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Bit Delay Line Register 9
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8BDLR9
 */
#define VTSS_DDR_PHY_DX8BDLR9                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3db)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR9 . DX8BDLR9_RESERVED_7_0
 */
#define  VTSS_F_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_7_0(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_7_0     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_7_0(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

/**
 * \brief
 * Power Down Receiver Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR9 . DX8BDLR9_X4PDRBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR9_DX8BDLR9_X4PDRBD(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_DDR_PHY_DX8BDLR9_DX8BDLR9_X4PDRBD     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_DDR_PHY_DX8BDLR9_DX8BDLR9_X4PDRBD(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR9 . DX8BDLR9_RESERVED_15_14
 */
#define  VTSS_F_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_15_14(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_15_14     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_15_14(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/**
 * \brief
 * Termination Enable Bit Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR9 . DX8BDLR9_X4TERBD
 */
#define  VTSS_F_DDR_PHY_DX8BDLR9_DX8BDLR9_X4TERBD(x)  VTSS_ENCODE_BITFIELD(x,16,6)
#define  VTSS_M_DDR_PHY_DX8BDLR9_DX8BDLR9_X4TERBD     VTSS_ENCODE_BITMASK(16,6)
#define  VTSS_X_DDR_PHY_DX8BDLR9_DX8BDLR9_X4TERBD(x)  VTSS_EXTRACT_BITFIELD(x,16,6)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8BDLR9 . DX8BDLR9_RESERVED_31_22
 */
#define  VTSS_F_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_31_22(x)  VTSS_ENCODE_BITFIELD(x,22,10)
#define  VTSS_M_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_31_22     VTSS_ENCODE_BITMASK(22,10)
#define  VTSS_X_DDR_PHY_DX8BDLR9_DX8BDLR9_RESERVED_31_22(x)  VTSS_EXTRACT_BITFIELD(x,22,10)


/**
 * \brief DX n Local Calibrated Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8LCDLR0
 */
#define VTSS_DDR_PHY_DX8LCDLR0               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e0)

/**
 * \brief
 * Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR0 . DX8LCDLR0_WLD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_WLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_WLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_WLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR0 . DX8LCDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Leveling Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR0 . DX8LCDLR0_X4WLD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_X4WLD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_X4WLD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_X4WLD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR0 . DX8LCDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR0_DX8LCDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8LCDLR1
 */
#define VTSS_DDR_PHY_DX8LCDLR1               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e1)

/**
 * \brief
 * Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR1 . DX8LCDLR1_WDQD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_WDQD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_WDQD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_WDQD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR1 . DX8LCDLR1_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Write Data Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR1 . DX8LCDLR1_X4WDQD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_X4WDQD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_X4WDQD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_X4WDQD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR1 . DX8LCDLR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR1_DX8LCDLR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8LCDLR2
 */
#define VTSS_DDR_PHY_DX8LCDLR2               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e2)

/**
 * \brief
 * DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR2 . DX8LCDLR2_DQSGD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_DQSGD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_DQSGD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR2 . DX8LCDLR2_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gating Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR2 . DX8LCDLR2_X4DQSGD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_X4DQSGD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_X4DQSGD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_X4DQSGD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR2 . DX8LCDLR2_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR2_DX8LCDLR2_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8LCDLR3
 */
#define VTSS_DDR_PHY_DX8LCDLR3               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e3)

/**
 * \brief
 * Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR3 . DX8LCDLR3_RDQSD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RDQSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RDQSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR3 . DX8LCDLR3_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQS Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR3 . DX8LCDLR3_X4RDQSD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_X4RDQSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_X4RDQSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_X4RDQSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR3 . DX8LCDLR3_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR3_DX8LCDLR3_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8LCDLR4
 */
#define VTSS_DDR_PHY_DX8LCDLR4               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e4)

/**
 * \brief
 * Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR4 . DX8LCDLR4_RDQSND
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RDQSND(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RDQSND     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR4 . DX8LCDLR4_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 Read DQSN Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR4 . DX8LCDLR4_X4RDQSND
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_X4RDQSND(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_X4RDQSND     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_X4RDQSND(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR4 . DX8LCDLR4_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR4_DX8LCDLR4_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Local Calibrated Delay Line Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8LCDLR5
 */
#define VTSS_DDR_PHY_DX8LCDLR5               VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e5)

/**
 * \brief
 * DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR5 . DX8LCDLR5_DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_DQSGSD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR5 . DX8LCDLR5_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * X4 DQS Gate Status Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR5 . DX8LCDLR5_X4DQSGSD
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_X4DQSGSD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_X4DQSGSD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_X4DQSGSD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8LCDLR5 . DX8LCDLR5_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8LCDLR5_DX8LCDLR5_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8MDLR0
 */
#define VTSS_DDR_PHY_DX8MDLR0                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e8)

/**
 * \brief
 * Initial Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8MDLR0 . DX8MDLR0_IPRD
 */
#define  VTSS_F_DDR_PHY_DX8MDLR0_DX8MDLR0_IPRD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8MDLR0_DX8MDLR0_IPRD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8MDLR0_DX8MDLR0_IPRD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8MDLR0 . DX8MDLR0_RESERVED_15_9
 */
#define  VTSS_F_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_15_9(x)  VTSS_ENCODE_BITFIELD(x,9,7)
#define  VTSS_M_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_15_9     VTSS_ENCODE_BITMASK(9,7)
#define  VTSS_X_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_15_9(x)  VTSS_EXTRACT_BITFIELD(x,9,7)

/**
 * \brief
 * Target Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8MDLR0 . DX8MDLR0_TPRD
 */
#define  VTSS_F_DDR_PHY_DX8MDLR0_DX8MDLR0_TPRD(x)  VTSS_ENCODE_BITFIELD(x,16,9)
#define  VTSS_M_DDR_PHY_DX8MDLR0_DX8MDLR0_TPRD     VTSS_ENCODE_BITMASK(16,9)
#define  VTSS_X_DDR_PHY_DX8MDLR0_DX8MDLR0_TPRD(x)  VTSS_EXTRACT_BITFIELD(x,16,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8MDLR0 . DX8MDLR0_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8MDLR0_DX8MDLR0_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n Master Delay Line Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8MDLR1
 */
#define VTSS_DDR_PHY_DX8MDLR1                VTSS_IOREG(VTSS_TO_DDR_PHY,0x3e9)

/**
 * \brief
 * Master Delay Line Delay.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8MDLR1 . DX8MDLR1_MDLD
 */
#define  VTSS_F_DDR_PHY_DX8MDLR1_DX8MDLR1_MDLD(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_DDR_PHY_DX8MDLR1_DX8MDLR1_MDLD     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_DDR_PHY_DX8MDLR1_DX8MDLR1_MDLD(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8MDLR1 . DX8MDLR1_RESERVED_31_9
 */
#define  VTSS_F_DDR_PHY_DX8MDLR1_DX8MDLR1_RESERVED_31_9(x)  VTSS_ENCODE_BITFIELD(x,9,23)
#define  VTSS_M_DDR_PHY_DX8MDLR1_DX8MDLR1_RESERVED_31_9     VTSS_ENCODE_BITMASK(9,23)
#define  VTSS_X_DDR_PHY_DX8MDLR1_DX8MDLR1_RESERVED_31_9(x)  VTSS_EXTRACT_BITFIELD(x,9,23)


/**
 * \brief DX n General Timing Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GTR0
 */
#define VTSS_DDR_PHY_DX8GTR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f0)

/**
 * \brief
 * DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_DGSL
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_DGSL(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_DGSL     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_DGSL(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_RESERVED_7_5
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_7_5(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_7_5     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_7_5(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/**
 * \brief
 * X4 DQS Gating System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_X4DGSL
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_X4DGSL(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_X4DGSL     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_X4DGSL(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_RESERVED_15_13
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_15_13(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_15_13     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_15_13(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/**
 * \brief
 * Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_WLSL
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_WLSL(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_WLSL     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_WLSL(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * X4 Write Leveling System Latency.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_X4WLSL
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_X4WLSL(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_X4WLSL     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_X4WLSL(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GTR0 . DX8GTR0_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX8GTR0_DX8GTR0_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


/**
 * \brief DX n Rank Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8RSR0
 */
#define VTSS_DDR_PHY_DX8RSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f4)

/**
 * \brief
 * DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR0 . DX8RSR0_QSGERR
 */
#define  VTSS_F_DDR_PHY_DX8RSR0_DX8RSR0_QSGERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX8RSR0_DX8RSR0_QSGERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX8RSR0_DX8RSR0_QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 DQS Gate Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR0 . DX8RSR0_X4QSGERR
 */
#define  VTSS_F_DDR_PHY_DX8RSR0_DX8RSR0_X4QSGERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX8RSR0_DX8RSR0_X4QSGERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX8RSR0_DX8RSR0_X4QSGERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8RSR1
 */
#define VTSS_DDR_PHY_DX8RSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f5)

/**
 * \brief
 * Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR1 . DX8RSR1_RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX8RSR1_DX8RSR1_RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX8RSR1_DX8RSR1_RDLVLERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX8RSR1_DX8RSR1_RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Read Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR1 . DX8RSR1_X4RDLVLERR
 */
#define  VTSS_F_DDR_PHY_DX8RSR1_DX8RSR1_X4RDLVLERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX8RSR1_DX8RSR1_X4RDLVLERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX8RSR1_DX8RSR1_X4RDLVLERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8RSR2
 */
#define VTSS_DDR_PHY_DX8RSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f6)

/**
 * \brief
 * Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR2 . DX8RSR2_WLAWN
 */
#define  VTSS_F_DDR_PHY_DX8RSR2_DX8RSR2_WLAWN(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX8RSR2_DX8RSR2_WLAWN     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX8RSR2_DX8RSR2_WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR2 . DX8RSR2_X4WLAWN
 */
#define  VTSS_F_DDR_PHY_DX8RSR2_DX8RSR2_X4WLAWN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX8RSR2_DX8RSR2_X4WLAWN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX8RSR2_DX8RSR2_X4WLAWN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n Rank Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8RSR3
 */
#define VTSS_DDR_PHY_DX8RSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f7)

/**
 * \brief
 * Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR3 . DX8RSR3_WLAERR
 */
#define  VTSS_F_DDR_PHY_DX8RSR3_DX8RSR3_WLAERR(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_DDR_PHY_DX8RSR3_DX8RSR3_WLAERR     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_DDR_PHY_DX8RSR3_DX8RSR3_WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * \brief
 * X4 Write Leveling Adjustment Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8RSR3 . DX8RSR3_X4WLAERR
 */
#define  VTSS_F_DDR_PHY_DX8RSR3_DX8RSR3_X4WLAERR(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_DDR_PHY_DX8RSR3_DX8RSR3_X4WLAERR     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_DDR_PHY_DX8RSR3_DX8RSR3_X4WLAERR(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/**
 * \brief DX n General Status Register 0
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR0
 */
#define VTSS_DDR_PHY_DX8GSR0                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f8)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WLCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WLDONE
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WLERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WLPRD
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX8 PLL Lock.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WLWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_WLDQ
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR0 . DX8GSR0_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX8GSR0_DX8GSR0_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 1
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR1
 */
#define VTSS_DDR_PHY_DX8GSR1                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3f9)

/**
 * \brief
 * Delay Line Test Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR1 . DX8GSR1_DLTDONE
 */
#define  VTSS_F_DDR_PHY_DX8GSR1_DX8GSR1_DLTDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX8GSR1_DX8GSR1_DLTDONE  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX8GSR1_DX8GSR1_DLTDONE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Delay Line Test Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR1 . DX8GSR1_DLTCODE
 */
#define  VTSS_F_DDR_PHY_DX8GSR1_DX8GSR1_DLTCODE(x)  VTSS_ENCODE_BITFIELD(x,1,24)
#define  VTSS_M_DDR_PHY_DX8GSR1_DX8GSR1_DLTCODE     VTSS_ENCODE_BITMASK(1,24)
#define  VTSS_X_DDR_PHY_DX8GSR1_DX8GSR1_DLTCODE(x)  VTSS_EXTRACT_BITFIELD(x,1,24)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR1 . DX8GSR1_RESERVED_31_25
 */
#define  VTSS_F_DDR_PHY_DX8GSR1_DX8GSR1_RESERVED_31_25(x)  VTSS_ENCODE_BITFIELD(x,25,7)
#define  VTSS_M_DDR_PHY_DX8GSR1_DX8GSR1_RESERVED_31_25     VTSS_ENCODE_BITMASK(25,7)
#define  VTSS_X_DDR_PHY_DX8GSR1_DX8GSR1_RESERVED_31_25(x)  VTSS_EXTRACT_BITFIELD(x,25,7)


/**
 * \brief DX n General Status Register 2
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR2
 */
#define VTSS_DDR_PHY_DX8GSR2                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3fa)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_RDERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_RDWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_WDERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_WDWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_REERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_REWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_WEERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_WEWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * DB DQ Capture.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_DBDQ
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_DBDQ(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_DBDQ     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_DBDQ(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_SRDERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR2 . DX8GSR2_GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX8GSR2_DX8GSR2_GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 3
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR3
 */
#define VTSS_DDR_PHY_DX8GSR3                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3fb)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_SRDPC
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_SRDPC(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_SRDPC     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_RESERVED_7_2
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_7_2(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_7_2     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_7_2(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_HVERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_HVWRN
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_DVERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_DVWRN
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * VREF Training Error Status Code.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_ESTAT
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_ESTAT(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_ESTAT     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR3 . DX8GSR3_RESERVED_31_27
 */
#define  VTSS_F_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_31_27(x)  VTSS_ENCODE_BITFIELD(x,27,5)
#define  VTSS_M_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_31_27     VTSS_ENCODE_BITMASK(27,5)
#define  VTSS_X_DDR_PHY_DX8GSR3_DX8GSR3_RESERVED_31_27(x)  VTSS_EXTRACT_BITFIELD(x,27,5)


/**
 * \brief DX n General Status Register 4
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR4
 */
#define VTSS_DDR_PHY_DX8GSR4                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3fc)

/**
 * \brief
 * Write DQ Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WDQCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WDQCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WDQCAL  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WDQCAL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read DQS Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4RDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSCAL  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Read DQS# Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4RDQSNCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSNCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSNCAL  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4RDQSNCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Read DQS gating Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4GDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSCAL  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Write Leveling Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WLCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLCAL  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLCAL(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Write Leveling Done.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WLDONE
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDONE(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDONE  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDONE(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Leveling Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WLERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Leveling Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WLPRD
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLPRD(x)  VTSS_ENCODE_BITFIELD(x,7,9)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLPRD     VTSS_ENCODE_BITMASK(7,9)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLPRD(x)  VTSS_EXTRACT_BITFIELD(x,7,9)

/**
 * \brief
 * DATX PLL Lock..
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4DPLOCK
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4DPLOCK(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4DPLOCK  VTSS_BIT(16)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4DPLOCK(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/**
 * \brief
 * Read DQS gating Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4GDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,17,9)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSPRD     VTSS_ENCODE_BITMASK(17,9)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4GDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,17,9)

/**
 * \brief
 * Write Leveling Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WLWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLWN(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLWN  VTSS_BIT(26)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLWN(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_RESERVED_29_27
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_29_27(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_29_27     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_29_27(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/**
 * \brief
 * Write Leveling DQ Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_X4WLDQ
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDQ(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDQ  VTSS_BIT(30)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_X4WLDQ(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR4 . DX8GSR4_RESERVED_31
 */
#define  VTSS_F_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_31(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_31  VTSS_BIT(31)
#define  VTSS_X_DDR_PHY_DX8GSR4_DX8GSR4_RESERVED_31(x)  VTSS_EXTRACT_BITFIELD(x,31,1)


/**
 * \brief DX n General Status Register 5
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR5
 */
#define VTSS_DDR_PHY_DX8GSR5                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3fd)

/**
 * \brief
 * Read Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4RDERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4RDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4RDERR  VTSS_BIT(0)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4RDERR(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * \brief
 * Read Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4RDWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4RDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4RDWN  VTSS_BIT(1)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4RDWN(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/**
 * \brief
 * Write Bit Deskew Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4WDERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WDERR  VTSS_BIT(2)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WDERR(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/**
 * \brief
 * Write Bit Deskew Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4WDWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WDWN(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WDWN  VTSS_BIT(3)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WDWN(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/**
 * \brief
 * Read Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4REERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4REERR(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4REERR  VTSS_BIT(4)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4REERR(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/**
 * \brief
 * Read Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4REWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4REWN(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4REWN  VTSS_BIT(5)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4REWN(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/**
 * \brief
 * Write Eye Centering Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4WEERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WEERR(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WEERR  VTSS_BIT(6)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WEERR(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/**
 * \brief
 * Write Eye Centering Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4WEWN
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4WEWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4WEWN  VTSS_BIT(7)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4WEWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/**
 * \brief
 * Error Status.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4ESTAT
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4ESTAT(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4ESTAT     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4ESTAT(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_RESERVED_19_12
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_19_12(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_19_12     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_19_12(x)  VTSS_EXTRACT_BITFIELD(x,12,8)

/**
 * \brief
 * Static Read Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4SRDERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4SRDERR(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4SRDERR  VTSS_BIT(20)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4SRDERR(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_RESERVED_21
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_21(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_21  VTSS_BIT(21)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_RESERVED_21(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/**
 * \brief
 * Read DQS Gating Status Calibration.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4GSDQSCAL
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSCAL(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSCAL  VTSS_BIT(22)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSCAL(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/**
 * \brief
 * Read DQS gating Status Period.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR5 . DX8GSR5_X4GSDQSPRD
 */
#define  VTSS_F_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSPRD(x)  VTSS_ENCODE_BITFIELD(x,23,9)
#define  VTSS_M_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSPRD     VTSS_ENCODE_BITMASK(23,9)
#define  VTSS_X_DDR_PHY_DX8GSR5_DX8GSR5_X4GSDQSPRD(x)  VTSS_EXTRACT_BITFIELD(x,23,9)


/**
 * \brief DX n General Status Register 6
 *
 * \details
 * Register: \a DDR_PHY:DWC_DDRPHY_PUB:DX8GSR6
 */
#define VTSS_DDR_PHY_DX8GSR6                 VTSS_IOREG(VTSS_TO_DDR_PHY,0x3fe)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_RESERVED_1_0
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_1_0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_1_0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_1_0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

/**
 * \brief
 * Static Read Delay Pass Count.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_X4SRDPC
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_X4SRDPC(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_X4SRDPC     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_X4SRDPC(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_RESERVED_7_4
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_7_4(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_7_4     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_7_4(x)  VTSS_EXTRACT_BITFIELD(x,4,4)

/**
 * \brief
 * Host VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_X4HVERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_X4HVERR(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_X4HVERR     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_X4HVERR(x)  VTSS_EXTRACT_BITFIELD(x,8,4)

/**
 * \brief
 * Host VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_X4HVWRN
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_X4HVWRN(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_X4HVWRN     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_X4HVWRN(x)  VTSS_EXTRACT_BITFIELD(x,12,4)

/**
 * \brief
 * DRAM VREF Training Error.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_X4DVERR
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_X4DVERR(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_X4DVERR     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_X4DVERR(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/**
 * \brief
 * DRAM VREF Training Warning.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_X4DVWRN
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_X4DVWRN(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_X4DVWRN     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_X4DVWRN(x)  VTSS_EXTRACT_BITFIELD(x,20,4)

/**
 * \brief
 * Reserved for future use.
 *
 * \details
 * Field: ::VTSS_DDR_PHY_DX8GSR6 . DX8GSR6_RESERVED_31_24
 */
#define  VTSS_F_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_31_24(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_31_24     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_DDR_PHY_DX8GSR6_DX8GSR6_RESERVED_31_24(x)  VTSS_EXTRACT_BITFIELD(x,24,8)


#endif /* _VTSS_LAGUNA_REGS_DDR_PHY_H_ */
