read_lib library.lib
read_bench design_in.bench
map
write_verilog design_out.v
