<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element alt_vip_cl_scl_0
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element alt_vip_clip_0
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\pc\\DE1SOC_ControlPanel}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element alt_vip_cpr_0
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\pc\\DE1SOC_ControlPanel}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element alt_vip_cpr_1
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element alt_vip_cpr_2
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element alt_vip_crs_0
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\pc\\DE1SOC_ControlPanel}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element alt_vip_csc_0
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\pc\\DE1SOC_ControlPanel}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element alt_vip_cti_0
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element alt_vip_dil_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\pc\\DE1SOC_ControlPanel}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element alt_vip_itc_0
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element alt_vip_mix_0
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\DE1_SOC_ControlPanel}";
         type = "String";
      }
   }
   element alt_vip_vfb_0
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn2\\DE1_SoC\\pc\\DE1SOC_ControlPanel}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element alt_vip_vfr_0
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element audio
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "96";
         type = "String";
      }
   }
   element audio.avalon_slave
   {
      datum baseAddress
      {
         value = "64";
         type = "String";
      }
   }
   element alt_vip_vfr_0.avalon_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "256";
         type = "String";
      }
   }
   element seg7.avalon_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65632";
         type = "String";
      }
   }
   element ir_rx.avalon_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "66048";
         type = "String";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element clock_crossing_io_slow
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element alt_vip_mix_0.control
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65792";
         type = "String";
      }
   }
   element alt_vip_cti_0.control
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65664";
         type = "String";
      }
   }
   element sysid.control_slave
   {
      datum baseAddress
      {
         value = "96";
         type = "String";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element hps_0.f2h_axi_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element hps_0
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element i2c_scl
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element i2c_sda
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element ir_rx
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element cpu.jtag_debug_module
   {
      datum baseAddress
      {
         value = "4096";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element key
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element ledr
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element mm_clock_crossing_bridge_1
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element onchip_memory2
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pll_sys.outclk0
   {
      datum _clockDomain
      {
         value = "altpll_sys";
         type = "String";
      }
   }
   element pll_sys.outclk1
   {
      datum _clockDomain
      {
         value = "altpll_sdram";
         type = "String";
      }
   }
   element pll_sys.outclk2
   {
      datum _clockDomain
      {
         value = "altpll_io_low";
         type = "String";
      }
   }
   element pll_sys.outclk3
   {
      datum _clockDomain
      {
         value = "altpll_vga";
         type = "String";
      }
   }
   element pll_sys.outclk4
   {
      datum _clockDomain
      {
         value = "altpll_io";
         type = "String";
      }
   }
   element pll_audio
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element pll_sys
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element mm_clock_crossing_bridge_1.s0
   {
      datum baseAddress
      {
         value = "16777216";
         type = "String";
      }
   }
   element clock_crossing_io_slow.s0
   {
      datum baseAddress
      {
         value = "50331648";
         type = "String";
      }
   }
   element timer_stamp.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element key.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65552";
         type = "String";
      }
   }
   element sdram.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element i2c_scl.s1
   {
      datum baseAddress
      {
         value = "80";
         type = "String";
      }
   }
   element uart.s1
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element i2c_sda.s1
   {
      datum baseAddress
      {
         value = "64";
         type = "String";
      }
   }
   element td_status.s1
   {
      datum baseAddress
      {
         value = "48";
         type = "String";
      }
   }
   element ledr.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element sw.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65600";
         type = "String";
      }
   }
   element td_reset_n.s1
   {
      datum baseAddress
      {
         value = "32";
         type = "String";
      }
   }
   element onchip_memory2.s1
   {
      datum baseAddress
      {
         value = "524288";
         type = "String";
      }
   }
   element timer.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sdram
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element seg7
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element spi_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element spi_0.spi_control_port
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element sw
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element td_reset_n
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element td_status
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element timer_stamp
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element uart
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="3" />
 <parameter name="projectName">DE1_SOC_golden_top.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="i2c_scl_external_connection"
   internal="i2c_scl.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_i2c_scl" internal="out_port" />
 </interface>
 <interface
   name="i2c_sda_external_connection"
   internal="i2c_sda.external_connection"
   type="conduit"
   dir="end">
  <port name="bidir_port_to_and_from_the_i2c_sda" internal="bidir_port" />
 </interface>
 <interface
   name="td_reset_n_external_connection"
   internal="td_reset_n.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_td_reset_n" internal="out_port" />
 </interface>
 <interface name="clk_50_clk_in" internal="clk_50.clk_in" type="clock" dir="end">
  <port name="clk_50" internal="in_clk" />
 </interface>
 <interface
   name="td_status_external_connection"
   internal="td_status.external_connection"
   type="conduit"
   dir="end">
  <port name="in_port_to_the_td_status" internal="in_port" />
 </interface>
 <interface
   name="clk_50_clk_in_reset"
   internal="clk_50.clk_in_reset"
   type="reset"
   dir="end">
  <port name="reset_n" internal="reset_n" />
 </interface>
 <interface
   name="alt_vip_cti_0_clocked_video"
   internal="alt_vip_cti_0.clocked_video"
   type="conduit"
   dir="end">
  <port name="vid_clk_to_the_alt_vip_cti_0" internal="vid_clk" />
  <port name="vid_data_to_the_alt_vip_cti_0" internal="vid_data" />
  <port name="overflow_from_the_alt_vip_cti_0" internal="overflow" />
  <port name="vid_datavalid_to_the_alt_vip_cti_0" internal="vid_datavalid" />
  <port name="vid_locked_to_the_alt_vip_cti_0" internal="vid_locked" />
 </interface>
 <interface name="sdram_wire" internal="sdram.wire" type="conduit" dir="end">
  <port name="zs_addr_from_the_sdram" internal="zs_addr" />
  <port name="zs_ba_from_the_sdram" internal="zs_ba" />
  <port name="zs_cas_n_from_the_sdram" internal="zs_cas_n" />
  <port name="zs_cke_from_the_sdram" internal="zs_cke" />
  <port name="zs_cs_n_from_the_sdram" internal="zs_cs_n" />
  <port name="zs_dq_to_and_from_the_sdram" internal="zs_dq" />
  <port name="zs_dqm_from_the_sdram" internal="zs_dqm" />
  <port name="zs_ras_n_from_the_sdram" internal="zs_ras_n" />
  <port name="zs_we_n_from_the_sdram" internal="zs_we_n" />
 </interface>
 <interface
   name="pll_0_locked"
   internal="pll_sys.locked"
   type="conduit"
   dir="end" />
 <interface name="clk_sdram" internal="pll_sys.outclk1" type="clock" dir="start" />
 <interface name="clk_vga" internal="pll_sys.outclk3" type="clock" dir="start" />
 <interface
   name="seg7_conduit_end"
   internal="seg7.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="ledr_external_connection"
   internal="ledr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="key_external_connection"
   internal="key.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sw_external_connection"
   internal="sw.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="spi_0_external"
   internal="spi_0.external"
   type="conduit"
   dir="end" />
 <interface
   name="audio_conduit_end"
   internal="audio.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="uart_external_connection"
   internal="uart.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pll_audio_locked"
   internal="pll_audio.locked"
   type="conduit"
   dir="end" />
 <interface name="memory" internal="hps_0.memory" type="conduit" dir="end" />
 <interface name="hps_io" internal="hps_0.hps_io" type="conduit" dir="end" />
 <interface
   name="hps_0_h2f_reset"
   internal="hps_0.h2f_reset"
   type="reset"
   dir="start" />
 <interface
   name="alt_vip_itc_0_clocked_video"
   internal="alt_vip_itc_0.clocked_video"
   type="conduit"
   dir="end" />
 <interface
   name="ir_rx_conduit_end"
   internal="ir_rx.conduit_end"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.1" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_avalon_timer" version="13.1" enabled="1" name="timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="10000000" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="onchip_memory2">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_memory2" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="160000" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory2</parameter>
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="13.1"
   enabled="1"
   name="sdram">
  <parameter name="TAC" value="5.5" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="columnWidth" value="10" />
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model" value="custom" />
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="rowWidth" value="13" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="clockRate" value="130000000" />
  <parameter name="componentName" value="$${FILENAME}_sdram" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="i2c_scl">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="i2c_sda">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.1"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="alt_vip_cti" version="13.1" enabled="1" name="alt_vip_cti_0">
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="BPS" value="8" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="2" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="0" />
  <parameter name="SYNC_TO" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="1" />
  <parameter name="ADD_DATA_ENABLE_SIGNAL" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_STD" value="0" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="GENERATE_ANC" value="0" />
  <parameter name="INTERLACED" value="1" />
  <parameter name="H_ACTIVE_PIXELS_F0" value="720" />
  <parameter name="V_ACTIVE_LINES_F0" value="288" />
  <parameter name="V_ACTIVE_LINES_F1" value="288" />
  <parameter name="FIFO_DEPTH" value="1440" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="USE_CONTROL" value="1" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AUTO_IS_CLK_RST_CLOCK_RATE" value="130000000" />
 </module>
 <module kind="alt_vip_cpr" version="13.1" enabled="1" name="alt_vip_cpr_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DIN1_ENABLED" value="0" />
  <parameter name="DOUT1_SYMBOLS_PER_BEAT" value="0" />
  <parameter name="DOUT0_SYMBOLS_PER_BEAT" value="2" />
  <parameter name="DOUT1_ENABLED" value="0" />
  <parameter name="PARAMETERISATION"><![CDATA[<colourPatternRearrangerParams><CPR_NAME>Color Plane Sequencer</CPR_NAME><CPR_BPS>8</CPR_BPS><CPR_PORTS><INPUT_PORT><NAME>din0</NAME><STREAMING_DESCRIPTOR>[C,Y]</STREAMING_DESCRIPTOR><ENABLED>true</ENABLED></INPUT_PORT><INPUT_PORT><NAME>din1</NAME><STREAMING_DESCRIPTOR>[Channel]</STREAMING_DESCRIPTOR><ENABLED>false</ENABLED></INPUT_PORT><OUTPUT_PORT><NAME>dout0</NAME><STREAMING_DESCRIPTOR>[C:Y]</STREAMING_DESCRIPTOR><ENABLED>true</ENABLED><NON_IMAGE_PACKET_SOURCE>din0</NON_IMAGE_PACKET_SOURCE><HALVE_WIDTH>false</HALVE_WIDTH></OUTPUT_PORT><OUTPUT_PORT><NAME>dout1</NAME><STREAMING_DESCRIPTOR>[Channel]</STREAMING_DESCRIPTOR><ENABLED>false</ENABLED><NON_IMAGE_PACKET_SOURCE>din0</NON_IMAGE_PACKET_SOURCE><HALVE_WIDTH>false</HALVE_WIDTH></OUTPUT_PORT></CPR_PORTS><CPR_INPUT_2_PIXELS>false</CPR_INPUT_2_PIXELS></colourPatternRearrangerParams>]]></parameter>
  <parameter name="DIN0_SYMBOLS_PER_BEAT" value="1" />
  <parameter name="DIN1_SYMBOLS_PER_BEAT" value="0" />
 </module>
 <module kind="alt_vip_dil" version="13.1" enabled="1" name="alt_vip_dil_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="READ_MASTERS_REQUIRED" value="0" />
  <parameter name="WRITE_MASTERS_REQUIRED" value="0" />
  <parameter name="PARAMETERISATION"><![CDATA[<deinterlacerParams><DIL_NAME>my_deinterlacing_core</DIL_NAME><DIL_MAX_WIDTH>720</DIL_MAX_WIDTH><DIL_MAX_HEIGHT>576</DIL_MAX_HEIGHT><DIL_CHANNELS_IN_SEQ>1</DIL_CHANNELS_IN_SEQ><DIL_CHANNELS_IN_PAR>2</DIL_CHANNELS_IN_PAR><DIL_BPS>8</DIL_BPS><DIL_METHOD>DEINTERLACING_BOB_SCANLINE_INTERPOLATION</DIL_METHOD><DIL_FRAMEBUFFERS_ADDR>00</DIL_FRAMEBUFFERS_ADDR><DIL_PRODUCE_FIELDS>DEINTERLACING_F0</DIL_PRODUCE_FIELDS><DIL_BUFFER_AS_THOUGH>DEINTERLACING_NO_BUFFERING</DIL_BUFFER_AS_THOUGH><DIL_DEFAULT_INITIAL_FIELD>FIELD_F0_FIRST</DIL_DEFAULT_INITIAL_FIELD><DIL_MASTER_PORT_WIDTH>64</DIL_MASTER_PORT_WIDTH><DIL_MEM_MASTERS_USE_SEPARATE_CLOCK>0</DIL_MEM_MASTERS_USE_SEPARATE_CLOCK><DIL_EDGE_DEPENDENT_INTERPOLATION>1</DIL_EDGE_DEPENDENT_INTERPOLATION><DIL_MOTION_BLEED>0</DIL_MOTION_BLEED><DIL_RDATA_FIFO_DEPTH>64</DIL_RDATA_FIFO_DEPTH><DIL_RDATA_BURST_TARGET>32</DIL_RDATA_BURST_TARGET><DIL_WDATA_FIFO_DEPTH>64</DIL_WDATA_FIFO_DEPTH><DIL_WDATA_BURST_TARGET>32</DIL_WDATA_BURST_TARGET><DIL_MAX_NUMBER_PACKETS>1</DIL_MAX_NUMBER_PACKETS><DIL_MAX_SYMBOLS_IN_PACKET>10</DIL_MAX_SYMBOLS_IN_PACKET><DIL_MA_RUNTIME_CTRL>0</DIL_MA_RUNTIME_CTRL><DIL_PROPAGATE_PROGRESSIVE>false</DIL_PROPAGATE_PROGRESSIVE><DIL_CONTROLLED_DROP_REPEAT>0</DIL_CONTROLLED_DROP_REPEAT><DIL_MA_422>0</DIL_MA_422><DIL_BURST_ALIGNMENT>0</DIL_BURST_ALIGNMENT></deinterlacerParams>]]></parameter>
  <parameter name="MOTION_MASTERS_REQUIRED" value="0" />
 </module>
 <module kind="alt_vip_crs" version="13.1" enabled="1" name="alt_vip_crs_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="OUT_CHANNELS_IN_PAR" value="3" />
  <parameter name="IN_CHANNELS_IN_PAR" value="2" />
  <parameter name="PARAMETERISATION"><![CDATA[<chromaResamplerParams><CRS_NAME>chroma_resampler</CRS_NAME><CRS_BPS>8</CRS_BPS><CRS_WIDTH>720</CRS_WIDTH><CRS_HEIGHT>576</CRS_HEIGHT><CRS_PARALLEL_MODE>true</CRS_PARALLEL_MODE><CRS_RESAMPLING><FORMAT><IN>422</IN><OUT>444</OUT></FORMAT><COSITING><V>true</V><H>true</H></COSITING></CRS_RESAMPLING><CRS_ALGORITHM><V><NAME>INTERPOLATION_1D_NEAREST_NEIGHBOUR</NAME><LUMA_ADAPTIVE>false</LUMA_ADAPTIVE></V><H><NAME>INTERPOLATION_1D_FULL_FILTERING</NAME><LUMA_ADAPTIVE>false</LUMA_ADAPTIVE></H></CRS_ALGORITHM></chromaResamplerParams>]]></parameter>
 </module>
 <module kind="alt_vip_csc" version="13.1" enabled="1" name="alt_vip_csc_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARAMETERISATION"><![CDATA[<cscParams> <CSC_NAME>a_csc</CSC_NAME> <CSC_CHANNELS_IN_SEQ>1</CSC_CHANNELS_IN_SEQ>  <CSC_CHANNELS_IN_PAR>3</CSC_CHANNELS_IN_PAR>  <CSC_INPUT_OUTPUT_DATATYPES>   <IODT_INPUT_BPS>8</IODT_INPUT_BPS>   <IODT_OUTPUT_BPS>8</IODT_OUTPUT_BPS>   <IODT_INPUT_DATA_TYPE>DATA_TYPE_UNSIGNED</IODT_INPUT_DATA_TYPE>   <IODT_OUTPUT_DATA_TYPE>DATA_TYPE_UNSIGNED</IODT_OUTPUT_DATA_TYPE>   <IODT_USE_INPUT_GUARD_BANDS>true</IODT_USE_INPUT_GUARD_BANDS>   <IODT_INPUT_GUARD_MIN>16</IODT_INPUT_GUARD_MIN>   <IODT_INPUT_GUARD_MAX>240</IODT_INPUT_GUARD_MAX>   <IODT_USE_OUTPUT_GUARD_BANDS>false</IODT_USE_OUTPUT_GUARD_BANDS>   <IODT_OUTPUT_GUARD_MIN>0</IODT_OUTPUT_GUARD_MIN>   <IODT_OUTPUT_GUARD_MAX>255</IODT_OUTPUT_GUARD_MAX>  </CSC_INPUT_OUTPUT_DATATYPES>  <CSC_PREDEFINED_CONVERSION>SDTV_YCBCR_TO_CRGB</CSC_PREDEFINED_CONVERSION>  <CSC_COEFFICIENTS><row><mult>2.018</mult><mult>0.0</mult><mult>1.164</mult><add>-276.928</add></row><row><mult>-0.391</mult><mult>-0.813</mult><mult>1.164</mult><add>135.488</add></row><row><mult>0.0</mult><mult>1.596</mult><mult>1.164</mult><add>-222.912</add></row></CSC_COEFFICIENTS>  <CSC_COEFF_PRECISION>   <CPC_INTEGER_BITS>2</CPC_INTEGER_BITS>   <CPC_FRACTION_BITS>8</CPC_FRACTION_BITS>   <CPC_COEFFS_SIGNED>true</CPC_COEFFS_SIGNED>  </CSC_COEFF_PRECISION>  <CSC_SUMM_PRECISION>   <CPC_INTEGER_BITS>9</CPC_INTEGER_BITS>   <CPC_FRACTION_BITS>8</CPC_FRACTION_BITS>   <CPC_COEFFS_SIGNED>true</CPC_COEFFS_SIGNED>  </CSC_SUMM_PRECISION>  <CSC_OUTPUT_CONVERSION>   <ODTC_SCALE>0</ODTC_SCALE>   <ODTC_FIXEDPOINT_TO_INTEGER>FRACTION_BITS_ROUND_HALF_UP</ODTC_FIXEDPOINT_TO_INTEGER>   <ODTC_CONVERT_SIGNED_TO_UNSIGNED>CONVERT_TO_UNSIGNED_SATURATE</ODTC_CONVERT_SIGNED_TO_UNSIGNED>  </CSC_OUTPUT_CONVERSION> <CSC_RUNTIME_COEFFICIENTS>false</CSC_RUNTIME_COEFFICIENTS> </cscParams>]]></parameter>
 </module>
 <module kind="alt_vip_clip" version="13.1" enabled="1" name="alt_vip_clip_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARAMETERISATION"><![CDATA[<clipperParams><CLIP_NAME>clipper</CLIP_NAME><CLIP_BPS>8</CLIP_BPS><CLIP_CHANNELS_IN_SEQ>1</CLIP_CHANNELS_IN_SEQ><CLIP_CHANNELS_IN_PAR>3</CLIP_CHANNELS_IN_PAR><CLIP_WIDTH>720</CLIP_WIDTH><CLIP_HEIGHT>576</CLIP_HEIGHT><CLIP_RUNTIME_CONTROL>false</CLIP_RUNTIME_CONTROL><CLIP_OFFSETS_NOT_RECTANGLE>false</CLIP_OFFSETS_NOT_RECTANGLE><CLIP_LEFT_OFFSET>40</CLIP_LEFT_OFFSET><CLIP_RIGHT_OFFSET>640</CLIP_RIGHT_OFFSET><CLIP_TOP_OFFSET>24</CLIP_TOP_OFFSET><CLIP_BOTTOM_OFFSET>480</CLIP_BOTTOM_OFFSET></clipperParams>]]></parameter>
 </module>
 <module kind="alt_vip_vfb" version="13.1" enabled="1" name="alt_vip_vfb_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARAMETERISATION"><![CDATA[<frameBufferParams><VFB_NAME>MyFrameBuffer</VFB_NAME><VFB_MAX_WIDTH>270</VFB_MAX_WIDTH><VFB_MAX_HEIGHT>200</VFB_MAX_HEIGHT><VFB_BPS>8</VFB_BPS><VFB_CHANNELS_IN_SEQ>1</VFB_CHANNELS_IN_SEQ><VFB_CHANNELS_IN_PAR>3</VFB_CHANNELS_IN_PAR><VFB_WRITER_RUNTIME_CONTROL>0</VFB_WRITER_RUNTIME_CONTROL><VFB_DROP_FRAMES>1</VFB_DROP_FRAMES><VFB_READER_RUNTIME_CONTROL>0</VFB_READER_RUNTIME_CONTROL><VFB_REPEAT_FRAMES>1</VFB_REPEAT_FRAMES><VFB_FRAMEBUFFERS_ADDR>00000000</VFB_FRAMEBUFFERS_ADDR><VFB_MEM_PORT_WIDTH>32</VFB_MEM_PORT_WIDTH><VFB_MEM_MASTERS_USE_SEPARATE_CLOCK>0</VFB_MEM_MASTERS_USE_SEPARATE_CLOCK><VFB_RDATA_FIFO_DEPTH>256</VFB_RDATA_FIFO_DEPTH><VFB_RDATA_BURST_TARGET>4</VFB_RDATA_BURST_TARGET><VFB_WDATA_FIFO_DEPTH>256</VFB_WDATA_FIFO_DEPTH><VFB_WDATA_BURST_TARGET>4</VFB_WDATA_BURST_TARGET><VFB_MAX_NUMBER_PACKETS>1</VFB_MAX_NUMBER_PACKETS><VFB_MAX_SYMBOLS_IN_PACKET>10</VFB_MAX_SYMBOLS_IN_PACKET><VFB_INTERLACED_SUPPORT>0</VFB_INTERLACED_SUPPORT><VFB_CONTROLLED_DROP_REPEAT>0</VFB_CONTROLLED_DROP_REPEAT><VFB_BURST_ALIGNMENT>0</VFB_BURST_ALIGNMENT><VFB_DROP_INVALID_FIELDS>0</VFB_DROP_INVALID_FIELDS></frameBufferParams>]]></parameter>
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="td_status">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="td_reset_n">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.1"
   enabled="1"
   name="clock_crossing_io_slow">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="9" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="32" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="256" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="130000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
 </module>
 <module kind="altera_nios2_qsys" version="13.1" enabled="1" name="cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="onchip_memory2.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="exceptionSlave" value="onchip_memory2.s1" />
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="20" />
  <parameter name="dataAddrWidth" value="26" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu.jtag_debug_module' start='0x1000' end='0x1800' /><slave name='onchip_memory2.s1' start='0x80000' end='0xA7100' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='timer_stamp.s1' start='0x0' end='0x20' /><slave name='uart.s1' start='0x20' end='0x40' /><slave name='audio.avalon_slave' start='0x40' end='0x60' /><slave name='jtag_uart.avalon_jtag_slave' start='0x60' end='0x68' /><slave name='cpu.jtag_debug_module' start='0x1000' end='0x1800' /><slave name='alt_vip_cti_0.control' start='0x10080' end='0x100C0' /><slave name='alt_vip_mix_0.control' start='0x10100' end='0x10200' /><slave name='onchip_memory2.s1' start='0x80000' end='0xA7100' /><slave name='spi_0.spi_control_port' start='0x1000000' end='0x1000020' /><slave name='timer.s1' start='0x3000000' end='0x3000020' /><slave name='td_reset_n.s1' start='0x3000020' end='0x3000030' /><slave name='td_status.s1' start='0x3000030' end='0x3000040' /><slave name='i2c_sda.s1' start='0x3000040' end='0x3000050' /><slave name='i2c_scl.s1' start='0x3000050' end='0x3000060' /><slave name='sysid.control_slave' start='0x3000060' end='0x3000068' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="130000000" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="internalIrqMaskSystemInfo" value="403" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 1 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="13.1"
   enabled="1"
   name="sysid">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
 </module>
 <module
   kind="alt_vip_cl_scl"
   version="13.1"
   enabled="1"
   name="alt_vip_cl_scl_0">
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="SYMBOLS_IN_PAR" value="3" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="IS_422" value="0" />
  <parameter name="NO_BLANKING" value="1" />
  <parameter name="MAX_IN_WIDTH" value="640" />
  <parameter name="MAX_IN_HEIGHT" value="480" />
  <parameter name="MAX_OUT_WIDTH" value="270" />
  <parameter name="MAX_OUT_HEIGHT" value="200" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="ALWAYS_DOWNSCALE" value="1" />
  <parameter name="ALGORITHM_NAME" value="POLYPHASE" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="DEFAULT_UPPER_BLUR" value="15" />
  <parameter name="DEFAULT_LOWER_BLUR" value="0" />
  <parameter name="ENABLE_FIR" value="0" />
  <parameter name="ARE_IDENTICAL" value="1" />
  <parameter name="V_TAPS" value="8" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="H_TAPS" value="8" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="V_SIGNED" value="1" />
  <parameter name="V_INTEGER_BITS" value="1" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="H_SIGNED" value="1" />
  <parameter name="H_INTEGER_BITS" value="1" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="PRESERVE_BITS" value="0" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="V_COEFF_FILE"><![CDATA[<enter file name (including full path)>]]></parameter>
  <parameter name="H_BANKS" value="1" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="H_COEFF_FILE"><![CDATA[<enter file name (including full path)>]]></parameter>
  <parameter name="IS_420" value="0" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_RATE" value="130000000" />
  <parameter name="AUTO_MAIN_CLOCK_CLOCK_DOMAIN" value="8" />
  <parameter name="AUTO_MAIN_CLOCK_RESET_DOMAIN" value="8" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
 </module>
 <module kind="altera_pll" version="13.1" enabled="1" name="pll_sys">
  <parameter name="debug_print_output" value="false" />
  <parameter name="debug_use_rbc_taf_method" value="false" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="device" value="5CSEMA5F31C6" />
  <parameter name="gui_device_speed_grade" value="8" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="gui_operation_mode" value="normal" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_number_of_clocks" value="5" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_output_clock_frequency0" value="130.0" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="gui_output_clock_frequency1" value="130.0" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_ps_units1" value="degrees" />
  <parameter name="gui_phase_shift1" value="7500" />
  <parameter name="gui_phase_shift_deg1" value="-90.0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="gui_output_clock_frequency2" value="10.0" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="gui_output_clock_frequency3" value="65.0" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="gui_output_clock_frequency4" value="40.0" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_en_lvds_ports" value="false" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_switchover_mode">Automatic Switchover</parameter>
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_cascading_mode">Create an adjpllin signal to connect with an upstream PLL</parameter>
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="SEG7_IF" version="1.0" enabled="1" name="seg7">
  <parameter name="SEG7_NUM" value="6" />
  <parameter name="ADDR_WIDTH" value="3" />
  <parameter name="DEFAULT_ACTIVE" value="1" />
  <parameter name="LOW_ACTIVE" value="1" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="10000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="sw">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="key">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="ledr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="10000000" />
 </module>
 <module kind="altera_avalon_spi" version="13.1" enabled="1" name="spi_0">
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="1" />
  <parameter name="dataWidth" value="16" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="20000000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="inputClockRate" value="40000000" />
 </module>
 <module kind="AUDIO_IF" version="1.0" enabled="1" name="audio">
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="18432000" />
 </module>
 <module kind="altera_pll" version="13.1" enabled="1" name="pll_audio">
  <parameter name="debug_print_output" value="false" />
  <parameter name="debug_use_rbc_taf_method" value="false" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="device" value="5CSEMA5F31C6" />
  <parameter name="gui_device_speed_grade" value="2" />
  <parameter name="gui_pll_mode" value="Fractional-N PLL" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="gui_operation_mode" value="normal" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_output_clock_frequency0" value="18.432" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_en_lvds_ports" value="false" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_switchover_mode">Automatic Switchover</parameter>
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_cascading_mode">Create an adjpllin signal to connect with an upstream PLL</parameter>
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="altera_avalon_uart" version="13.1" enabled="1" name="uart">
  <parameter name="baud" value="2400" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="false" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="clockRate" value="130000000" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.1"
   enabled="1"
   name="timer_stamp">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="130000000" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.1"
   enabled="1"
   name="mm_clock_crossing_bridge_1">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="9" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="32" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="40000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="130000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
 </module>
 <module kind="altera_hps" version="13.1" enabled="1" name="hps_0">
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_RTT_NOM" value="RZQ/4" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="TIMING_TIS" value="180" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="260.0" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="REF_CLK_FREQ" value="25.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DEFAULT_FAST_SIM_MODEL" value="true" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.03" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.09" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.16" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.08" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.03" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="RATE" value="Full" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="HHP_HPS" value="true" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DDR3" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MPU_EVENTS_Enable" value="false" />
  <parameter name="GP_Enable" value="false" />
  <parameter name="DEBUGAPB_Enable" value="false" />
  <parameter name="STM_Enable" value="false" />
  <parameter name="CTI_Enable" value="false" />
  <parameter name="TPIUFPGA_Enable" value="false" />
  <parameter name="BOOTFROMFPGA_Enable" value="false" />
  <parameter name="TEST_Enable" value="false" />
  <parameter name="HLGPI_Enable" value="false" />
  <parameter name="BSEL_EN" value="false" />
  <parameter name="BSEL" value="1" />
  <parameter name="CSEL_EN" value="false" />
  <parameter name="CSEL" value="0" />
  <parameter name="F2S_Width" value="3" />
  <parameter name="S2F_Width" value="2" />
  <parameter name="LWH2F_Enable" value="true" />
  <parameter name="F2SDRAM_Type" value="" />
  <parameter name="F2SDRAM_Width" value="" />
  <parameter name="BONDING_OUT_ENABLED" value="false" />
  <parameter name="S2FCLK_COLDRST_Enable" value="false" />
  <parameter name="S2FCLK_PENDINGRST_Enable" value="false" />
  <parameter name="F2SCLK_DBGRST_Enable" value="false" />
  <parameter name="F2SCLK_WARMRST_Enable" value="false" />
  <parameter name="F2SCLK_COLDRST_Enable" value="false" />
  <parameter name="DMA_Enable">No,No,No,No,No,No,No,No</parameter>
  <parameter name="F2SINTERRUPT_Enable" value="true" />
  <parameter name="S2FINTERRUPT_CAN_Enable" value="false" />
  <parameter name="S2FINTERRUPT_CLOCKPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_CTI_Enable" value="false" />
  <parameter name="S2FINTERRUPT_DMA_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_FPGAMANAGER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_GPIO_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CEMAC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_I2CPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_L4TIMER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_NAND_Enable" value="false" />
  <parameter name="S2FINTERRUPT_OSCTIMER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_QSPI_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SDMMC_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIMASTER_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPISLAVE_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB_Enable" value="false" />
  <parameter name="S2FINTERRUPT_WATCHDOG_Enable" value="false" />
  <parameter name="EMAC0_PinMuxing" value="Unused" />
  <parameter name="EMAC0_Mode" value="N/A" />
  <parameter name="EMAC1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="EMAC1_Mode" value="RGMII" />
  <parameter name="NAND_PinMuxing" value="Unused" />
  <parameter name="NAND_Mode" value="N/A" />
  <parameter name="QSPI_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="QSPI_Mode" value="1 SS" />
  <parameter name="SDIO_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="SDIO_Mode" value="4-bit Data" />
  <parameter name="USB0_PinMuxing" value="Unused" />
  <parameter name="USB0_Mode" value="N/A" />
  <parameter name="USB1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="USB1_Mode" value="SDR" />
  <parameter name="SPIM0_PinMuxing" value="Unused" />
  <parameter name="SPIM0_Mode" value="N/A" />
  <parameter name="SPIM1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="SPIM1_Mode" value="Single Slave Select" />
  <parameter name="SPIS0_PinMuxing" value="Unused" />
  <parameter name="SPIS0_Mode" value="N/A" />
  <parameter name="SPIS1_PinMuxing" value="Unused" />
  <parameter name="SPIS1_Mode" value="N/A" />
  <parameter name="UART0_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="UART0_Mode" value="No Flow Control" />
  <parameter name="UART1_PinMuxing" value="Unused" />
  <parameter name="UART1_Mode" value="N/A" />
  <parameter name="I2C0_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="I2C0_Mode" value="I2C" />
  <parameter name="I2C1_PinMuxing" value="HPS I/O Set 0" />
  <parameter name="I2C1_Mode" value="I2C" />
  <parameter name="I2C2_PinMuxing" value="Unused" />
  <parameter name="I2C2_Mode" value="N/A" />
  <parameter name="I2C3_PinMuxing" value="Unused" />
  <parameter name="I2C3_Mode" value="N/A" />
  <parameter name="CAN0_PinMuxing" value="Unused" />
  <parameter name="CAN0_Mode" value="N/A" />
  <parameter name="CAN1_PinMuxing" value="Unused" />
  <parameter name="CAN1_Mode" value="N/A" />
  <parameter name="TRACE_PinMuxing" value="Unused" />
  <parameter name="TRACE_Mode" value="N/A" />
  <parameter name="GPIO_Enable">No,No,No,No,No,No,No,No,No,Yes,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,Yes,No,No,No,No,Yes,No,No,No,No,No,No,No,Yes,No,No,No,No,Yes,Yes,No,No,No,No,No,No,Yes,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No</parameter>
  <parameter name="LOANIO_Enable">No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No,No</parameter>
  <parameter name="S2FCLK_USER0CLK_Enable" value="false" />
  <parameter name="S2FCLK_USER0CLK_FREQ" value="100" />
  <parameter name="S2FCLK_USER1CLK_Enable" value="false" />
  <parameter name="S2FCLK_USER1CLK_FREQ" value="100" />
  <parameter name="S2FCLK_USER2CLK_Enable" value="false" />
  <parameter name="S2FCLK_USER2CLK_FREQ" value="100" />
  <parameter name="F2SCLK_PERIPHCLK_Enable" value="false" />
  <parameter name="F2SCLK_PERIPHCLK_FREQ" value="100" />
  <parameter name="F2SCLK_SDRAMCLK_Enable" value="false" />
  <parameter name="F2SCLK_SDRAMCLK_FREQ" value="100" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="50000000" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="50000000" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="50000000" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDIO_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDIO_CCLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C2_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C2_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C3_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C3_CLK" value="100" />
  <parameter name="device_name" value="5CSEMA5F31C6" />
  <parameter
     name="quartus_ini_hps_ip_enable_all_peripheral_fpga_interfaces"
     value="false" />
  <parameter
     name="quartus_ini_hps_ip_enable_emac0_peripheral_fpga_interface"
     value="false" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter name="quartus_ini_hps_ip_fast_f2sdram_sim_model" value="false" />
  <parameter name="quartus_ini_hps_ip_suppress_sdram_synth" value="false" />
  <parameter
     name="quartus_ini_hps_ip_enable_low_speed_serial_fpga_interfaces"
     value="false" />
  <parameter name="quartus_ini_hps_ip_enable_bsel_csel" value="false" />
  <parameter name="quartus_ini_hps_ip_f2sdram_bonding_out" value="false" />
 </module>
 <module kind="alt_vip_vfr" version="13.1" enabled="1" name="alt_vip_vfr_0">
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="BITS_PER_PIXEL_PER_COLOR_PLANE" value="8" />
  <parameter name="NUMBER_OF_CHANNELS_IN_PARALLEL" value="4" />
  <parameter name="NUMBER_OF_CHANNELS_IN_SEQUENCE" value="1" />
  <parameter name="MAX_IMAGE_WIDTH" value="1024" />
  <parameter name="MAX_IMAGE_HEIGHT" value="768" />
  <parameter name="MEM_PORT_WIDTH" value="128" />
  <parameter name="RMASTER_FIFO_DEPTH" value="64" />
  <parameter name="RMASTER_BURST_TARGET" value="32" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="130000000" />
  <parameter name="AUTO_CLOCK_MASTER_CLOCK_RATE" value="130000000" />
 </module>
 <module kind="alt_vip_itc" version="13.1" enabled="1" name="alt_vip_itc_0">
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BPS" value="8" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="1024" />
  <parameter name="V_ACTIVE_LINES" value="768" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="FIFO_DEPTH" value="10240" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="THRESHOLD" value="10239" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="H_SYNC_LENGTH" value="136" />
  <parameter name="H_FRONT_PORCH" value="24" />
  <parameter name="H_BACK_PORCH" value="160" />
  <parameter name="V_SYNC_LENGTH" value="6" />
  <parameter name="V_FRONT_PORCH" value="3" />
  <parameter name="V_BACK_PORCH" value="29" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="AUTO_IS_CLK_RST_CLOCK_RATE" value="130000000" />
 </module>
 <module kind="alt_vip_cpr" version="13.1" enabled="1" name="alt_vip_cpr_1">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DIN1_ENABLED" value="0" />
  <parameter name="DOUT1_SYMBOLS_PER_BEAT" value="0" />
  <parameter name="DOUT0_SYMBOLS_PER_BEAT" value="3" />
  <parameter name="DOUT1_ENABLED" value="0" />
  <parameter name="PARAMETERISATION"><![CDATA[<colourPatternRearrangerParams><CPR_NAME>Color Plane Sequencer</CPR_NAME><CPR_BPS>8</CPR_BPS><CPR_PORTS><INPUT_PORT><NAME>din0</NAME><STREAMING_DESCRIPTOR>[B:G:R:unnamed]</STREAMING_DESCRIPTOR><ENABLED>true</ENABLED></INPUT_PORT><INPUT_PORT><NAME>din1</NAME><STREAMING_DESCRIPTOR>[Channel]</STREAMING_DESCRIPTOR><ENABLED>false</ENABLED></INPUT_PORT><OUTPUT_PORT><NAME>dout0</NAME><STREAMING_DESCRIPTOR>[B:G:R]</STREAMING_DESCRIPTOR><ENABLED>true</ENABLED><NON_IMAGE_PACKET_SOURCE>din0</NON_IMAGE_PACKET_SOURCE><HALVE_WIDTH>false</HALVE_WIDTH></OUTPUT_PORT><OUTPUT_PORT><NAME>dout1</NAME><STREAMING_DESCRIPTOR>[Channel]</STREAMING_DESCRIPTOR><ENABLED>false</ENABLED><NON_IMAGE_PACKET_SOURCE>din0</NON_IMAGE_PACKET_SOURCE><HALVE_WIDTH>false</HALVE_WIDTH></OUTPUT_PORT></CPR_PORTS><CPR_INPUT_2_PIXELS>false</CPR_INPUT_2_PIXELS></colourPatternRearrangerParams>]]></parameter>
  <parameter name="DIN0_SYMBOLS_PER_BEAT" value="4" />
  <parameter name="DIN1_SYMBOLS_PER_BEAT" value="0" />
 </module>
 <module kind="alt_vip_mix" version="13.1" enabled="1" name="alt_vip_mix_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARAMETERISATION"><![CDATA[<mixerParams><MIX_NAME>mixer</MIX_NAME><MIX_ALPHA_ENABLED>false</MIX_ALPHA_ENABLED><MIX_ALPHA_BPS>8</MIX_ALPHA_BPS><MIX_CHANNELS_IN_SEQ>1</MIX_CHANNELS_IN_SEQ><MIX_CHANNELS_IN_PAR>3</MIX_CHANNELS_IN_PAR><MIX_BPS>8</MIX_BPS><MIX_NUM_LAYERS>2</MIX_NUM_LAYERS><MIX_RUNTIME_MAX_WIDTH>1024</MIX_RUNTIME_MAX_WIDTH><MIX_RUNTIME_MAX_HEIGHT>768</MIX_RUNTIME_MAX_HEIGHT></mixerParams>]]></parameter>
 </module>
 <module kind="alt_vip_cpr" version="13.1" enabled="1" name="alt_vip_cpr_2">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DIN1_ENABLED" value="0" />
  <parameter name="DOUT1_SYMBOLS_PER_BEAT" value="0" />
  <parameter name="DOUT0_SYMBOLS_PER_BEAT" value="3" />
  <parameter name="DOUT1_ENABLED" value="0" />
  <parameter name="PARAMETERISATION"><![CDATA[<colourPatternRearrangerParams><CPR_NAME>Color Plane Sequencer</CPR_NAME><CPR_BPS>8</CPR_BPS><CPR_PORTS><INPUT_PORT><NAME>din0</NAME><STREAMING_DESCRIPTOR>[R:G:B]</STREAMING_DESCRIPTOR><ENABLED>true</ENABLED></INPUT_PORT><INPUT_PORT><NAME>din1</NAME><STREAMING_DESCRIPTOR>[Channel]</STREAMING_DESCRIPTOR><ENABLED>false</ENABLED></INPUT_PORT><OUTPUT_PORT><NAME>dout0</NAME><STREAMING_DESCRIPTOR>[B:G:R]</STREAMING_DESCRIPTOR><ENABLED>true</ENABLED><NON_IMAGE_PACKET_SOURCE>din0</NON_IMAGE_PACKET_SOURCE><HALVE_WIDTH>false</HALVE_WIDTH></OUTPUT_PORT><OUTPUT_PORT><NAME>dout1</NAME><STREAMING_DESCRIPTOR>[Channel]</STREAMING_DESCRIPTOR><ENABLED>false</ENABLED><NON_IMAGE_PACKET_SOURCE>din0</NON_IMAGE_PACKET_SOURCE><HALVE_WIDTH>false</HALVE_WIDTH></OUTPUT_PORT></CPR_PORTS><CPR_INPUT_2_PIXELS>false</CPR_INPUT_2_PIXELS></colourPatternRearrangerParams>]]></parameter>
  <parameter name="DIN0_SYMBOLS_PER_BEAT" value="3" />
  <parameter name="DIN1_SYMBOLS_PER_BEAT" value="0" />
 </module>
 <module kind="TERASIC_IR_RX_FIFO" version="1.0" enabled="1" name="ir_rx">
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="50000000" />
 </module>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x1000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="interrupt" version="13.1" start="cpu.d_irq" end="timer.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.instruction_master"
   end="onchip_memory2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00080000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="onchip_memory2.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00080000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="interrupt" version="13.1" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_cti_0.dout"
   end="alt_vip_cpr_0.din0" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_cpr_0.dout0"
   end="alt_vip_dil_0.din" />
 <connection
   kind="avalon"
   version="13.1"
   start="alt_vip_vfb_0.read_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="clock_crossing_io_slow.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x03000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io_slow.m0"
   end="timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io_slow.m0"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io_slow.m0"
   end="i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0050" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io_slow.m0"
   end="i2c_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io_slow.m0"
   end="td_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io_slow.m0"
   end="td_reset_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="timer.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="onchip_memory2.reset1" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="sdram.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="i2c_scl.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="i2c_sda.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_cti_0.is_clk_rst_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_cpr_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_dil_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_crs_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_csc_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_clip_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfb_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="td_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="td_reset_n.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="clock_crossing_io_slow.m0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="clock_crossing_io_slow.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_cl_scl_0.main_reset" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_clip_0.dout"
   end="alt_vip_cl_scl_0.din" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_crs_0.dout"
   end="alt_vip_csc_0.din" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_csc_0.dout"
   end="alt_vip_clip_0.din" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="pll_sys.refclk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="pll_sys.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk2"
   end="clock_crossing_io_slow.m0_clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="clock_crossing_io_slow.s0_clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk0" end="cpu.clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="sysid.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="onchip_memory2.clk1" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk0" end="sdram.clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="timer.clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="i2c_scl.clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="i2c_sda.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk2"
   end="td_status.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk2"
   end="td_reset_n.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_cti_0.is_clk_rst" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_cpr_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_dil_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_vfb_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_crs_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_csc_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_clip_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_cl_scl_0.main_clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="jtag_uart.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="onchip_memory2.reset1" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk2"
   end="seg7.clock_sink" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="sw.clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="key.clk" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk2" end="ledr.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="spi_0.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="audio.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_50.clk" end="pll_audio.refclk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="pll_audio.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_audio.outclk0"
   end="audio.clock_sink" />
 <connection kind="clock" version="13.1" start="pll_sys.outclk0" end="uart.clk" />
 <connection kind="reset" version="13.1" start="clk_50.clk_reset" end="uart.reset" />
 <connection kind="avalon" version="13.1" start="cpu.data_master" end="uart.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="audio.clock_sink_reset" />
 <connection kind="interrupt" version="13.1" start="cpu.d_irq" end="uart.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection kind="interrupt" version="13.1" start="cpu.d_irq" end="spi_0.irq">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="timer_stamp.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="timer_stamp.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="timer_stamp.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="cpu.d_irq"
   end="timer_stamp.irq">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection kind="clock" version="13.1" start="pll_sys.outclk4" end="spi_0.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="mm_clock_crossing_bridge_1.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="mm_clock_crossing_bridge_1.m0_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk4"
   end="mm_clock_crossing_bridge_1.m0_clk" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="mm_clock_crossing_bridge_1.s0_clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="mm_clock_crossing_bridge_1.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="mm_clock_crossing_bridge_1.m0"
   end="spi_0.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_dil_0.dout"
   end="alt_vip_crs_0.din" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_cl_scl_0.dout"
   end="alt_vip_vfb_0.din" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="hps_0.h2f_axi_clock" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="hps_0.f2h_axi_clock" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="hps_0.h2f_lw_axi_clock" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfr_0.clock_reset_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfr_0.clock_master_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_itc_0.is_clk_rst_reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="alt_vip_vfr_0.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="alt_vip_vfr_0.avalon_master"
   end="hps_0.f2h_axi_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="ledr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="key.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="sw.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="seg7.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="reset" version="13.1" start="clk_50.clk_reset" end="key.reset" />
 <connection kind="reset" version="13.1" start="clk_50.clk_reset" end="sw.reset" />
 <connection kind="reset" version="13.1" start="clk_50.clk_reset" end="ledr.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="seg7.clock_sink_reset" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_vfr_0.avalon_streaming_source"
   end="alt_vip_cpr_1.din0" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_mix_0.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_itc_0.is_clk_rst" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_cpr_1.clock" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_vfr_0.clock_master" />
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_vfr_0.clock_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_cpr_1.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_mix_0.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="alt_vip_mix_0.control">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_mix_0.dout"
   end="alt_vip_itc_0.din" />
 <connection
   kind="avalon"
   version="13.1"
   start="alt_vip_vfb_0.write_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="alt_vip_mix_0.control">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="alt_vip_cti_0.control">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="alt_vip_cti_0.control">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="pll_sys.outclk0"
   end="alt_vip_cpr_2.clock" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_vfb_0.dout"
   end="alt_vip_cpr_2.din0" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_cpr_2.reset" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_cpr_1.dout0"
   end="alt_vip_mix_0.din_0" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_cpr_2.dout0"
   end="alt_vip_mix_0.din_1" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="ir_rx.clock_sink" />
 <connection
   kind="avalon"
   version="13.1"
   start="hps_0.h2f_lw_axi_master"
   end="ir_rx.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="ir_rx.clock_sink_reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="3" />
</system>
