#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f95fb0 .scope module, "tb" "tb" 2 128;
 .timescale -3 -9;
v000000000100a830_0 .var "clear", 0 0;
v000000000100afb0_0 .var "clk1", 0 0;
v000000000100a970_0 .var/i "i", 31 0;
v000000000100b9b0_0 .net "wave", 0 0, L_000000000100b410;  1 drivers
S_0000000000f96140 .scope module, "integrate" "intg" 2 134, 2 107 0, S_0000000000f95fb0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "wave";
    .port_info 1 /INPUT 1 "clk1";
    .port_info 2 /INPUT 1 "clear";
L_0000000000f9f530 .functor AND 1, L_000000000100a3d0, L_000000000100abf0, L_000000000100a150, C4<1>;
v0000000001007720_0 .net *"_s2", 0 0, L_000000000100a3d0;  1 drivers
v0000000001007c20_0 .net *"_s4", 0 0, L_000000000100abf0;  1 drivers
v00000000010081c0_0 .net *"_s6", 0 0, L_000000000100a150;  1 drivers
v0000000001007a40_0 .net "a", 2 0, L_000000000100a330;  1 drivers
v0000000001008260_0 .net "b", 3 0, L_000000000100ac90;  1 drivers
v0000000001008300_0 .net "clear", 0 0, v000000000100a830_0;  1 drivers
v0000000001006780_0 .net "clk1", 0 0, v000000000100afb0_0;  1 drivers
v0000000001006820_0 .net "clk2", 0 0, L_0000000000f9f530;  1 drivers
v0000000001006960_0 .net "data", 7 0, v0000000001007e00_0;  1 drivers
v000000000100b730_0 .net "wave", 0 0, L_000000000100b410;  alias, 1 drivers
L_000000000100a3d0 .part L_000000000100a330, 2, 1;
L_000000000100abf0 .part L_000000000100a330, 1, 1;
L_000000000100a150 .part L_000000000100a330, 0, 1;
S_0000000000f878b0 .scope module, "count3" "counter3" 2 112, 2 36 0, S_0000000000f96140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 3 "a";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
L_0000000000fa2640 .functor AND 1, L_000000000100b0f0, L_000000000100a1f0, C4<1>, C4<1>;
v0000000000fab7c0_0 .net *"_s10", 0 0, L_000000000100b0f0;  1 drivers
v0000000000fabf40_0 .net *"_s12", 0 0, L_000000000100a1f0;  1 drivers
v0000000000fabfe0_0 .net "a", 2 0, L_000000000100a330;  alias, 1 drivers
v0000000000fac120_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000faac80_0 .net "clk", 0 0, v000000000100afb0_0;  alias, 1 drivers
v0000000000faafa0_0 .net "w1", 0 0, L_0000000000fa2640;  1 drivers
L_000000000100a0b0 .part L_000000000100a330, 0, 1;
L_000000000100b0f0 .part L_000000000100a330, 0, 1;
L_000000000100a1f0 .part L_000000000100a330, 1, 1;
L_000000000100a330 .concat8 [ 1 1 1 0], v0000000000fac1c0_0, v0000000000fab4a0_0, v0000000000fac6c0_0;
S_0000000000f87a40 .scope module, "t0" "tff" 2 42, 2 3 0, S_0000000000f878b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000faadc0_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000fac580_0 .net "clk", 0 0, v000000000100afb0_0;  alias, 1 drivers
v0000000000fac1c0_0 .var "q", 0 0;
L_0000000001040088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000fabe00_0 .net "t", 0 0, L_0000000001040088;  1 drivers
E_0000000000faa900 .event posedge, v0000000000faadc0_0, v0000000000fac580_0;
S_0000000000f8dfd0 .scope module, "t1" "tff" 2 43, 2 3 0, S_0000000000f878b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000fab220_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000fab360_0 .net "clk", 0 0, v000000000100afb0_0;  alias, 1 drivers
v0000000000fab4a0_0 .var "q", 0 0;
v0000000000fabea0_0 .net "t", 0 0, L_000000000100a0b0;  1 drivers
S_0000000000f8e160 .scope module, "t2" "tff" 2 46, 2 3 0, S_0000000000f878b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000faae60_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000fab5e0_0 .net "clk", 0 0, v000000000100afb0_0;  alias, 1 drivers
v0000000000fac6c0_0 .var "q", 0 0;
v0000000000fab860_0 .net "t", 0 0, L_0000000000fa2640;  alias, 1 drivers
S_0000000000f932b0 .scope module, "count4" "counter4" 2 118, 2 20 0, S_0000000000f96140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 4 "a";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
L_0000000000f9f450 .functor AND 1, L_000000000100a470, L_000000000100a510, C4<1>, C4<1>;
L_0000000000f9b8f0 .functor AND 1, L_0000000000f9f450, L_000000000100a290, C4<1>, C4<1>;
v0000000000f9e850_0 .net *"_s10", 0 0, L_000000000100a470;  1 drivers
v0000000000f9f070_0 .net *"_s12", 0 0, L_000000000100a510;  1 drivers
v0000000000f9ead0_0 .net *"_s17", 0 0, L_000000000100a290;  1 drivers
v0000000000f9ec10_0 .net "a", 3 0, L_000000000100ac90;  alias, 1 drivers
v0000000001006d20_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000001007ae0_0 .net "clk", 0 0, L_0000000000f9f530;  alias, 1 drivers
v0000000001006dc0_0 .net "w1", 0 0, L_0000000000f9f450;  1 drivers
v0000000001006e60_0 .net "w2", 0 0, L_0000000000f9b8f0;  1 drivers
L_000000000100a8d0 .part L_000000000100ac90, 0, 1;
L_000000000100a470 .part L_000000000100ac90, 0, 1;
L_000000000100a510 .part L_000000000100ac90, 1, 1;
L_000000000100a290 .part L_000000000100ac90, 2, 1;
L_000000000100ac90 .concat8 [ 1 1 1 1], v0000000000fab040_0, v0000000000fac620_0, v0000000000fac9e0_0, v0000000000f9e7b0_0;
S_0000000000f93440 .scope module, "t0" "tff" 2 26, 2 3 0, S_0000000000f932b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000fac260_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000faaf00_0 .net "clk", 0 0, L_0000000000f9f530;  alias, 1 drivers
v0000000000fab040_0 .var "q", 0 0;
L_00000000010400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000fac300_0 .net "t", 0 0, L_00000000010400d0;  1 drivers
E_0000000000faab40 .event posedge, v0000000000faadc0_0, v0000000000faaf00_0;
S_00000000001fd170 .scope module, "t1" "tff" 2 27, 2 3 0, S_0000000000f932b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000fac3a0_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000fac440_0 .net "clk", 0 0, L_0000000000f9f530;  alias, 1 drivers
v0000000000fac620_0 .var "q", 0 0;
v0000000000fac760_0 .net "t", 0 0, L_000000000100a8d0;  1 drivers
S_00000000001fd300 .scope module, "t2" "tff" 2 30, 2 3 0, S_0000000000f932b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000fac8a0_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000fac940_0 .net "clk", 0 0, L_0000000000f9f530;  alias, 1 drivers
v0000000000fac9e0_0 .var "q", 0 0;
v0000000000faca80_0 .net "t", 0 0, L_0000000000f9f450;  alias, 1 drivers
S_0000000000f86080 .scope module, "t3" "tff" 2 33, 2 3 0, S_0000000000f932b0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v0000000000f9e5d0_0 .net "clear", 0 0, v000000000100a830_0;  alias, 1 drivers
v0000000000f9edf0_0 .net "clk", 0 0, L_0000000000f9f530;  alias, 1 drivers
v0000000000f9e7b0_0 .var "q", 0 0;
v0000000000f9ef30_0 .net "t", 0 0, L_0000000000f9b8f0;  alias, 1 drivers
S_0000000000f86210 .scope module, "m" "memory" 2 121, 2 74 0, S_0000000000f96140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 4 "addr";
v0000000001006be0_0 .net "addr", 3 0, L_000000000100ac90;  alias, 1 drivers
v0000000001007e00_0 .var "data", 7 0;
v0000000001007cc0_0 .var/i "i", 31 0;
v00000000010083a0 .array "mem", 0 15, 7 0;
E_0000000000faa980 .event edge, v0000000000f9ec10_0;
S_0000000000f52510 .scope module, "mb" "mux_big" 2 123, 2 56 0, S_0000000000f96140;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /INPUT 8 "in";
v00000000010066e0_0 .net "in", 7 0, v0000000001007e00_0;  alias, 1 drivers
v0000000001007d60_0 .net "out", 0 0, L_000000000100b410;  alias, 1 drivers
v00000000010075e0_0 .net "sel", 2 0, L_000000000100a330;  alias, 1 drivers
v0000000001007680_0 .net "w1", 3 0, L_000000000100ae70;  1 drivers
v0000000001008120_0 .net "w2", 1 0, L_000000000100b690;  1 drivers
L_000000000100a5b0 .part L_000000000100a330, 0, 1;
L_000000000100ad30 .part v0000000001007e00_0, 0, 1;
L_0000000001009f70 .part v0000000001007e00_0, 1, 1;
L_0000000001009bb0 .part L_000000000100a330, 0, 1;
L_000000000100b7d0 .part v0000000001007e00_0, 2, 1;
L_000000000100a650 .part v0000000001007e00_0, 3, 1;
L_000000000100ba50 .part L_000000000100a330, 0, 1;
L_000000000100ab50 .part v0000000001007e00_0, 4, 1;
L_0000000001009c50 .part v0000000001007e00_0, 5, 1;
L_000000000100ae70 .concat8 [ 1 1 1 1], L_000000000100aa10, L_000000000100add0, L_000000000100aab0, L_000000000100a6f0;
L_000000000100a010 .part L_000000000100a330, 0, 1;
L_000000000100b190 .part v0000000001007e00_0, 6, 1;
L_000000000100b230 .part v0000000001007e00_0, 7, 1;
L_000000000100b550 .part L_000000000100a330, 1, 1;
L_000000000100a790 .part L_000000000100ae70, 0, 1;
L_000000000100af10 .part L_000000000100ae70, 1, 1;
L_000000000100b690 .concat8 [ 1 1 0 0], L_0000000001009d90, L_000000000100b050;
L_000000000100b2d0 .part L_000000000100a330, 1, 1;
L_0000000001009cf0 .part L_000000000100ae70, 2, 1;
L_000000000100b370 .part L_000000000100ae70, 3, 1;
L_000000000100b4b0 .part L_000000000100a330, 2, 1;
L_000000000100b5f0 .part L_000000000100b690, 0, 1;
L_0000000001009ed0 .part L_000000000100b690, 1, 1;
S_0000000000f526a0 .scope module, "m10" "mux_small" 2 62, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001006c80_0 .net "in0", 0 0, L_000000000100ad30;  1 drivers
v00000000010077c0_0 .net "in1", 0 0, L_0000000001009f70;  1 drivers
v00000000010068c0_0 .net "out", 0 0, L_000000000100aa10;  1 drivers
v0000000001006a00_0 .net "sel", 0 0, L_000000000100a5b0;  1 drivers
L_000000000100aa10 .functor MUXZ 1, L_000000000100ad30, L_0000000001009f70, L_000000000100a5b0, C4<>;
S_00000000010086a0 .scope module, "m11" "mux_small" 2 63, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001007860_0 .net "in0", 0 0, L_000000000100b7d0;  1 drivers
v0000000001006aa0_0 .net "in1", 0 0, L_000000000100a650;  1 drivers
v0000000001007f40_0 .net "out", 0 0, L_000000000100add0;  1 drivers
v00000000010079a0_0 .net "sel", 0 0, L_0000000001009bb0;  1 drivers
L_000000000100add0 .functor MUXZ 1, L_000000000100b7d0, L_000000000100a650, L_0000000001009bb0, C4<>;
S_0000000001008830 .scope module, "m12" "mux_small" 2 64, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001006f00_0 .net "in0", 0 0, L_000000000100ab50;  1 drivers
v0000000001007400_0 .net "in1", 0 0, L_0000000001009c50;  1 drivers
v00000000010084e0_0 .net "out", 0 0, L_000000000100aab0;  1 drivers
v0000000001007360_0 .net "sel", 0 0, L_000000000100ba50;  1 drivers
L_000000000100aab0 .functor MUXZ 1, L_000000000100ab50, L_0000000001009c50, L_000000000100ba50, C4<>;
S_00000000010089c0 .scope module, "m13" "mux_small" 2 65, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001008440_0 .net "in0", 0 0, L_000000000100b190;  1 drivers
v0000000001006fa0_0 .net "in1", 0 0, L_000000000100b230;  1 drivers
v00000000010074a0_0 .net "out", 0 0, L_000000000100a6f0;  1 drivers
v0000000001007900_0 .net "sel", 0 0, L_000000000100a010;  1 drivers
L_000000000100a6f0 .functor MUXZ 1, L_000000000100b190, L_000000000100b230, L_000000000100a010, C4<>;
S_0000000001008d30 .scope module, "m20" "mux_small" 2 68, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001007b80_0 .net "in0", 0 0, L_000000000100a790;  1 drivers
v0000000001007040_0 .net "in1", 0 0, L_000000000100af10;  1 drivers
v00000000010070e0_0 .net "out", 0 0, L_0000000001009d90;  1 drivers
v0000000001007180_0 .net "sel", 0 0, L_000000000100b550;  1 drivers
L_0000000001009d90 .functor MUXZ 1, L_000000000100a790, L_000000000100af10, L_000000000100b550, C4<>;
S_0000000001009370 .scope module, "m21" "mux_small" 2 69, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001007fe0_0 .net "in0", 0 0, L_0000000001009cf0;  1 drivers
v0000000001007ea0_0 .net "in1", 0 0, L_000000000100b370;  1 drivers
v0000000001008080_0 .net "out", 0 0, L_000000000100b050;  1 drivers
v0000000001006b40_0 .net "sel", 0 0, L_000000000100b2d0;  1 drivers
L_000000000100b050 .functor MUXZ 1, L_0000000001009cf0, L_000000000100b370, L_000000000100b2d0, C4<>;
S_00000000010091e0 .scope module, "m3" "mux_small" 2 71, 2 49 0, S_0000000000f52510;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
v0000000001007220_0 .net "in0", 0 0, L_000000000100b5f0;  1 drivers
v0000000001008580_0 .net "in1", 0 0, L_0000000001009ed0;  1 drivers
v00000000010072c0_0 .net "out", 0 0, L_000000000100b410;  alias, 1 drivers
v0000000001007540_0 .net "sel", 0 0, L_000000000100b4b0;  1 drivers
L_000000000100b410 .functor MUXZ 1, L_000000000100b5f0, L_0000000001009ed0, L_000000000100b4b0, C4<>;
    .scope S_0000000000f87a40;
T_0 ;
    %wait E_0000000000faa900;
    %load/vec4 v0000000000faadc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fac1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000fabe00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000fac1c0_0;
    %assign/vec4 v0000000000fac1c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000fac1c0_0;
    %inv;
    %assign/vec4 v0000000000fac1c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f8dfd0;
T_1 ;
    %wait E_0000000000faa900;
    %load/vec4 v0000000000fab220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fab4a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000fabea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000fab4a0_0;
    %assign/vec4 v0000000000fab4a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000fab4a0_0;
    %inv;
    %assign/vec4 v0000000000fab4a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f8e160;
T_2 ;
    %wait E_0000000000faa900;
    %load/vec4 v0000000000faae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fac6c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fab860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000fac6c0_0;
    %assign/vec4 v0000000000fac6c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000fac6c0_0;
    %inv;
    %assign/vec4 v0000000000fac6c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000f93440;
T_3 ;
    %wait E_0000000000faab40;
    %load/vec4 v0000000000fac260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fab040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000fac300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000000000fab040_0;
    %assign/vec4 v0000000000fab040_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000000fab040_0;
    %inv;
    %assign/vec4 v0000000000fab040_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000001fd170;
T_4 ;
    %wait E_0000000000faab40;
    %load/vec4 v0000000000fac3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fac620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000fac760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000fac620_0;
    %assign/vec4 v0000000000fac620_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000fac620_0;
    %inv;
    %assign/vec4 v0000000000fac620_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000001fd300;
T_5 ;
    %wait E_0000000000faab40;
    %load/vec4 v0000000000fac8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fac9e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000faca80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000fac9e0_0;
    %assign/vec4 v0000000000fac9e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000fac9e0_0;
    %inv;
    %assign/vec4 v0000000000fac9e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f86080;
T_6 ;
    %wait E_0000000000faab40;
    %load/vec4 v0000000000f9e5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f9e7b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000f9ef30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0000000000f9e7b0_0;
    %assign/vec4 v0000000000f9e7b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000000f9e7b0_0;
    %inv;
    %assign/vec4 v0000000000f9e7b0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000f86210;
T_7 ;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010083a0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000000000f86210;
T_8 ;
    %wait E_0000000000faa980;
    %load/vec4 v0000000001006be0_0;
    %pad/u 32;
    %store/vec4 v0000000001007cc0_0, 0, 32;
    %ix/getv/s 4, v0000000001007cc0_0;
    %load/vec4a v00000000010083a0, 4;
    %store/vec4 v0000000001007e00_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000f95fb0;
T_9 ;
    %delay 500000, 0;
    %load/vec4 v000000000100afb0_0;
    %inv;
    %store/vec4 v000000000100afb0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000f95fb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000100afb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000100a830_0, 0, 1;
    %vpi_call 2 142 "$dumpfile", "plot.vcd" {0 0 0};
    %vpi_call 2 143 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f95fb0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000100a830_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000100a830_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000100a970_0, 0, 32;
T_10.0 ;
    %load/vec4 v000000000100a970_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 1000000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000100a970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000100a970_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "intg.v";
