=========================================================================================================
Auto created by the td v5.0.30786
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Mon Jul 10 11:31:57 2023
=========================================================================================================


Top Model:                top                                                             
Device:                   eagle_s20                                                       
Timing Constraint File:   flybird.sdc                                                     
STA Level:                Detail                                                          

=========================================================================================================
Timing constraint:        clock: AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0]          
Clock = AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0], period 14.285ns, rising at 0ns, falling at 7.142ns

1774 endpoints analyzed totally, and 85246052 paths analyzed
12 errors detected : 12 setup errors (TNS = -82.501), 0 hold errors (TNS = 0.000)
Minimum period is 22.817ns
---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000 (36836430 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -8.532 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         21.429ns  (logic 11.861ns, net 9.568ns, 55% logic)              
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.b[1] (AngryBird_Demo_inst/hcnt[0]) net  (fanout = 12)      0.646 r     3.068      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.fco cell (ADDER)            0.539 r     3.607
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c1) net  (fanout = 1)       0.000 f     3.607                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.073 r     3.680
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.680                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.753
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.753                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.826
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.826                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.899
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.899                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.972
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.972                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.327
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.211                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.544
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.626                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.831
 AngryBird_Demo_inst/u2_Display/sub41/u4|sub41/u3.a[1] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.213 r     9.044      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub41/u4|sub41/u3.fco        cell (ADDER)            0.627 r     9.671
 AngryBird_Demo_inst/u2_Display/sub41/u6|sub41/u5.fci (AngryBird_Demo_inst/u2_Display/sub41/c5) net  (fanout = 1)       0.000 f     9.671      ../source/rtl/Display.v(501)
 AngryBird_Demo_inst/u2_Display/sub41/u6|sub41/u5.f[1]       cell                    0.355 r    10.026
 AngryBird_Demo_inst/u2_Display/mult16_mult21_.a[15] (AngryBird_Demo_inst/u2_Display/n393[6]) net  (fanout = 1)       0.526 r    10.552                    
 AngryBird_Demo_inst/u2_Display/mult16_mult21_.p[18]         cell (MULT18)           3.563 r    14.115
 AngryBird_Demo_inst/u2_Display/u149/u3_al_u1673.a[0] (AngryBird_Demo_inst/u2_Display/n394[3]) net  (fanout = 1)       0.672 r    14.787                    
 AngryBird_Demo_inst/u2_Display/u149/u3_al_u1673.fx[1]       cell                    1.268 r    16.055
 AngryBird_Demo_inst/u2_Display/_al_u856|AngryBird_Demo_inst/u2_Display/_al_u859.c[1] (AngryBird_Demo_inst/u2_Display/n395[6]) net  (fanout = 1)       0.460 r    16.515                    
 AngryBird_Demo_inst/u2_Display/_al_u856|AngryBird_Demo_inst/u2_Display/_al_u859.f[1] cell                    0.251 r    16.766
 AngryBird_Demo_inst/u2_Display/u14/u3_al_u1661.e[1] (AngryBird_Demo_inst/u2_Display/angle6_shell2_rom_add[6]) net  (fanout = 1)       0.594 r    17.360      ../source/rtl/Display.v(313)
 AngryBird_Demo_inst/u2_Display/u14/u3_al_u1661.fco          cell (ADDER)            0.715 r    18.075
 AngryBird_Demo_inst/u2_Display/u14/u7_al_u1662.fci (AngryBird_Demo_inst/u2_Display/u14/c7) net  (fanout = 1)       0.000 f    18.075      ../source/rtl/Display.v(403)
 AngryBird_Demo_inst/u2_Display/u14/u7_al_u1662.fx[0]        cell                    0.387 r    18.462
 AngryBird_Demo_inst/u2_Display/u89/u7_al_u1692.b[0] (AngryBird_Demo_inst/u2_Display/n14[8]) net  (fanout = 1)       0.762 r    19.224                    
 AngryBird_Demo_inst/u2_Display/u89/u7_al_u1692.fx[0]        cell                    0.825 r    20.049
 AngryBird_Demo_inst/u2_Display/u93/u7_al_u1701.b[0] (AngryBird_Demo_inst/u2_Display/n19[8]) net  (fanout = 1)       0.655 r    20.704                    
 AngryBird_Demo_inst/u2_Display/u93/u7_al_u1701.fx[1]        cell                    1.157 r    21.861
 AngryBird_Demo_inst/u2_Display/u94/u7_al_u1704.e[1] (AngryBird_Demo_inst/u2_Display/n22[10]) net  (fanout = 1)       0.615 r    22.476                    
 AngryBird_Demo_inst/u2_Display/u94/u7_al_u1704.fx[1]        cell                    0.770 r    23.246
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.addra[10] (AngryBird_Demo_inst/u2_Display/all_shell_rom_add[10]) net  (fanout = 1)       0.459 r    23.705      ../source/rtl/Display.v(398)
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000  (EMB32K)               0.000      23.705
 Arrival time                                                                       23.705                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -8.532ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -8.532 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         21.429ns  (logic 11.861ns, net 9.568ns, 55% logic)              
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.b[1] (AngryBird_Demo_inst/hcnt[0]) net  (fanout = 12)      0.646 r     3.068      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.fco cell (ADDER)            0.539 r     3.607
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c1) net  (fanout = 1)       0.000 f     3.607                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.073 r     3.680
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.680                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.753
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.753                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.826
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.826                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.899
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.899                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.972
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.972                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.327
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.211                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.544
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.626                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.831
 AngryBird_Demo_inst/u2_Display/sub41/u4|sub41/u3.a[1] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.213 r     9.044      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub41/u4|sub41/u3.fco        cell (ADDER)            0.627 r     9.671
 AngryBird_Demo_inst/u2_Display/sub41/u6|sub41/u5.fci (AngryBird_Demo_inst/u2_Display/sub41/c5) net  (fanout = 1)       0.000 f     9.671      ../source/rtl/Display.v(501)
 AngryBird_Demo_inst/u2_Display/sub41/u6|sub41/u5.f[1]       cell                    0.355 r    10.026
 AngryBird_Demo_inst/u2_Display/mult16_mult21_.a[15] (AngryBird_Demo_inst/u2_Display/n393[6]) net  (fanout = 1)       0.526 r    10.552                    
 AngryBird_Demo_inst/u2_Display/mult16_mult21_.p[18]         cell (MULT18)           3.563 r    14.115
 AngryBird_Demo_inst/u2_Display/u149/u3_al_u1673.a[0] (AngryBird_Demo_inst/u2_Display/n394[3]) net  (fanout = 1)       0.672 r    14.787                    
 AngryBird_Demo_inst/u2_Display/u149/u3_al_u1673.fx[1]       cell                    1.268 r    16.055
 AngryBird_Demo_inst/u2_Display/_al_u856|AngryBird_Demo_inst/u2_Display/_al_u859.c[1] (AngryBird_Demo_inst/u2_Display/n395[6]) net  (fanout = 1)       0.460 r    16.515                    
 AngryBird_Demo_inst/u2_Display/_al_u856|AngryBird_Demo_inst/u2_Display/_al_u859.f[1] cell                    0.251 r    16.766
 AngryBird_Demo_inst/u2_Display/u14/u3_al_u1661.e[1] (AngryBird_Demo_inst/u2_Display/angle6_shell2_rom_add[6]) net  (fanout = 1)       0.594 r    17.360      ../source/rtl/Display.v(313)
 AngryBird_Demo_inst/u2_Display/u14/u3_al_u1661.fx[1]        cell                    0.770 r    18.130
 AngryBird_Demo_inst/u2_Display/u89/u3_al_u1691.b[1] (AngryBird_Demo_inst/u2_Display/n14[6]) net  (fanout = 1)       0.762 r    18.892                    
 AngryBird_Demo_inst/u2_Display/u89/u3_al_u1691.fco          cell (ADDER)            0.770 r    19.662
 AngryBird_Demo_inst/u2_Display/u89/u7_al_u1692.fci (AngryBird_Demo_inst/u2_Display/u89/c7) net  (fanout = 1)       0.000 f    19.662      ../source/rtl/Display.v(403)
 AngryBird_Demo_inst/u2_Display/u89/u7_al_u1692.fx[0]        cell                    0.387 r    20.049
 AngryBird_Demo_inst/u2_Display/u93/u7_al_u1701.b[0] (AngryBird_Demo_inst/u2_Display/n19[8]) net  (fanout = 1)       0.655 r    20.704                    
 AngryBird_Demo_inst/u2_Display/u93/u7_al_u1701.fx[1]        cell                    1.157 r    21.861
 AngryBird_Demo_inst/u2_Display/u94/u7_al_u1704.e[1] (AngryBird_Demo_inst/u2_Display/n22[10]) net  (fanout = 1)       0.615 r    22.476                    
 AngryBird_Demo_inst/u2_Display/u94/u7_al_u1704.fx[1]        cell                    0.770 r    23.246
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.addra[10] (AngryBird_Demo_inst/u2_Display/all_shell_rom_add[10]) net  (fanout = 1)       0.459 r    23.705      ../source/rtl/Display.v(398)
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000  (EMB32K)               0.000      23.705
 Arrival time                                                                       23.705                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -8.532ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -8.518 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         21.415ns  (logic 11.850ns, net 9.565ns, 55% logic)              
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.b[1] (AngryBird_Demo_inst/hcnt[0]) net  (fanout = 12)      0.646 r     3.068      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.fco cell (ADDER)            0.539 r     3.607
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c1) net  (fanout = 1)       0.000 f     3.607                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.073 r     3.680
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.680                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.753
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.753                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.826
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.826                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.899
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.899                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.972
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.972                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.327
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.211                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.544
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.626                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.831
 AngryBird_Demo_inst/u2_Display/sub41/u4|sub41/u3.a[1] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.213 r     9.044      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub41/u4|sub41/u3.fco        cell (ADDER)            0.627 r     9.671
 AngryBird_Demo_inst/u2_Display/sub41/u6|sub41/u5.fci (AngryBird_Demo_inst/u2_Display/sub41/c5) net  (fanout = 1)       0.000 f     9.671      ../source/rtl/Display.v(501)
 AngryBird_Demo_inst/u2_Display/sub41/u6|sub41/u5.f[1]       cell                    0.355 r    10.026
 AngryBird_Demo_inst/u2_Display/mult16_mult21_.a[15] (AngryBird_Demo_inst/u2_Display/n393[6]) net  (fanout = 1)       0.526 r    10.552                    
 AngryBird_Demo_inst/u2_Display/mult16_mult21_.p[18]         cell (MULT18)           3.563 r    14.115
 AngryBird_Demo_inst/u2_Display/u149/u3_al_u1673.a[0] (AngryBird_Demo_inst/u2_Display/n394[3]) net  (fanout = 1)       0.672 r    14.787                    
 AngryBird_Demo_inst/u2_Display/u149/u3_al_u1673.fx[1]       cell                    1.268 r    16.055
 AngryBird_Demo_inst/u2_Display/_al_u856|AngryBird_Demo_inst/u2_Display/_al_u859.c[1] (AngryBird_Demo_inst/u2_Display/n395[6]) net  (fanout = 1)       0.460 r    16.515                    
 AngryBird_Demo_inst/u2_Display/_al_u856|AngryBird_Demo_inst/u2_Display/_al_u859.f[1] cell                    0.251 r    16.766
 AngryBird_Demo_inst/u2_Display/u14/u3_al_u1661.e[1] (AngryBird_Demo_inst/u2_Display/angle6_shell2_rom_add[6]) net  (fanout = 1)       0.594 r    17.360      ../source/rtl/Display.v(313)
 AngryBird_Demo_inst/u2_Display/u14/u3_al_u1661.fco          cell (ADDER)            0.715 r    18.075
 AngryBird_Demo_inst/u2_Display/u14/u7_al_u1662.fci (AngryBird_Demo_inst/u2_Display/u14/c7) net  (fanout = 1)       0.000 f    18.075      ../source/rtl/Display.v(403)
 AngryBird_Demo_inst/u2_Display/u14/u7_al_u1662.fx[0]        cell                    0.387 r    18.462
 AngryBird_Demo_inst/u2_Display/u89/u7_al_u1692.b[0] (AngryBird_Demo_inst/u2_Display/n14[8]) net  (fanout = 1)       0.762 r    19.224                    
 AngryBird_Demo_inst/u2_Display/u89/u7_al_u1692.f[0]         cell                    0.703 r    19.927
 AngryBird_Demo_inst/u2_Display/u93/u7_al_u1701.a[0] (AngryBird_Demo_inst/u2_Display/n19[7]) net  (fanout = 1)       0.652 r    20.579                    
 AngryBird_Demo_inst/u2_Display/u93/u7_al_u1701.fx[1]        cell                    1.268 r    21.847
 AngryBird_Demo_inst/u2_Display/u94/u7_al_u1704.e[1] (AngryBird_Demo_inst/u2_Display/n22[10]) net  (fanout = 1)       0.615 r    22.462                    
 AngryBird_Demo_inst/u2_Display/u94/u7_al_u1704.fx[1]        cell                    0.770 r    23.232
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.addra[10] (AngryBird_Demo_inst/u2_Display/all_shell_rom_add[10]) net  (fanout = 1)       0.459 r    23.691      ../source/rtl/Display.v(398)
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000  (EMB32K)               0.000      23.691
 Arrival time                                                                       23.691                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/shell/inst_1600x16_sub_000000_000.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -8.518ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000 (108857 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.075 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         16.972ns  (logic 8.182ns, net 8.790ns, 48% logic)               
 Logic Levels:            8                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.b[1] (AngryBird_Demo_inst/hcnt[0]) net  (fanout = 12)      0.646 r     3.068      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.fco cell (ADDER)            0.539 r     3.607
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c1) net  (fanout = 1)       0.000 f     3.607                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.073 r     3.680
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.680                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.753
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.753                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.826
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.826                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.899
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.899                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.972
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.972                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.327
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.211                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.544
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.626                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.831
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.b[0] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.841 r     9.672      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.fx[1]      cell                    1.157 r    10.829
 AngryBird_Demo_inst/u2_Display/mult6_.a[6] (AngryBird_Demo_inst/u2_Display/n335[6]) net  (fanout = 1)       0.737 r    11.566                    
 AngryBird_Demo_inst/u2_Display/mult6_.p[7]                  cell (MULT18)           3.563 r    15.129
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.a[0] (AngryBird_Demo_inst/u2_Display/n336[8]) net  (fanout = 1)       0.853 r    15.982                    
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.fx[1]       cell                    1.268 r    17.250
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.c[1] (AngryBird_Demo_inst/u2_Display/n41[10]) net  (fanout = 1)       0.591 r    17.841                    
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.f[1] cell                    0.251 r    18.092
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.addra[10] (AngryBird_Demo_inst/u2_Display/singlebutton_rom_add[11]) net  (fanout = 4)       1.156 r    19.248      ../source/rtl/Display.v(298)
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000  (EMB32K)               0.000      19.248
 Arrival time                                                                       19.248                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.075ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.969 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         16.866ns  (logic 8.197ns, net 8.669ns, 48% logic)               
 Logic Levels:            8                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.b[0] (AngryBird_Demo_inst/hcnt[1]) net  (fanout = 10)      0.525 r     2.947      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.627 r     3.574
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.574                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.647
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.647                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.720
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.720                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.793
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.793                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.866
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.866                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.221
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.105                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.438
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.520                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.725
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.b[0] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.841 r     9.566      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.fx[1]      cell                    1.157 r    10.723
 AngryBird_Demo_inst/u2_Display/mult6_.a[6] (AngryBird_Demo_inst/u2_Display/n335[6]) net  (fanout = 1)       0.737 r    11.460                    
 AngryBird_Demo_inst/u2_Display/mult6_.p[7]                  cell (MULT18)           3.563 r    15.023
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.a[0] (AngryBird_Demo_inst/u2_Display/n336[8]) net  (fanout = 1)       0.853 r    15.876                    
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.fx[1]       cell                    1.268 r    17.144
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.c[1] (AngryBird_Demo_inst/u2_Display/n41[10]) net  (fanout = 1)       0.591 r    17.735                    
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.f[1] cell                    0.251 r    17.986
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.addra[10] (AngryBird_Demo_inst/u2_Display/singlebutton_rom_add[11]) net  (fanout = 4)       1.156 r    19.142      ../source/rtl/Display.v(298)
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000  (EMB32K)               0.000      19.142
 Arrival time                                                                       19.142                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.969ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.960 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         16.857ns  (logic 8.036ns, net 8.821ns, 47% logic)               
 Logic Levels:            8                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.b[1] (AngryBird_Demo_inst/hcnt[4]) net  (fanout = 10)      0.677 r     3.099      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.539 r     3.638
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.638                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.711
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.711                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.784
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.784                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.857
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.857                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.212
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.096                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.429
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.511                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.716
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.b[0] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.841 r     9.557      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.fx[1]      cell                    1.157 r    10.714
 AngryBird_Demo_inst/u2_Display/mult6_.a[6] (AngryBird_Demo_inst/u2_Display/n335[6]) net  (fanout = 1)       0.737 r    11.451                    
 AngryBird_Demo_inst/u2_Display/mult6_.p[7]                  cell (MULT18)           3.563 r    15.014
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.a[0] (AngryBird_Demo_inst/u2_Display/n336[8]) net  (fanout = 1)       0.853 r    15.867                    
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.fx[1]       cell                    1.268 r    17.135
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.c[1] (AngryBird_Demo_inst/u2_Display/n41[10]) net  (fanout = 1)       0.591 r    17.726                    
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.f[1] cell                    0.251 r    17.977
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.addra[10] (AngryBird_Demo_inst/u2_Display/singlebutton_rom_add[11]) net  (fanout = 4)       1.156 r    19.133      ../source/rtl/Display.v(298)
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000  (EMB32K)               0.000      19.133
 Arrival time                                                                       19.133                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_000.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.960ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008 (108857 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -3.838 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         16.735ns  (logic 8.182ns, net 8.553ns, 48% logic)               
 Logic Levels:            8                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b5|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.b[1] (AngryBird_Demo_inst/hcnt[0]) net  (fanout = 12)      0.646 r     3.068      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_0|u_hdmi_top/u1_Driver/lt7_cin.fco cell (ADDER)            0.539 r     3.607
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c1) net  (fanout = 1)       0.000 f     3.607                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.073 r     3.680
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.680                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.753
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.753                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.826
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.826                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.899
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.899                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.972
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.972                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.327
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.211                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.544
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.626                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.831
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.b[0] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.841 r     9.672      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.fx[1]      cell                    1.157 r    10.829
 AngryBird_Demo_inst/u2_Display/mult6_.a[6] (AngryBird_Demo_inst/u2_Display/n335[6]) net  (fanout = 1)       0.737 r    11.566                    
 AngryBird_Demo_inst/u2_Display/mult6_.p[7]                  cell (MULT18)           3.563 r    15.129
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.a[0] (AngryBird_Demo_inst/u2_Display/n336[8]) net  (fanout = 1)       0.853 r    15.982                    
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.fx[1]       cell                    1.268 r    17.250
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.c[1] (AngryBird_Demo_inst/u2_Display/n41[10]) net  (fanout = 1)       0.591 r    17.841                    
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.f[1] cell                    0.251 r    18.092
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.addra[10] (AngryBird_Demo_inst/u2_Display/singlebutton_rom_add[11]) net  (fanout = 4)       0.919 r    19.011      ../source/rtl/Display.v(298)
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008  (EMB32K)               0.000      19.011
 Arrival time                                                                       19.011                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.838ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.732 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         16.629ns  (logic 8.197ns, net 8.432ns, 49% logic)               
 Logic Levels:            8                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.b[0] (AngryBird_Demo_inst/hcnt[1]) net  (fanout = 10)      0.525 r     2.947      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_2|u_hdmi_top/u1_Driver/lt7_1.fco cell (ADDER)            0.627 r     3.574
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c3) net  (fanout = 1)       0.000 f     3.574                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.073 r     3.647
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.647                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.720
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.720                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.793
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.793                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.866
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.866                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.221
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.105                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.438
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.520                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.725
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.b[0] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.841 r     9.566      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.fx[1]      cell                    1.157 r    10.723
 AngryBird_Demo_inst/u2_Display/mult6_.a[6] (AngryBird_Demo_inst/u2_Display/n335[6]) net  (fanout = 1)       0.737 r    11.460                    
 AngryBird_Demo_inst/u2_Display/mult6_.p[7]                  cell (MULT18)           3.563 r    15.023
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.a[0] (AngryBird_Demo_inst/u2_Display/n336[8]) net  (fanout = 1)       0.853 r    15.876                    
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.fx[1]       cell                    1.268 r    17.144
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.c[1] (AngryBird_Demo_inst/u2_Display/n41[10]) net  (fanout = 1)       0.591 r    17.735                    
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.f[1] cell                    0.251 r    17.986
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.addra[10] (AngryBird_Demo_inst/u2_Display/singlebutton_rom_add[11]) net  (fanout = 4)       0.919 r    18.905      ../source/rtl/Display.v(298)
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008  (EMB32K)               0.000      18.905
 Arrival time                                                                       18.905                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.732ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.723 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.addra[10] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         16.620ns  (logic 8.036ns, net 8.584ns, 48% logic)               
 Logic Levels:            8                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.b[1] (AngryBird_Demo_inst/hcnt[4]) net  (fanout = 10)      0.677 r     3.099      ../source/rtl/AngryBird_Demo.v(131)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_4|u_hdmi_top/u1_Driver/lt7_3.fco cell (ADDER)            0.539 r     3.638
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c5) net  (fanout = 1)       0.000 f     3.638                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_6|u_hdmi_top/u1_Driver/lt7_5.fco cell (ADDER)            0.073 r     3.711
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c7) net  (fanout = 1)       0.000 f     3.711                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_8|u_hdmi_top/u1_Driver/lt7_7.fco cell (ADDER)            0.073 r     3.784
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c9) net  (fanout = 1)       0.000 f     3.784                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_10|u_hdmi_top/u1_Driver/lt7_9.fco cell (ADDER)            0.073 r     3.857
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.fci (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_c11) net  (fanout = 1)       0.000 f     3.857                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt7_cout|u_hdmi_top/u1_Driver/lt7_11.f[1] cell                    0.355 r     4.212
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.b[1] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n18) net  (fanout = 1)       0.884 r     5.096                    
 AngryBird_Demo_inst/_al_u455|AngryBird_Demo_inst/sobel_edge/VIP_RGB888_YCbCr444_inst/reg16_b0.f[1] cell                    0.333 r     5.429
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.d[0] (AngryBird_Demo_inst/u_hdmi_top/u1_Driver/n21) net  (fanout = 23)      1.082 r     6.511                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b4.f[0] cell                    0.205 r     6.716
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.b[0] (AngryBird_Demo_inst/lcd_ypos[4]) net  (fanout = 34)      2.841 r     9.557      ../source/rtl/AngryBird_Demo.v(134)
 AngryBird_Demo_inst/u2_Display/sub13/u3_al_u1569.fx[1]      cell                    1.157 r    10.714
 AngryBird_Demo_inst/u2_Display/mult6_.a[6] (AngryBird_Demo_inst/u2_Display/n335[6]) net  (fanout = 1)       0.737 r    11.451                    
 AngryBird_Demo_inst/u2_Display/mult6_.p[7]                  cell (MULT18)           3.563 r    15.014
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.a[0] (AngryBird_Demo_inst/u2_Display/n336[8]) net  (fanout = 1)       0.853 r    15.867                    
 AngryBird_Demo_inst/u2_Display/u107/u7_al_u1574.fx[1]       cell                    1.268 r    17.135
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.c[1] (AngryBird_Demo_inst/u2_Display/n41[10]) net  (fanout = 1)       0.591 r    17.726                    
 AngryBird_Demo_inst/u2_Display/_al_u830|AngryBird_Demo_inst/u2_Display/_al_u831.f[1] cell                    0.251 r    17.977
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.addra[10] (AngryBird_Demo_inst/u2_Display/singlebutton_rom_add[11]) net  (fanout = 4)       0.919 r    18.896      ../source/rtl/Display.v(298)
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008  (EMB32K)               0.000      18.896
 Arrival time                                                                       18.896                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/singlebutton/inst_8100x16_sub_004096_008.clka (AngryBird_Demo_inst/hdmi_clk) net                     1.788       1.788      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                 14.285      16.073
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.991      15.082
 clock uncertainty                                                                  -0.000      15.082
 clock recovergence pessimism                                                        0.091      15.173
 Required time                                                                      15.173            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.723ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.110 ns                                                        
 Start Point:             AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b7|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.addrb[9] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.438ns  (logic 0.137ns, net 0.301ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b7|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b6.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b7|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b6.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.addrb[9] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/rdptr_g6) net  (fanout = 5)       0.301 r     2.414                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009  (EMB)                  0.000       2.414
 Arrival time                                                                        2.414                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.clkb (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.476
 clock uncertainty                                                                   0.000       2.476
 clock recovergence pessimism                                                       -0.172       2.304
 Required time                                                                       2.304            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.110ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.243 ns                                                        
 Start Point:             AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u792|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.addrb[3] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.571ns  (logic 0.137ns, net 0.434ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u792|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u792|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b0.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.addrb[3] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/rdptr_g0) net  (fanout = 5)       0.434 r     2.547                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009  (EMB)                  0.000       2.547
 Arrival time                                                                        2.547                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.clkb (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.476
 clock uncertainty                                                                   0.000       2.476
 clock recovergence pessimism                                                       -0.172       2.304
 Required time                                                                       2.304            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.243ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.243 ns                                                        
 Start Point:             AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b2|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b8.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.addrb[5] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.571ns  (logic 0.137ns, net 0.434ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b2|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b8.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b2|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b8.q[1] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.addrb[5] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/rdptr_g2) net  (fanout = 5)       0.434 r     2.547                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009  (EMB)                  0.000       2.547
 Arrival time                                                                        2.547                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/fifo_bram_1024x16_sub_000000_009.clkb (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.476
 clock uncertainty                                                                   0.000       2.476
 clock recovergence pessimism                                                       -0.172       2.304
 Required time                                                                       2.304            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.243ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.153 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b7|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b2.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b7|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b2.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b7|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b2.q[1] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b2.mi[1] (AngryBird_Demo_inst/u_sdram_top/delayed_wrptr_g7) net  (fanout = 1)       0.271 r     2.384                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b2 path2reg1               0.119       2.503
 Arrival time                                                                        2.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b2.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.153ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.153 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/_al_u264|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b0.mi[0] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/_al_u264|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b0.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/_al_u264|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_b0.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b0.mi[0] (AngryBird_Demo_inst/u_sdram_top/delayed_wrptr_g0) net  (fanout = 1)       0.271 r     2.384                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b0         path2reg0               0.119       2.503
 Arrival time                                                                        2.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b0.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.153ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -0.917 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.sr (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         3.107ns  (logic 0.637ns, net 2.470ns, 20% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.c[0] (AngryBird_Demo_inst/photo_wr_done) net  (fanout = 2)       0.623 r     3.045      ../source/rtl/AngryBird_Demo.v(34)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.f[0] cell                    0.348 r     3.393
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.sr (AngryBird_Demo_inst/n2) net  (fanout = 25)      1.847 r     5.240                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6 path2reg                0.143       5.383
 Arrival time                                                                        5.383                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b6.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  2.790       4.766
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       4.466
 clock uncertainty                                                                  -0.000       4.466
 clock recovergence pessimism                                                        0.000       4.466
 Required time                                                                       4.466            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.917ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -0.915 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.sr (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         3.105ns  (logic 0.637ns, net 2.468ns, 20% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.c[0] (AngryBird_Demo_inst/photo_wr_done) net  (fanout = 2)       0.623 r     3.045      ../source/rtl/AngryBird_Demo.v(34)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.f[0] cell                    0.348 r     3.393
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.sr (AngryBird_Demo_inst/n2) net  (fanout = 25)      1.845 r     5.238                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3 path2reg                0.143       5.381
 Arrival time                                                                        5.381                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  2.790       4.766
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       4.466
 clock uncertainty                                                                  -0.000       4.466
 clock recovergence pessimism                                                        0.000       4.466
 Required time                                                                       4.466            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.915ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -0.753 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b2.sr (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         2.943ns  (logic 0.637ns, net 2.306ns, 21% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.c[0] (AngryBird_Demo_inst/photo_wr_done) net  (fanout = 2)       0.623 r     3.045      ../source/rtl/AngryBird_Demo.v(34)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.f[0] cell                    0.348 r     3.393
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b2.sr (AngryBird_Demo_inst/n2) net  (fanout = 25)      1.683 r     5.076                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b2            path2reg                0.143       5.219
 Arrival time                                                                        5.219                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/reg1_b2.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  2.790       4.766
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       4.466
 clock uncertainty                                                                  -0.000       4.466
 clock recovergence pessimism                                                        0.000       4.466
 Required time                                                                       4.466            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.753ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.419 ns                                                        
 Start Point:             AngryBird_Demo_inst/sobel_edge/u_threshold_binary/lt3_0|sobel_edge/u_threshold_binary/lt3_cin.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b4.sr (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.847ns  (logic 0.202ns, net 0.645ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/sobel_edge/u_threshold_binary/lt3_0|sobel_edge/u_threshold_binary/lt3_cin.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/sobel_edge/u_threshold_binary/lt3_0|sobel_edge/u_threshold_binary/lt3_cin.q[1] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b4.sr (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/reset) net  (fanout = 28)      0.645 r     2.758      ../source/rtl/hdmi/dvi_transmitter_top.v(40)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b4 path2reg                0.065       2.823
 Arrival time                                                                        2.823                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_r/reg5_b4.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.419ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.647 ns                                                        
 Start Point:             AngryBird_Demo_inst/sobel_edge/u_threshold_binary/lt3_0|sobel_edge/u_threshold_binary/lt3_cin.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b4.sr (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         1.075ns  (logic 0.202ns, net 0.873ns, 18% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/sobel_edge/u_threshold_binary/lt3_0|sobel_edge/u_threshold_binary/lt3_cin.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/sobel_edge/u_threshold_binary/lt3_0|sobel_edge/u_threshold_binary/lt3_cin.q[1] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b4.sr (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/reset) net  (fanout = 28)      0.873 r     2.986      ../source/rtl/hdmi/dvi_transmitter_top.v(40)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b4 path2reg                0.065       3.051
 Arrival time                                                                        3.051                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg5_b4.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.647ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/rd_synchro_inst/three_state_reg|AngryBird_Demo_inst/rd_synchro_inst/two_flag_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.789 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/rd_synchro_inst/three_state_reg|AngryBird_Demo_inst/rd_synchro_inst/two_flag_reg.sr (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         1.389ns  (logic 0.543ns, net 0.846ns, 39% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_0|fifo_ctrl_inst/lt3_cin.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.c[0] (AngryBird_Demo_inst/photo_wr_done) net  (fanout = 2)       0.549 r     2.662      ../source/rtl/AngryBird_Demo.v(34)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b4.f[0] cell                    0.297 r     2.959
 AngryBird_Demo_inst/rd_synchro_inst/three_state_reg|AngryBird_Demo_inst/rd_synchro_inst/two_flag_reg.sr (AngryBird_Demo_inst/n2) net  (fanout = 25)      0.297 r     3.256                    
 AngryBird_Demo_inst/rd_synchro_inst/three_state_reg|AngryBird_Demo_inst/rd_synchro_inst/two_flag_reg path2reg                0.109       3.365
 Arrival time                                                                        3.365                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/three_state_reg|AngryBird_Demo_inst/rd_synchro_inst/two_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                        0.000       2.576
 Required time                                                                       2.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.789ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1]          
Clock = AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1], period 3.061ns, rising at 0ns, falling at 1.53ns

164 endpoints analyzed totally, and 366 paths analyzed
3 errors detected : 3 setup errors (TNS = -43.081), 0 hold errors (TNS = 0.000)
Minimum period is 4.74ns
---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.679 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b6|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b7.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b0.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         1.266ns  (logic 0.517ns, net 0.749ns, 40% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b6|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b7.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b6|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b7.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b0.d[1] (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/green_10bit[6]) net  (fanout = 1)       0.749 r     3.171      ../source/rtl/hdmi/dvi_transmitter_top.v(44)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b0 path2reg1               0.371       3.542
 Arrival time                                                                        3.542                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b0.clk (AngryBird_Demo_inst/hdmi_5clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(115)
 capture clock edge                                                                  0.003       1.979
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.863
 clock uncertainty                                                                  -0.000       1.863
 clock recovergence pessimism                                                        0.000       1.863
 Required time                                                                       1.863            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.679ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.627 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b0|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b0.c[0] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         1.214ns  (logic 0.612ns, net 0.602ns, 50% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b0|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b1.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b0|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b1.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b0.c[0] (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/blue_10bit[1]) net  (fanout = 1)       0.602 r     3.024      ../source/rtl/hdmi/dvi_transmitter_top.v(45)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b0 path2reg0               0.466       3.490
 Arrival time                                                                        3.490                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b0.clk (AngryBird_Demo_inst/hdmi_5clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(115)
 capture clock edge                                                                  0.003       1.979
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.863
 clock uncertainty                                                                  -0.000       1.863
 clock recovergence pessimism                                                        0.000       1.863
 Required time                                                                       1.863            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.627ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.556 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b3.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         1.143ns  (logic 0.517ns, net 0.626ns, 45% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b6.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b6.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b3.d[0] (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/blue_10bit[6]) net  (fanout = 1)       0.626 r     3.048      ../source/rtl/hdmi/dvi_transmitter_top.v(45)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b3 path2reg0               0.371       3.419
 Arrival time                                                                        3.419                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b2|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b3.clk (AngryBird_Demo_inst/hdmi_5clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(115)
 capture clock edge                                                                  0.003       1.979
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.863
 clock uncertainty                                                                  -0.000       1.863
 clock recovergence pessimism                                                        0.000       1.863
 Required time                                                                       1.863            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.556ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.153 ns                                                        
 Start Point:             AngryBird_Demo_inst/_al_u737|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b8.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b4.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/_al_u737|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b8.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/_al_u737|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b8.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b4.mi[1] (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/green_10bit[8]) net  (fanout = 1)       0.271 r     2.384      ../source/rtl/hdmi/dvi_transmitter_top.v(44)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b4 path2reg1               0.119       2.503
 Arrival time                                                                        2.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_r/reg1_b4.clk (AngryBird_Demo_inst/hdmi_5clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(115)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.153ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.204 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b2.c[0] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.578ns  (logic 0.439ns, net 0.139ns, 75% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b5.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b3|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg4_b5.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b2.c[0] (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/green_10bit[5]) net  (fanout = 1)       0.139 r     2.252      ../source/rtl/hdmi/dvi_transmitter_top.v(44)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b2 path2reg0               0.302       2.554
 Arrival time                                                                        2.554                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg0_b1|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_g/reg1_b2.clk (AngryBird_Demo_inst/hdmi_5clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(115)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.204ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.299 ns                                                        
 Start Point:             AngryBird_Demo_inst/_al_u784|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b8.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b4.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_hdmi_pll/pll_inst.refclk                  
 Data Path Delay:         0.673ns  (logic 0.256ns, net 0.417ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/_al_u784|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b8.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/_al_u784|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_b/reg4_b8.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b4.mi[1] (AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/blue_10bit[8]) net  (fanout = 1)       0.417 r     2.530      ../source/rtl/hdmi/dvi_transmitter_top.v(45)
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b4 path2reg1               0.119       2.649
 Arrival time                                                                        2.649                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg0_b4|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_b/reg1_b4.clk (AngryBird_Demo_inst/hdmi_5clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(115)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.299ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: AngryBird_Demo_inst/u_pll/pll_inst.clkc[0]               
Clock = AngryBird_Demo_inst/u_pll/pll_inst.clkc[0], period 20ns, rising at 0ns, falling at 10ns

36 endpoints analyzed totally, and 352 paths analyzed
3 errors detected : 3 setup errors (TNS = -22.998), 0 hold errors (TNS = 0.000)
Minimum period is 24.013ns
---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     16.337 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.c[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.419ns  (logic 1.729ns, net 1.690ns, 50% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.b[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[0]) net  (fanout = 2)       0.602 r     3.158      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.fco          cell (ADDER)            0.836 r     3.994
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fci (AngryBird_Demo_inst/u_i2c_dr/add0/c3) net  (fanout = 1)       0.000 f     3.994      ../source/rtl/OV5640/i2c_dri.v(94)
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fx[0]          cell                    0.387 r     4.381
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.c[1] (AngryBird_Demo_inst/u_i2c_dr/n21[4]) net  (fanout = 1)       1.088 r     5.469      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5 path2reg1               0.360       5.829
 Arrival time                                                                        5.829                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.337ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.529 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.c[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.227ns  (logic 1.663ns, net 1.564ns, 51% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.b[1] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[2]) net  (fanout = 2)       0.476 r     3.032      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.fco          cell (ADDER)            0.770 r     3.802
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fci (AngryBird_Demo_inst/u_i2c_dr/add0/c3) net  (fanout = 1)       0.000 f     3.802      ../source/rtl/OV5640/i2c_dri.v(94)
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fx[0]          cell                    0.387 r     4.189
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.c[1] (AngryBird_Demo_inst/u_i2c_dr/n21[4]) net  (fanout = 1)       1.088 r     5.277      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5 path2reg1               0.360       5.637
 Arrival time                                                                        5.637                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.529ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.564 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.c[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.192ns  (logic 1.774ns, net 1.418ns, 55% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[0] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.a[1] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.330 r     2.886      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.fco          cell (ADDER)            0.881 r     3.767
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fci (AngryBird_Demo_inst/u_i2c_dr/add0/c3) net  (fanout = 1)       0.000 f     3.767      ../source/rtl/OV5640/i2c_dri.v(94)
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fx[0]          cell                    0.387 r     4.154
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.c[1] (AngryBird_Demo_inst/u_i2c_dr/n21[4]) net  (fanout = 1)       1.088 r     5.242      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5 path2reg1               0.360       5.602
 Arrival time                                                                        5.602                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.564ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     16.684 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.ce (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.072ns  (logic 0.990ns, net 2.082ns, 32% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.a[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[6]) net  (fanout = 2)       0.772 r     3.328      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.f[0] cell                    0.424 r     3.752
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.b[1] (AngryBird_Demo_inst/u_i2c_dr/_al_u77_o) net  (fanout = 1)       0.459 r     4.211                    
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.333 r     4.544
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.ce (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.851 r     5.395                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg                                            0.087       5.482
 Arrival time                                                                        5.482                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.684ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.930 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.ce (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         2.826ns  (logic 0.914ns, net 1.912ns, 32% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.c[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[8]) net  (fanout = 2)       0.602 r     3.158      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.f[0] cell                    0.348 r     3.506
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.b[1] (AngryBird_Demo_inst/u_i2c_dr/_al_u77_o) net  (fanout = 1)       0.459 r     3.965                    
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.333 r     4.298
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.ce (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.851 r     5.149                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg                                            0.087       5.236
 Arrival time                                                                        5.236                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.930ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.967 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.ce (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         2.789ns  (logic 0.997ns, net 1.792ns, 35% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.q[0] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.b[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[7]) net  (fanout = 2)       0.482 r     3.038      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.f[0] cell                    0.431 r     3.469
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.b[1] (AngryBird_Demo_inst/u_i2c_dr/_al_u77_o) net  (fanout = 1)       0.459 r     3.928                    
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.333 r     4.261
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.ce (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.851 r     5.112                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg                                            0.087       5.199
 Arrival time                                                                        5.199                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.967ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9 (19 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     16.709 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.c[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.047ns  (logic 1.835ns, net 1.212ns, 60% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.b[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[4]) net  (fanout = 2)       0.749 r     3.305      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fco            cell (ADDER)            0.836 r     4.141
 AngryBird_Demo_inst/u_i2c_dr/add0/u7_al_u206.fci (AngryBird_Demo_inst/u_i2c_dr/add0/c7) net  (fanout = 1)       0.000 f     4.141      ../source/rtl/OV5640/i2c_dri.v(94)
 AngryBird_Demo_inst/u_i2c_dr/add0/u7_al_u206.fx[0]          cell                    0.387 r     4.528
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.c[1] (AngryBird_Demo_inst/u_i2c_dr/n21[8]) net  (fanout = 1)       0.463 r     4.991      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9 path2reg1               0.466       5.457
 Arrival time                                                                        5.457                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.709ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.724 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.c[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.032ns  (logic 1.967ns, net 1.065ns, 64% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.b[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[0]) net  (fanout = 2)       0.602 r     3.158      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/add0/ucin_al_u204.fco          cell (ADDER)            0.836 r     3.994
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fci (AngryBird_Demo_inst/u_i2c_dr/add0/c3) net  (fanout = 1)       0.000 f     3.994      ../source/rtl/OV5640/i2c_dri.v(94)
 AngryBird_Demo_inst/u_i2c_dr/add0/u3_al_u205.fco            cell (ADDER)            0.132 r     4.126
 AngryBird_Demo_inst/u_i2c_dr/add0/u7_al_u206.fci (AngryBird_Demo_inst/u_i2c_dr/add0/c7) net  (fanout = 1)       0.000 f     4.126      ../source/rtl/OV5640/i2c_dri.v(94)
 AngryBird_Demo_inst/u_i2c_dr/add0/u7_al_u206.fx[0]          cell                    0.387 r     4.513
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.c[1] (AngryBird_Demo_inst/u_i2c_dr/n21[8]) net  (fanout = 1)       0.463 r     4.976      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9 path2reg1               0.466       5.442
 Arrival time                                                                        5.442                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.724ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     16.746 ns                                                       
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.010ns  (logic 1.274ns, net 1.736ns, 42% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.q[1] clk2q                   0.146 r     2.556
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.a[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[6]) net  (fanout = 2)       0.772 r     3.328      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/_al_u679|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b1.f[0] cell                    0.424 r     3.752
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.b[1] (AngryBird_Demo_inst/u_i2c_dr/_al_u77_o) net  (fanout = 1)       0.459 r     4.211                    
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.333 r     4.544
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.d[1] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.505 r     5.049      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9 path2reg1               0.371       5.420
 Arrival time                                                                        5.420                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                 20.000      22.067
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.951
 clock uncertainty                                                                  -0.000      21.951
 clock recovergence pessimism                                                        0.215      22.166
 Required time                                                                      22.166            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.746ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.702 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.a[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.776ns  (logic 0.637ns, net 0.139ns, 82% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.q[0]               clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.a[0] (AngryBird_Demo_inst/i2c_dri_clk) net  (fanout = 2)       0.139 r     2.343      ../source/rtl/AngryBird_Demo.v(389)
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg                    path2reg0               0.500       2.843
 Arrival time                                                                        2.843                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.343       2.141
 Required time                                                                       2.141            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.702ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 (13 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.932 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.134ns  (logic 0.566ns, net 0.568ns, 49% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[0] clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.d[1] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.283 r     2.487      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.158 r     2.645
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[1] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.285 r     2.930      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg1               0.271       3.201
 Arrival time                                                                        3.201                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.215       2.269
 Required time                                                                       2.269            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.932ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.511 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.713ns  (logic 0.597ns, net 1.116ns, 34% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[1] clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.c[1] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[0]) net  (fanout = 2)       0.831 r     3.035      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.189 r     3.224
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[1] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.285 r     3.509      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg1               0.271       3.780
 Arrival time                                                                        3.780                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.215       2.269
 Required time                                                                       2.269            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.511ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.548 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.750ns  (logic 0.919ns, net 0.831ns, 52% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.q[0] clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.d[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[5]) net  (fanout = 2)       0.416 r     2.620      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[0] cell                    0.158 r     2.778
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.a[1] (AngryBird_Demo_inst/u_i2c_dr/_al_u78_o) net  (fanout = 1)       0.130 r     2.908                    
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.353 r     3.261
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[1] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.285 r     3.546      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg1               0.271       3.817
 Arrival time                                                                        3.817                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.215       2.269
 Required time                                                                       2.269            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.548ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.932 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.134ns  (logic 0.566ns, net 0.568ns, 49% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[0] clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.d[1] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[1]) net  (fanout = 2)       0.283 r     2.487      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.158 r     2.645
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[0] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.285 r     2.930      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg0               0.271       3.201
 Arrival time                                                                        3.201                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.215       2.269
 Required time                                                                       2.269            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.932ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.511 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.713ns  (logic 0.597ns, net 1.116ns, 34% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.q[1] clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.c[1] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[0]) net  (fanout = 2)       0.831 r     3.035      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.189 r     3.224
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[0] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.285 r     3.509      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg0               0.271       3.780
 Arrival time                                                                        3.780                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.215       2.269
 Required time                                                                       2.269            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.511ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.548 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.750ns  (logic 0.919ns, net 0.831ns, 52% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.q[0] clk2q                   0.137 r     2.204
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.d[0] (AngryBird_Demo_inst/u_i2c_dr/clk_cnt[5]) net  (fanout = 2)       0.416 r     2.620      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[0] cell                    0.158 r     2.778
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.a[1] (AngryBird_Demo_inst/u_i2c_dr/_al_u78_o) net  (fanout = 1)       0.130 r     2.908                    
 AngryBird_Demo_inst/u_i2c_dr/_al_u79|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/serializer_clk/reg0_b2.f[1] cell                    0.353 r     3.261
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.d[0] (AngryBird_Demo_inst/u_i2c_dr/n18) net  (fanout = 11)      0.285 r     3.546      ../source/rtl/OV5640/i2c_dri.v(68)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg0               0.271       3.817
 Arrival time                                                                        3.817                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                       -0.215       2.269
 Required time                                                                       2.269            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.548ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.013 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.509ns  (logic 0.637ns, net 2.872ns, 18% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      2.078 r     4.500      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[0] cell                    0.348 r     4.848
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_14) net  (fanout = 14)      0.794 r     5.642      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3 path2reg                0.143       5.785
 Arrival time                                                                        5.785                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b2|AngryBird_Demo_inst/u_i2c_dr/reg0_b3.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.005       2.072
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.772
 clock uncertainty                                                                  -0.000       1.772
 clock recovergence pessimism                                                        0.000       1.772
 Required time                                                                       1.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.013ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -3.930 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.426ns  (logic 0.637ns, net 2.789ns, 18% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      2.078 r     4.500      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[0] cell                    0.348 r     4.848
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_14) net  (fanout = 14)      0.711 r     5.559      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg                    path2reg                0.143       5.702
 Arrival time                                                                        5.702                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/dri_clk_reg.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.005       2.072
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.772
 clock uncertainty                                                                  -0.000       1.772
 clock recovergence pessimism                                                        0.000       1.772
 Required time                                                                       1.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.930ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -3.838 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.334ns  (logic 0.637ns, net 2.697ns, 19% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      2.078 r     4.500      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[0] cell                    0.348 r     4.848
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_14) net  (fanout = 14)      0.619 r     5.467      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5 path2reg                0.143       5.610
 Arrival time                                                                        5.610                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b4|AngryBird_Demo_inst/u_i2c_dr/reg0_b5.clk (AngryBird_Demo_inst/clk_50m) net                     2.067       2.067      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.005       2.072
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.772
 clock uncertainty                                                                  -0.000       1.772
 clock recovergence pessimism                                                        0.000       1.772
 Required time                                                                       1.772            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.838ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   2.096 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         2.830ns  (logic 0.543ns, net 2.287ns, 19% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      1.844 r     3.957      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[0] cell                    0.297 r     4.254
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_14) net  (fanout = 14)      0.443 r     4.697      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9 path2reg                0.109       4.806
 Arrival time                                                                        4.806                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b8|AngryBird_Demo_inst/u_i2c_dr/reg0_b9.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.710
 clock uncertainty                                                                   0.000       2.710
 clock recovergence pessimism                                                        0.000       2.710
 Required time                                                                       2.710            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.096ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   2.107 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         2.841ns  (logic 0.543ns, net 2.298ns, 19% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      1.844 r     3.957      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[0] cell                    0.297 r     4.254
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_14) net  (fanout = 14)      0.454 r     4.708      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1 path2reg                0.109       4.817
 Arrival time                                                                        4.817                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b0|AngryBird_Demo_inst/u_i2c_dr/reg0_b1.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.710
 clock uncertainty                                                                   0.000       2.710
 clock recovergence pessimism                                                        0.000       2.710
 Required time                                                                       2.710            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.107ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   2.142 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[0])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         2.876ns  (logic 0.543ns, net 2.333ns, 18% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      1.844 r     3.957      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[0] cell                    0.297 r     4.254
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_14) net  (fanout = 14)      0.489 r     4.743      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7 path2reg                0.109       4.852
 Arrival time                                                                        4.852                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_pll/clk0_buf) net                     0.000       0.000      ../al_ip/PLL.v(44)
 AngryBird_Demo_inst/u_pll/bufg_feedback.clko                cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u_i2c_dr/reg0_b6|AngryBird_Demo_inst/u_i2c_dr/reg0_b7.clk (AngryBird_Demo_inst/clk_50m) net                     2.410       2.410      ../source/rtl/AngryBird_Demo.v(95)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.710
 clock uncertainty                                                                   0.000       2.710
 clock recovergence pessimism                                                        0.000       2.710
 Required time                                                                       2.710            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.142ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: AngryBird_Demo_inst/u_pll/pll_inst.clkc[1]               
Clock = AngryBird_Demo_inst/u_pll/pll_inst.clkc[1], period 10ns, rising at 0ns, falling at 5ns

2516 endpoints analyzed totally, and 53796 paths analyzed
15 errors detected : 15 setup errors (TNS = -1869.454), 0 hold errors (TNS = 0.000)
Minimum period is 17.71ns
---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21 (197 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -7.710 ns                                                        
 Start Point:             AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.299ns  (logic 3.012ns, net 4.287ns, 41% logic)                
 Logic Levels:            9                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.a[1] (AngryBird_Demo_inst/u3_Top_Logic/state[3]) net  (fanout = 4)       0.612 r     3.034      ../source/rtl/Top_Logic.v(37)
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[1] cell                    0.424 r     3.458
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.d[0] (AngryBird_Demo_inst/_al_u551_o) net  (fanout = 1)       0.158 r     3.616                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[0] cell                    0.262 r     3.878
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.d[1] (AngryBird_Demo_inst/state_number[4]) net  (fanout = 13)      0.692 r     4.570      ../source/rtl/AngryBird_Demo.v(31)
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.f[1] cell                    0.205 r     4.775
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.d[1] (AngryBird_Demo_inst/rd_synchro_inst/n55) net  (fanout = 3)       0.615 r     5.390                    
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[1] cell                    0.262 r     5.652
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.d[0] (AngryBird_Demo_inst/rd_synchro_inst/n67[20]) net  (fanout = 2)       0.456 r     6.108                    
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.f[0] cell                    0.262 r     6.370
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.b[1] (AngryBird_Demo_inst/rd_synchro_inst/n67[18]) net  (fanout = 2)       0.502 r     6.872                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.fco cell (ADDER)            0.539 r     7.411
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c19) net  (fanout = 1)       0.000 f     7.411                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fco cell (ADDER)            0.073 r     7.484
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c21) net  (fanout = 1)       0.000 f     7.484                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fco cell (ADDER)            0.073 r     7.557
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c23) net  (fanout = 1)       0.000 f     7.557                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.f[0] cell                    0.144 r     7.701
 AngryBird_Demo_inst/u_sdram_top/_al_u642.c[0] (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n24) net  (fanout = 15)      0.514 r     8.215                    
 AngryBird_Demo_inst/u_sdram_top/_al_u642.f[0]               cell                    0.251 r     8.466
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.d[0] (AngryBird_Demo_inst/u_sdram_top/_al_u642_o) net  (fanout = 1)       0.738 r     9.204      ../source/rtl/sdram_pingpang/sdram_top.v(70)
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21 path2reg0               0.371       9.575
 Arrival time                                                                        9.575                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.710ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -7.537 ns                                                        
 Start Point:             AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.c[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.126ns  (logic 3.107ns, net 4.019ns, 43% logic)                
 Logic Levels:            9                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.a[1] (AngryBird_Demo_inst/u3_Top_Logic/state[3]) net  (fanout = 4)       0.612 r     3.034      ../source/rtl/Top_Logic.v(37)
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[1] cell                    0.424 r     3.458
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.d[0] (AngryBird_Demo_inst/_al_u551_o) net  (fanout = 1)       0.158 r     3.616                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[0] cell                    0.262 r     3.878
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.d[1] (AngryBird_Demo_inst/state_number[4]) net  (fanout = 13)      0.692 r     4.570      ../source/rtl/AngryBird_Demo.v(31)
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.f[1] cell                    0.205 r     4.775
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.d[1] (AngryBird_Demo_inst/rd_synchro_inst/n55) net  (fanout = 3)       0.615 r     5.390                    
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[1] cell                    0.262 r     5.652
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.d[0] (AngryBird_Demo_inst/rd_synchro_inst/n67[20]) net  (fanout = 2)       0.456 r     6.108                    
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.f[0] cell                    0.262 r     6.370
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.b[1] (AngryBird_Demo_inst/rd_synchro_inst/n67[18]) net  (fanout = 2)       0.502 r     6.872                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.fco cell (ADDER)            0.539 r     7.411
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c19) net  (fanout = 1)       0.000 f     7.411                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fco cell (ADDER)            0.073 r     7.484
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c21) net  (fanout = 1)       0.000 f     7.484                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fco cell (ADDER)            0.073 r     7.557
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c23) net  (fanout = 1)       0.000 f     7.557                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.f[0] cell                    0.144 r     7.701
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.c[0] (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n24) net  (fanout = 15)      0.514 r     8.215                    
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.f[0] cell                    0.251 r     8.466
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.c[0] (AngryBird_Demo_inst/u_sdram_top/_al_u640_o) net  (fanout = 5)       0.470 r     8.936      ../source/rtl/sdram_pingpang/sdram_top.v(70)
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21 path2reg0               0.466       9.402
 Arrival time                                                                        9.402                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.537ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -7.447 ns                                                        
 Start Point:             AngryBird_Demo_inst/u3_Top_Logic/reg2_b2|AngryBird_Demo_inst/u3_Top_Logic/reg2_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.036ns  (logic 3.019ns, net 4.017ns, 42% logic)                
 Logic Levels:            9                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b2|AngryBird_Demo_inst/u3_Top_Logic/reg2_b5.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b2|AngryBird_Demo_inst/u3_Top_Logic/reg2_b5.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.b[1] (AngryBird_Demo_inst/u3_Top_Logic/state[2]) net  (fanout = 5)       0.342 r     2.764      ../source/rtl/Top_Logic.v(37)
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[1] cell                    0.431 r     3.195
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.d[0] (AngryBird_Demo_inst/_al_u551_o) net  (fanout = 1)       0.158 r     3.353                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[0] cell                    0.262 r     3.615
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.d[1] (AngryBird_Demo_inst/state_number[4]) net  (fanout = 13)      0.692 r     4.307      ../source/rtl/AngryBird_Demo.v(31)
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.f[1] cell                    0.205 r     4.512
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.d[1] (AngryBird_Demo_inst/rd_synchro_inst/n55) net  (fanout = 3)       0.615 r     5.127                    
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[1] cell                    0.262 r     5.389
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.d[0] (AngryBird_Demo_inst/rd_synchro_inst/n67[20]) net  (fanout = 2)       0.456 r     5.845                    
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.f[0] cell                    0.262 r     6.107
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.b[1] (AngryBird_Demo_inst/rd_synchro_inst/n67[18]) net  (fanout = 2)       0.502 r     6.609                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.fco cell (ADDER)            0.539 r     7.148
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c19) net  (fanout = 1)       0.000 f     7.148                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fco cell (ADDER)            0.073 r     7.221
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c21) net  (fanout = 1)       0.000 f     7.221                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fco cell (ADDER)            0.073 r     7.294
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c23) net  (fanout = 1)       0.000 f     7.294                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.f[0] cell                    0.144 r     7.438
 AngryBird_Demo_inst/u_sdram_top/_al_u642.c[0] (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n24) net  (fanout = 15)      0.514 r     7.952                    
 AngryBird_Demo_inst/u_sdram_top/_al_u642.f[0]               cell                    0.251 r     8.203
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.d[0] (AngryBird_Demo_inst/u_sdram_top/_al_u642_o) net  (fanout = 1)       0.738 r     8.941      ../source/rtl/sdram_pingpang/sdram_top.v(70)
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21 path2reg0               0.371       9.312
 Arrival time                                                                        9.312                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b20|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b21.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.447ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19 (204 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -7.653 ns                                                        
 Start Point:             AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.b[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.242ns  (logic 3.092ns, net 4.150ns, 42% logic)                
 Logic Levels:            9                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.a[1] (AngryBird_Demo_inst/u3_Top_Logic/state[3]) net  (fanout = 4)       0.612 r     3.034      ../source/rtl/Top_Logic.v(37)
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[1] cell                    0.424 r     3.458
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.d[0] (AngryBird_Demo_inst/_al_u551_o) net  (fanout = 1)       0.158 r     3.616                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[0] cell                    0.262 r     3.878
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.d[1] (AngryBird_Demo_inst/state_number[4]) net  (fanout = 13)      0.692 r     4.570      ../source/rtl/AngryBird_Demo.v(31)
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.f[1] cell                    0.205 r     4.775
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.d[1] (AngryBird_Demo_inst/rd_synchro_inst/n55) net  (fanout = 3)       0.615 r     5.390                    
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[1] cell                    0.262 r     5.652
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.d[0] (AngryBird_Demo_inst/rd_synchro_inst/n67[20]) net  (fanout = 2)       0.456 r     6.108                    
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.f[0] cell                    0.262 r     6.370
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.b[1] (AngryBird_Demo_inst/rd_synchro_inst/n67[18]) net  (fanout = 2)       0.502 r     6.872                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.fco cell (ADDER)            0.539 r     7.411
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c19) net  (fanout = 1)       0.000 f     7.411                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fco cell (ADDER)            0.073 r     7.484
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c21) net  (fanout = 1)       0.000 f     7.484                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fco cell (ADDER)            0.073 r     7.557
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c23) net  (fanout = 1)       0.000 f     7.557                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.f[0] cell                    0.144 r     7.701
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.c[0] (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n24) net  (fanout = 15)      0.514 r     8.215                    
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.f[0] cell                    0.251 r     8.466
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.b[0] (AngryBird_Demo_inst/u_sdram_top/_al_u640_o) net  (fanout = 5)       0.601 r     9.067      ../source/rtl/sdram_pingpang/sdram_top.v(70)
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19 path2reg0               0.451       9.518
 Arrival time                                                                        9.518                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.653ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -7.509 ns                                                        
 Start Point:             AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.098ns  (logic 2.955ns, net 4.143ns, 41% logic)                
 Logic Levels:            9                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/_al_u549|AngryBird_Demo_inst/u3_Top_Logic/reg2_b3.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.a[1] (AngryBird_Demo_inst/u3_Top_Logic/state[3]) net  (fanout = 4)       0.612 r     3.034      ../source/rtl/Top_Logic.v(37)
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[1] cell                    0.424 r     3.458
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.d[0] (AngryBird_Demo_inst/_al_u551_o) net  (fanout = 1)       0.158 r     3.616                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[0] cell                    0.262 r     3.878
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.d[1] (AngryBird_Demo_inst/state_number[4]) net  (fanout = 13)      0.692 r     4.570      ../source/rtl/AngryBird_Demo.v(31)
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.f[1] cell                    0.205 r     4.775
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.d[1] (AngryBird_Demo_inst/rd_synchro_inst/n55) net  (fanout = 3)       0.615 r     5.390                    
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[1] cell                    0.262 r     5.652
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.d[0] (AngryBird_Demo_inst/rd_synchro_inst/n67[20]) net  (fanout = 2)       0.456 r     6.108                    
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.f[0] cell                    0.262 r     6.370
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.b[1] (AngryBird_Demo_inst/rd_synchro_inst/n67[18]) net  (fanout = 2)       0.502 r     6.872                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.fco cell (ADDER)            0.539 r     7.411
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c19) net  (fanout = 1)       0.000 f     7.411                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fco cell (ADDER)            0.073 r     7.484
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c21) net  (fanout = 1)       0.000 f     7.484                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fco cell (ADDER)            0.073 r     7.557
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c23) net  (fanout = 1)       0.000 f     7.557                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.f[0] cell                    0.144 r     7.701
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.c[1] (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n24) net  (fanout = 15)      0.514 r     8.215                    
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.f[1] cell                    0.251 r     8.466
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.d[0] (AngryBird_Demo_inst/u_sdram_top/_al_u646_o) net  (fanout = 1)       0.594 r     9.060      ../source/rtl/sdram_pingpang/sdram_top.v(70)
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19 path2reg0               0.314       9.374
 Arrival time                                                                        9.374                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.509ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -7.390 ns                                                        
 Start Point:             AngryBird_Demo_inst/u3_Top_Logic/reg2_b2|AngryBird_Demo_inst/u3_Top_Logic/reg2_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.b[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         6.979ns  (logic 3.099ns, net 3.880ns, 44% logic)                
 Logic Levels:            9                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b2|AngryBird_Demo_inst/u3_Top_Logic/reg2_b5.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b2|AngryBird_Demo_inst/u3_Top_Logic/reg2_b5.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.b[1] (AngryBird_Demo_inst/u3_Top_Logic/state[2]) net  (fanout = 5)       0.342 r     2.764      ../source/rtl/Top_Logic.v(37)
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[1] cell                    0.431 r     3.195
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.d[0] (AngryBird_Demo_inst/_al_u551_o) net  (fanout = 1)       0.158 r     3.353                    
 AngryBird_Demo_inst/u3_Top_Logic/reg2_b0|AngryBird_Demo_inst/u3_Top_Logic/reg2_b4.f[0] cell                    0.262 r     3.615
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.d[1] (AngryBird_Demo_inst/state_number[4]) net  (fanout = 13)      0.692 r     4.307      ../source/rtl/AngryBird_Demo.v(31)
 AngryBird_Demo_inst/_al_u625|AngryBird_Demo_inst/u_hdmi_top/u_rgb2dvi_0/encoder_g/reg3_b3.f[1] cell                    0.205 r     4.512
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.d[1] (AngryBird_Demo_inst/rd_synchro_inst/n55) net  (fanout = 3)       0.615 r     5.127                    
 AngryBird_Demo_inst/_al_u677|AngryBird_Demo_inst/u_cmos_capture_data/cam_href_d1_reg.f[1] cell                    0.262 r     5.389
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.d[0] (AngryBird_Demo_inst/rd_synchro_inst/n67[20]) net  (fanout = 2)       0.456 r     5.845                    
 AngryBird_Demo_inst/_al_u903|AngryBird_Demo_inst/_al_u959.f[0] cell                    0.262 r     6.107
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.b[1] (AngryBird_Demo_inst/rd_synchro_inst/n67[18]) net  (fanout = 2)       0.502 r     6.609                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_18|fifo_ctrl_inst/lt3_17.fco cell (ADDER)            0.539 r     7.148
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c19) net  (fanout = 1)       0.000 f     7.148                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_20|fifo_ctrl_inst/lt3_19.fco cell (ADDER)            0.073 r     7.221
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c21) net  (fanout = 1)       0.000 f     7.221                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_22|fifo_ctrl_inst/lt3_21.fco cell (ADDER)            0.073 r     7.294
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.fci (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_c23) net  (fanout = 1)       0.000 f     7.294                    
 AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/lt3_cout_al_u990.f[0] cell                    0.144 r     7.438
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.c[0] (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n24) net  (fanout = 15)      0.514 r     7.952                    
 AngryBird_Demo_inst/u_sdram_top/_al_u646|AngryBird_Demo_inst/u_sdram_top/_al_u640.f[0] cell                    0.251 r     8.203
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.b[0] (AngryBird_Demo_inst/u_sdram_top/_al_u640_o) net  (fanout = 5)       0.601 r     8.804      ../source/rtl/sdram_pingpang/sdram_top.v(70)
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19 path2reg0               0.451       9.255
 Arrival time                                                                        9.255                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/_al_u639|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/reg1_b19.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.390ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg (28 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -7.650 ns                                                        
 Start Point:             AngryBird_Demo_inst/u2_Display/reg3_b2|AngryBird_Demo_inst/u2_Display/reg3_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.239ns  (logic 2.726ns, net 4.513ns, 37% logic)                
 Logic Levels:            7                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/reg3_b2|AngryBird_Demo_inst/u2_Display/reg3_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u2_Display/reg3_b2|AngryBird_Demo_inst/u2_Display/reg3_b3.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u2_Display/lt128_4|lt128_3.b[0] (AngryBird_Demo_inst/u2_Display/score[3]) net  (fanout = 9)       0.634 r     3.056      ../source/rtl/Display.v(34)
 AngryBird_Demo_inst/u2_Display/lt128_4|lt128_3.fco          cell (ADDER)            0.627 r     3.683
 AngryBird_Demo_inst/u2_Display/lt128_6|lt128_5.fci (AngryBird_Demo_inst/u2_Display/lt128_c5) net  (fanout = 1)       0.000 f     3.683                    
 AngryBird_Demo_inst/u2_Display/lt128_6|lt128_5.fco          cell (ADDER)            0.073 r     3.756
 AngryBird_Demo_inst/u2_Display/second_custom_reg1_reg|lt128_7.fci (AngryBird_Demo_inst/u2_Display/lt128_c7) net  (fanout = 1)       0.000 f     3.756                    
 AngryBird_Demo_inst/u2_Display/second_custom_reg1_reg|lt128_7.f[1] cell                    0.355 r     4.111
 AngryBird_Demo_inst/u2_Display/second_custom_reg3_reg|AngryBird_Demo_inst/u_camera_init_control/two_flag_reg_reg.d[0] (AngryBird_Demo_inst/u2_Display/second_custom) net  (fanout = 3)       0.699 r     4.810      ../source/rtl/Display.v(982)
 AngryBird_Demo_inst/u2_Display/second_custom_reg3_reg|AngryBird_Demo_inst/u_camera_init_control/two_flag_reg_reg.f[0] cell                    0.262 r     5.072
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1054|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_deleay_wrptr_al_u436_b7.e[0] (AngryBird_Demo_inst/second_flag) net  (fanout = 4)       1.637 r     6.709      ../source/rtl/AngryBird_Demo.v(306)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1054|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_deleay_wrptr_al_u436_b7.f[0] cell                    0.282 r     6.991
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.c[1] (AngryBird_Demo_inst/n10) net  (fanout = 14)      0.600 r     7.591                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.f[1] cell                    0.348 r     7.939
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg9_b0.d[1] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/n204) net  (fanout = 12)      0.349 r     8.288                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg9_b0.f[1] cell                    0.262 r     8.550
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.d[0] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216_o) net  (fanout = 2)       0.594 r     9.144      ../source/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v(108)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg path2reg0               0.371       9.515
 Arrival time                                                                        9.515                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.650ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -7.617 ns                                                        
 Start Point:             AngryBird_Demo_inst/u2_Display/reg3_b0|AngryBird_Demo_inst/u2_Display/reg3_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.206ns  (logic 2.799ns, net 4.407ns, 38% logic)                
 Logic Levels:            7                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/reg3_b0|AngryBird_Demo_inst/u2_Display/reg3_b1.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u2_Display/reg3_b0|AngryBird_Demo_inst/u2_Display/reg3_b1.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u2_Display/lt128_2|lt128_1.b[0] (AngryBird_Demo_inst/u2_Display/score[1]) net  (fanout = 9)       0.528 r     2.950      ../source/rtl/Display.v(34)
 AngryBird_Demo_inst/u2_Display/lt128_2|lt128_1.fco          cell (ADDER)            0.627 r     3.577
 AngryBird_Demo_inst/u2_Display/lt128_4|lt128_3.fci (AngryBird_Demo_inst/u2_Display/lt128_c3) net  (fanout = 1)       0.000 f     3.577                    
 AngryBird_Demo_inst/u2_Display/lt128_4|lt128_3.fco          cell (ADDER)            0.073 r     3.650
 AngryBird_Demo_inst/u2_Display/lt128_6|lt128_5.fci (AngryBird_Demo_inst/u2_Display/lt128_c5) net  (fanout = 1)       0.000 f     3.650                    
 AngryBird_Demo_inst/u2_Display/lt128_6|lt128_5.fco          cell (ADDER)            0.073 r     3.723
 AngryBird_Demo_inst/u2_Display/second_custom_reg1_reg|lt128_7.fci (AngryBird_Demo_inst/u2_Display/lt128_c7) net  (fanout = 1)       0.000 f     3.723                    
 AngryBird_Demo_inst/u2_Display/second_custom_reg1_reg|lt128_7.f[1] cell                    0.355 r     4.078
 AngryBird_Demo_inst/u2_Display/second_custom_reg3_reg|AngryBird_Demo_inst/u_camera_init_control/two_flag_reg_reg.d[0] (AngryBird_Demo_inst/u2_Display/second_custom) net  (fanout = 3)       0.699 r     4.777      ../source/rtl/Display.v(982)
 AngryBird_Demo_inst/u2_Display/second_custom_reg3_reg|AngryBird_Demo_inst/u_camera_init_control/two_flag_reg_reg.f[0] cell                    0.262 r     5.039
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1054|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_deleay_wrptr_al_u436_b7.e[0] (AngryBird_Demo_inst/second_flag) net  (fanout = 4)       1.637 r     6.676      ../source/rtl/AngryBird_Demo.v(306)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1054|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_deleay_wrptr_al_u436_b7.f[0] cell                    0.282 r     6.958
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.c[1] (AngryBird_Demo_inst/n10) net  (fanout = 14)      0.600 r     7.558                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.f[1] cell                    0.348 r     7.906
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg9_b0.d[1] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/n204) net  (fanout = 12)      0.349 r     8.255                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg9_b0.f[1] cell                    0.262 r     8.517
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.d[0] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216_o) net  (fanout = 2)       0.594 r     9.111      ../source/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v(108)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg path2reg0               0.371       9.482
 Arrival time                                                                        9.482                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.617ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -7.602 ns                                                        
 Start Point:             AngryBird_Demo_inst/u2_Display/reg3_b0|AngryBird_Demo_inst/u2_Display/reg3_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         7.191ns  (logic 2.784ns, net 4.407ns, 38% logic)                
 Logic Levels:            7                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/u2_Display/reg3_b0|AngryBird_Demo_inst/u2_Display/reg3_b1.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u2_Display/reg3_b0|AngryBird_Demo_inst/u2_Display/reg3_b1.q[1] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u2_Display/lt128_0|lt128_cin.b[1] (AngryBird_Demo_inst/u2_Display/score[0]) net  (fanout = 9)       0.528 r     2.950      ../source/rtl/Display.v(34)
 AngryBird_Demo_inst/u2_Display/lt128_0|lt128_cin.fco        cell (ADDER)            0.539 r     3.489
 AngryBird_Demo_inst/u2_Display/lt128_2|lt128_1.fci (AngryBird_Demo_inst/u2_Display/lt128_c1) net  (fanout = 1)       0.000 f     3.489                    
 AngryBird_Demo_inst/u2_Display/lt128_2|lt128_1.fco          cell (ADDER)            0.073 r     3.562
 AngryBird_Demo_inst/u2_Display/lt128_4|lt128_3.fci (AngryBird_Demo_inst/u2_Display/lt128_c3) net  (fanout = 1)       0.000 f     3.562                    
 AngryBird_Demo_inst/u2_Display/lt128_4|lt128_3.fco          cell (ADDER)            0.073 r     3.635
 AngryBird_Demo_inst/u2_Display/lt128_6|lt128_5.fci (AngryBird_Demo_inst/u2_Display/lt128_c5) net  (fanout = 1)       0.000 f     3.635                    
 AngryBird_Demo_inst/u2_Display/lt128_6|lt128_5.fco          cell (ADDER)            0.073 r     3.708
 AngryBird_Demo_inst/u2_Display/second_custom_reg1_reg|lt128_7.fci (AngryBird_Demo_inst/u2_Display/lt128_c7) net  (fanout = 1)       0.000 f     3.708                    
 AngryBird_Demo_inst/u2_Display/second_custom_reg1_reg|lt128_7.f[1] cell                    0.355 r     4.063
 AngryBird_Demo_inst/u2_Display/second_custom_reg3_reg|AngryBird_Demo_inst/u_camera_init_control/two_flag_reg_reg.d[0] (AngryBird_Demo_inst/u2_Display/second_custom) net  (fanout = 3)       0.699 r     4.762      ../source/rtl/Display.v(982)
 AngryBird_Demo_inst/u2_Display/second_custom_reg3_reg|AngryBird_Demo_inst/u_camera_init_control/two_flag_reg_reg.f[0] cell                    0.262 r     5.024
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1054|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_deleay_wrptr_al_u436_b7.e[0] (AngryBird_Demo_inst/second_flag) net  (fanout = 4)       1.637 r     6.661      ../source/rtl/AngryBird_Demo.v(306)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1054|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_deleay_wrptr_al_u436_b7.f[0] cell                    0.282 r     6.943
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.c[1] (AngryBird_Demo_inst/n10) net  (fanout = 14)      0.600 r     7.543                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.f[1] cell                    0.348 r     7.891
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg9_b0.d[1] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/n204) net  (fanout = 12)      0.349 r     8.240                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg9_b0.f[1] cell                    0.262 r     8.502
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.d[0] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/_al_u1216_o) net  (fanout = 2)       0.594 r     9.096      ../source/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v(108)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg path2reg0               0.371       9.467
 Arrival time                                                                        9.467                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/control1/reg2_b18|AngryBird_Demo_inst/Sdram_Control_4Port_inst/mWR_reg.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       1.865
 clock uncertainty                                                                  -0.000       1.865
 clock recovergence pessimism                                                        0.000       1.865
 Required time                                                                       1.865            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -7.602ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff_al_u138 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.153 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/s_state_mux_al_u116_rom0|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_al_u98_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff_al_u138.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/s_state_mux_al_u116_rom0|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_al_u98_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/s_state_mux_al_u116_rom0|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_al_u98_b0.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff_al_u138.mi[1] (AngryBird_Demo_inst/u_sdram_top/delayed_wrptr_g0_al_n152) net  (fanout = 1)       0.271 r     2.384                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff_al_u138 path2reg1               0.119       2.503
 Arrival time                                                                        2.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff_al_u138.clk (AngryBird_Demo_inst/clk_100m) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.153ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.153 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/i1_mux_al_u105_b1_rom0|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_al_u98_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b5.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/i1_mux_al_u105_b1_rom0|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_al_u98_b1.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/i1_mux_al_u105_b1_rom0|AngryBird_Demo_inst/u_sdram_top/reg_deleay_wrptr_al_u98_b1.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b5.mi[1] (AngryBird_Demo_inst/u_sdram_top/delayed_wrptr_g1_al_n153) net  (fanout = 1)       0.271 r     2.384                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b5 path2reg1               0.119       2.503
 Arrival time                                                                        2.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u190_b5.clk (AngryBird_Demo_inst/clk_100m) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.153ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_al_u262_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.163 ns                                                        
 Start Point:             AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b1|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b3.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_al_u262_b1.mi[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.537ns  (logic 0.256ns, net 0.281ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b1|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b3.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b1|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_b3.q[1] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_al_u262_b1.mi[0] (AngryBird_Demo_inst/Sdram_Control_4Port_inst/rdptr_g1) net  (fanout = 5)       0.281 r     2.394                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_al_u262_b1 path2reg0               0.119       2.513
 Arrival time                                                                        2.513                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg_rdptr_al_u262_b1.clk (AngryBird_Demo_inst/clk_100m) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.163ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.825 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000.rsta (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.280ns  (logic 1.164ns, net 3.116ns, 27% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      0.954 r     3.376      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.f[1] cell                    0.348 r     3.724
 AngryBird_Demo_inst/u_sdram_top/_al_u823|AngryBird_Demo_inst/_al_u1144.a[0] (AngryBird_Demo_inst/sdram_all_rst_n_hfnopt2_0) net  (fanout = 6)       0.196 r     3.920      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/_al_u823|AngryBird_Demo_inst/_al_u1144.f[0] cell                    0.408 r     4.328
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u51_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b1.d[0] (AngryBird_Demo_inst/sdram_rd_rst) net  (fanout = 36)      0.772 r     5.100      ../source/rtl/AngryBird_Demo.v(233)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u51_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b1.f[0] cell                    0.262 r     5.362
 AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000.rsta (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n36_hfnopt2_2) net  (fanout = 21)      1.194 r     6.556                    
 AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000 path2reg (EMB)          0.000       6.556
 Arrival time                                                                        6.556                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000.clka (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.250       1.731
 clock uncertainty                                                                  -0.000       1.731
 clock recovergence pessimism                                                        0.000       1.731
 Required time                                                                       1.731            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.825ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check): -4.232 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000.rsta (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.687ns  (logic 0.842ns, net 2.845ns, 22% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      0.954 r     3.376      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.f[1] cell                    0.348 r     3.724
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u51_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b1.c[0] (AngryBird_Demo_inst/sdram_all_rst_n_hfnopt2_0) net  (fanout = 6)       0.697 r     4.421      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u51_b1|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u65_b1.f[0] cell                    0.348 r     4.769
 AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000.rsta (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n36_hfnopt2_2) net  (fanout = 21)      1.194 r     5.963                    
 AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000 path2reg (EMB)          0.000       5.963
 Arrival time                                                                        5.963                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/fifo_bram_1024x16_sub_000000_000.clka (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.250       1.731
 clock uncertainty                                                                  -0.000       1.731
 clock recovergence pessimism                                                        0.000       1.731
 Required time                                                                       1.731            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.232ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.768 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.173ns  (logic 1.193ns, net 2.980ns, 28% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      0.954 r     3.376      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.f[1] cell                    0.348 r     3.724
 AngryBird_Demo_inst/u_sdram_top/_al_u823|AngryBird_Demo_inst/_al_u1144.a[0] (AngryBird_Demo_inst/sdram_all_rst_n_hfnopt2_0) net  (fanout = 6)       0.196 r     3.920      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/_al_u823|AngryBird_Demo_inst/_al_u1144.f[0] cell                    0.408 r     4.328
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.d[0] (AngryBird_Demo_inst/sdram_rd_rst) net  (fanout = 36)      0.879 r     5.207      ../source/rtl/AngryBird_Demo.v(233)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.f[0] cell                    0.205 r     5.412
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n36_hfnopt2_1) net  (fanout = 15)      0.951 r     6.363                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0             path2reg                0.086       6.449
 Arrival time                                                                        6.449                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.768ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check): -4.172 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.577ns  (logic 0.831ns, net 2.746ns, 23% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      0.954 r     3.376      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.f[1] cell                    0.348 r     3.724
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.c[0] (AngryBird_Demo_inst/sdram_all_rst_n_hfnopt2_0) net  (fanout = 6)       0.841 r     4.565      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.f[0] cell                    0.251 r     4.816
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n36_hfnopt2_1) net  (fanout = 15)      0.951 r     5.767                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0             path2reg                0.086       5.853
 Arrival time                                                                        5.853                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_d1_b0.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.172ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.732 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.137ns  (logic 1.193ns, net 2.944ns, 28% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      0.954 r     3.376      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.f[1] cell                    0.348 r     3.724
 AngryBird_Demo_inst/u_sdram_top/_al_u823|AngryBird_Demo_inst/_al_u1144.a[0] (AngryBird_Demo_inst/sdram_all_rst_n_hfnopt2_0) net  (fanout = 6)       0.196 r     3.920      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/_al_u823|AngryBird_Demo_inst/_al_u1144.f[0] cell                    0.408 r     4.328
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.d[0] (AngryBird_Demo_inst/sdram_rd_rst) net  (fanout = 36)      0.879 r     5.207      ../source/rtl/AngryBird_Demo.v(233)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.f[0] cell                    0.205 r     5.412
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n36_hfnopt2_1) net  (fanout = 15)      0.915 r     6.327                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9 path2reg                0.086       6.413
 Arrival time                                                                        6.413                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.732ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check): -4.136 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.541ns  (logic 0.831ns, net 2.710ns, 23% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      0.954 r     3.376      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488_hfnopt2_0|AngryBird_Demo_inst/u_sdram_top/show_ahead_buffer_dff.f[1] cell                    0.348 r     3.724
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.c[0] (AngryBird_Demo_inst/sdram_all_rst_n_hfnopt2_0) net  (fanout = 6)       0.841 r     4.565      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u52_b9.f[0] cell                    0.251 r     4.816
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n36_hfnopt2_1) net  (fanout = 15)      0.915 r     5.731                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9 path2reg                0.086       5.817
 Arrival time                                                                        5.817                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b10|AngryBird_Demo_inst/u_sdram_top/reg_wrptr_b9.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.136ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b17|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b18 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.034 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b17|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b18.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.634ns  (logic 0.543ns, net 1.091ns, 33% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/_al_u1141|AngryBird_Demo_inst/_al_u487_hfnopt2_2.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      0.614 r     2.727      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u1141|AngryBird_Demo_inst/_al_u487_hfnopt2_2.f[0] cell                    0.297 r     3.024
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b17|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b18.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_2) net  (fanout = 17)      0.477 r     3.501      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b17|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b18 path2reg                0.109       3.610
 Arrival time                                                                        3.610                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b17|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b18.clk (AngryBird_Demo_inst/clk_100m) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                        0.000       2.576
 Required time                                                                       2.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.034ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b19|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b20 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.034 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b19|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b20.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.634ns  (logic 0.543ns, net 1.091ns, 33% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/_al_u1141|AngryBird_Demo_inst/_al_u487_hfnopt2_2.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      0.614 r     2.727      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u1141|AngryBird_Demo_inst/_al_u487_hfnopt2_2.f[0] cell                    0.297 r     3.024
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b19|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b20.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_2) net  (fanout = 17)      0.477 r     3.501      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b19|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b20 path2reg                0.109       3.610
 Arrival time                                                                        3.610                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b19|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg11_b20.clk (AngryBird_Demo_inst/clk_100m) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                        0.000       2.576
 Required time                                                                       2.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.034ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b8|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.094 ns                                                        
 Start Point:             AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b8|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b9.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.694ns  (logic 0.543ns, net 1.151ns, 32% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/camera_rd_synchro_inst/first_state_reg|AngryBird_Demo_inst/u_camera_init_control/camera_rstn_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/_al_u1141|AngryBird_Demo_inst/_al_u487_hfnopt2_2.c[0] (AngryBird_Demo_inst/camera_rstn) net  (fanout = 17)      0.614 r     2.727      ../source/rtl/AngryBird_Demo.v(398)
 AngryBird_Demo_inst/_al_u1141|AngryBird_Demo_inst/_al_u487_hfnopt2_2.f[0] cell                    0.297 r     3.024
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b8|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b9.sr (AngryBird_Demo_inst/cam_rst_n_pad_hfnopt2_2) net  (fanout = 17)      0.537 r     3.561      ../source/rtl/AngryBird_Demo.v(43)
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b8|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b9 path2reg                0.109       3.670
 Arrival time                                                                        3.670                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b8|AngryBird_Demo_inst/Sdram_Control_4Port_inst/reg13_b9.clk (AngryBird_Demo_inst/clk_100m) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(96)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                        0.000       2.576
 Required time                                                                       2.576            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.094ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: AngryBird_Demo_inst/u_pll/pll_inst.clkc[3]               
Clock = AngryBird_Demo_inst/u_pll/pll_inst.clkc[3], period 20ns, rising at 0ns, falling at 10ns

964 endpoints analyzed totally, and 10884 paths analyzed
3 errors detected : 3 setup errors (TNS = -130.886), 0 hold errors (TNS = 0.000)
Minimum period is 24.632ns
---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 (40 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.667 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.b[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.917ns  (logic 2.202ns, net 3.715ns, 37% logic)                
 Logic Levels:            5                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.q[0] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[2]) net  (fanout = 5)       1.123 r    13.545      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.f[1] cell                    0.251 r    13.796
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.a[1] (AngryBird_Demo_inst/_al_u798_o) net  (fanout = 2)       0.309 r    14.105                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.424 r    14.529
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.666 r    16.195                    
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.f[0] cell                    0.408 r    16.603
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/mux4_b0/B0_1) net  (fanout = 2)       0.459 r    17.062      ../source/rtl/sd_ctrl_top/sd_init.v(78)
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.f[1] cell                    0.424 r    17.486
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.b[1] (AngryBird_Demo_inst/_al_u1037_o) net  (fanout = 1)       0.158 r    17.644      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 path2reg1               0.549      18.193
 Arrival time                                                                       18.193                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.667ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.031 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.b[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.553ns  (logic 2.209ns, net 3.344ns, 39% logic)                
 Logic Levels:            5                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.q[1] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u795|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_en_reg.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[7]) net  (fanout = 4)       0.602 r    13.024      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u795|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_en_reg.f[1] cell                    0.251 r    13.275
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.b[1] (AngryBird_Demo_inst/_al_u795_o) net  (fanout = 3)       0.459 r    13.734                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.431 r    14.165
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.666 r    15.831                    
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.f[0] cell                    0.408 r    16.239
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/mux4_b0/B0_1) net  (fanout = 2)       0.459 r    16.698      ../source/rtl/sd_ctrl_top/sd_init.v(78)
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.f[1] cell                    0.424 r    17.122
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.b[1] (AngryBird_Demo_inst/_al_u1037_o) net  (fanout = 1)       0.158 r    17.280      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 path2reg1               0.549      17.829
 Arrival time                                                                       17.829                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.031ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.151 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.b[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.433ns  (logic 2.359ns, net 3.074ns, 43% logic)                
 Logic Levels:            5                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.q[1] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[0]) net  (fanout = 5)       0.482 r    12.904      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.f[1] cell                    0.408 r    13.312
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.a[1] (AngryBird_Demo_inst/_al_u798_o) net  (fanout = 2)       0.309 r    13.621                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.424 r    14.045
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.666 r    15.711                    
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.f[0] cell                    0.408 r    16.119
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/mux4_b0/B0_1) net  (fanout = 2)       0.459 r    16.578      ../source/rtl/sd_ctrl_top/sd_init.v(78)
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.f[1] cell                    0.424 r    17.002
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.b[1] (AngryBird_Demo_inst/_al_u1037_o) net  (fanout = 1)       0.158 r    17.160      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 path2reg1               0.549      17.709
 Arrival time                                                                       17.709                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.151ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0 (36 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.815 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.e[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.769ns  (logic 2.053ns, net 3.716ns, 35% logic)                
 Logic Levels:            5                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.q[0] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[2]) net  (fanout = 5)       1.123 r    13.545      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.f[1] cell                    0.251 r    13.796
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.a[1] (AngryBird_Demo_inst/_al_u798_o) net  (fanout = 2)       0.309 r    14.105                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.424 r    14.529
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.666 r    16.195                    
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.f[0] cell                    0.408 r    16.603
 AngryBird_Demo_inst/_al_u1024|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b2.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/mux4_b0/B0_1) net  (fanout = 2)       0.309 r    16.912      ../source/rtl/sd_ctrl_top/sd_init.v(78)
 AngryBird_Demo_inst/_al_u1024|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b2.f[1] cell                    0.424 r    17.336
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.e[0] (AngryBird_Demo_inst/_al_u1024_o) net  (fanout = 1)       0.309 r    17.645      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0 path2reg0               0.400      18.045
 Arrival time                                                                       18.045                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.815ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.179 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.e[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.405ns  (logic 2.060ns, net 3.345ns, 38% logic)                
 Logic Levels:            5                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.q[1] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u795|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_en_reg.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[7]) net  (fanout = 4)       0.602 r    13.024      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u795|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_en_reg.f[1] cell                    0.251 r    13.275
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.b[1] (AngryBird_Demo_inst/_al_u795_o) net  (fanout = 3)       0.459 r    13.734                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.431 r    14.165
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.666 r    15.831                    
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.f[0] cell                    0.408 r    16.239
 AngryBird_Demo_inst/_al_u1024|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b2.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/mux4_b0/B0_1) net  (fanout = 2)       0.309 r    16.548      ../source/rtl/sd_ctrl_top/sd_init.v(78)
 AngryBird_Demo_inst/_al_u1024|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b2.f[1] cell                    0.424 r    16.972
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.e[0] (AngryBird_Demo_inst/_al_u1024_o) net  (fanout = 1)       0.309 r    17.281      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0 path2reg0               0.400      17.681
 Arrival time                                                                       17.681                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.179ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.249 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.b[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.335ns  (logic 1.778ns, net 3.557ns, 33% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.q[0] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[2]) net  (fanout = 5)       1.123 r    13.545      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.f[1] cell                    0.251 r    13.796
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.a[1] (AngryBird_Demo_inst/_al_u798_o) net  (fanout = 2)       0.309 r    14.105                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.424 r    14.529
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.a[1] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.666 r    16.195                    
 AngryBird_Demo_inst/_al_u1028|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/reg4_b2.f[1] cell                    0.408 r    16.603
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.b[0] (AngryBird_Demo_inst/_al_u1028_o) net  (fanout = 1)       0.459 r    17.062      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0 path2reg0               0.549      17.611
 Arrival time                                                                       17.611                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/_al_u1037|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.249ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 (16 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     4.455 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.a[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         5.129ns  (logic 1.787ns, net 3.342ns, 34% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.q[0] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[2]) net  (fanout = 5)       1.123 r    13.545      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.f[1] cell                    0.251 r    13.796
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.a[1] (AngryBird_Demo_inst/_al_u798_o) net  (fanout = 2)       0.309 r    14.105                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.424 r    14.529
 AngryBird_Demo_inst/_al_u1004|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b35.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.316 r    15.845                    
 AngryBird_Demo_inst/_al_u1004|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b35.f[0] cell                    0.424 r    16.269
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.a[0] (AngryBird_Demo_inst/_al_u1031_o) net  (fanout = 2)       0.594 r    16.863      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 path2reg0               0.542      17.405
 Arrival time                                                                       17.405                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.455ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.819 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.a[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.765ns  (logic 1.794ns, net 2.971ns, 37% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b1.q[1] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u795|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_en_reg.c[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[7]) net  (fanout = 4)       0.602 r    13.024      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u795|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_en_reg.f[1] cell                    0.251 r    13.275
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.b[1] (AngryBird_Demo_inst/_al_u795_o) net  (fanout = 3)       0.459 r    13.734                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.431 r    14.165
 AngryBird_Demo_inst/_al_u1004|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b35.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.316 r    15.481                    
 AngryBird_Demo_inst/_al_u1004|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b35.f[0] cell                    0.424 r    15.905
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.a[0] (AngryBird_Demo_inst/_al_u1031_o) net  (fanout = 2)       0.594 r    16.499      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 path2reg0               0.542      17.041
 Arrival time                                                                       17.041                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.819ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     4.939 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.a[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.645ns  (logic 1.944ns, net 2.701ns, 41% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      12.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b0|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg3_b2.q[1] clk2q                   0.146 r    12.422
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/cnt_ack_bit[0]) net  (fanout = 5)       0.482 r    12.904      ../source/rtl/sd_ctrl_top/sd_init.v(59)
 AngryBird_Demo_inst/_al_u798|AngryBird_Demo_inst/_al_u794.f[1] cell                    0.408 r    13.312
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.a[1] (AngryBird_Demo_inst/_al_u798_o) net  (fanout = 2)       0.309 r    13.621                    
 AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b6|AngryBird_Demo_inst/sobel_edge/u_vip_sobel_edge_detector/reg2_b5.f[1] cell                    0.424 r    14.045
 AngryBird_Demo_inst/_al_u1004|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b35.a[0] (AngryBird_Demo_inst/_al_u1020_o) net  (fanout = 7)       1.316 r    15.361                    
 AngryBird_Demo_inst/_al_u1004|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b35.f[0] cell                    0.424 r    15.785
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.a[0] (AngryBird_Demo_inst/_al_u1031_o) net  (fanout = 2)       0.594 r    16.379      ../source/rtl/sd_ctrl_top/sd_init.v(54)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3 path2reg0               0.542      16.921
 Arrival time                                                                       16.921                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b1|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg0_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                 20.000      21.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.860
 clock uncertainty                                                                  -0.000      21.860
 clock recovergence pessimism                                                        0.000      21.860
 Required time                                                                      21.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.939ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_sdram_top/_al_u282_hfnopt2_6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.163 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b3|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b5.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 End Point:               AngryBird_Demo_inst/u_sdram_top/_al_u282_hfnopt2_6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b5.mi[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.537ns  (logic 0.256ns, net 0.281ns, 47% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b3|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b5.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b3|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b5.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/_al_u282_hfnopt2_6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b5.mi[0] (AngryBird_Demo_inst/u_sdram_top/rdptr_g5_al_n168) net  (fanout = 4)       0.281 r     2.394                    
 AngryBird_Demo_inst/u_sdram_top/_al_u282_hfnopt2_6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b5 path2reg0               0.119       2.513
 Arrival time                                                                        2.513                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/_al_u282_hfnopt2_6|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b5.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.163ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.174 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b4.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b3.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.548ns  (logic 0.256ns, net 0.292ns, 46% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b4.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b4.q[1] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b3.mi[1] (AngryBird_Demo_inst/u_sdram_top/rdptr_g2_al_n165) net  (fanout = 4)       0.292 r     2.405                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b3 path2reg1               0.119       2.524
 Arrival time                                                                        2.524                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b2|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b3.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.174ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b10|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.174 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[1])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b10|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b6.mi[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.548ns  (logic 0.256ns, net 0.292ns, 46% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b6.clk (AngryBird_Demo_inst/clk_100m) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(96)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b7|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u153_b6.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b10|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b6.mi[0] (AngryBird_Demo_inst/u_sdram_top/rdptr_g6_al_n169) net  (fanout = 4)       0.292 r     2.405                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b10|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b6 path2reg0               0.119       2.524
 Arrival time                                                                        2.524                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b10|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b6.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.350
 clock uncertainty                                                                   0.000       2.350
 clock recovergence pessimism                                                        0.000       2.350
 Required time                                                                       2.350            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.174ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_sdram_top/_al_u465|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.632 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/_al_u465|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b0.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.037ns  (logic 0.842ns, net 3.195ns, 20% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/sdram_wr_req_reg.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      1.059 r     3.481      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/sdram_wr_req_reg.f[1] cell                    0.348 r     3.829
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b8|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b9.d[0] (AngryBird_Demo_inst/sdram_all_rst_n) net  (fanout = 21)      1.130 r     4.959      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b8|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b9.f[0] cell                    0.262 r     5.221
 AngryBird_Demo_inst/u_sdram_top/_al_u465|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b0.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n35_hfnopt2_5) net  (fanout = 14)      1.006 r     6.227                    
 AngryBird_Demo_inst/u_sdram_top/_al_u465|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b0 path2reg                0.086       6.313
 Arrival time                                                                        6.313                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/_al_u465|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.632ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b6|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.555 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b6|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b4.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.960ns  (logic 0.842ns, net 3.118ns, 21% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/sdram_wr_req_reg.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      1.059 r     3.481      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/sdram_wr_req_reg.f[1] cell                    0.348 r     3.829
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b8|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b9.d[0] (AngryBird_Demo_inst/sdram_all_rst_n) net  (fanout = 21)      1.130 r     4.959      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b8|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b9.f[0] cell                    0.262 r     5.221
 AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b6|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b4.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n35_hfnopt2_5) net  (fanout = 14)      0.929 r     6.150                    
 AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b6|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b4 path2reg                0.086       6.236
 Arrival time                                                                        6.236                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b6|AngryBird_Demo_inst/u_sdram_top/gray_counter_reg_al_u95_b4.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.555ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sdram_top/reg_wrptr_al_u97_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check): -4.555 ns                                                        
 Start Point:             AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0])
 End Point:               AngryBird_Demo_inst/u_sdram_top/reg_wrptr_al_u97_b0.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         3.960ns  (logic 0.842ns, net 3.118ns, 21% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clki (AngryBird_Demo_inst/u_hdmi_pll/clk0_buf) net                     0.000       0.000      ../al_ip/hdmi_pll.v(35)
 AngryBird_Demo_inst/u_hdmi_pll/bufg_feedback.clko           cell (GCLK)             0.000       0.000                    
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.clk (AngryBird_Demo_inst/hdmi_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(114)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/rd_synchro_inst/change_flag_reg.q[0]    clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/_al_u488|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/sdram_wr_req_reg.c[1] (AngryBird_Demo_inst/rd_synchro_inst/change_flag) net  (fanout = 13)      1.059 r     3.481      ../source/rtl/sdcard_rd_synchro.v(47)
 AngryBird_Demo_inst/_al_u488|AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/sdram_wr_req_reg.f[1] cell                    0.348 r     3.829
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b8|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b9.d[0] (AngryBird_Demo_inst/sdram_all_rst_n) net  (fanout = 21)      1.130 r     4.959      ../source/rtl/AngryBird_Demo.v(234)
 AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b8|AngryBird_Demo_inst/u_sdram_top/reg_rdptr_al_u169_b9.f[0] cell                    0.262 r     5.221
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_al_u97_b0.sr (AngryBird_Demo_inst/u_sdram_top/fifo_ctrl_inst/n35_hfnopt2_5) net  (fanout = 14)      0.929 r     6.150                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_al_u97_b0         path2reg                0.086       6.236
 Arrival time                                                                        6.236                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sdram_top/reg_wrptr_al_u97_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.005       1.981
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300       1.681
 clock uncertainty                                                                  -0.000       1.681
 clock recovergence pessimism                                                        0.000       1.681
 Required time                                                                       1.681            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.555ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_sd_read_photo/reg2_b0|AngryBird_Demo_inst/u_sd_read_photo/reg2_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.554 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_read_photo/reg2_b0|AngryBird_Demo_inst/u_sd_read_photo/reg2_b2.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.982ns  (logic 0.435ns, net 1.547ns, 21% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sd_read_photo/reg10_b22|AngryBird_Demo_inst/_al_u485_hfnopt2_0.c[0] (AngryBird_Demo_inst/sd_init_done) net  (fanout = 11)      1.109 r     3.222      ../source/rtl/AngryBird_Demo.v(167)
 AngryBird_Demo_inst/u_sd_read_photo/reg10_b22|AngryBird_Demo_inst/_al_u485_hfnopt2_0.f[0] cell                    0.189 r     3.411
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b0|AngryBird_Demo_inst/u_sd_read_photo/reg2_b2.sr (AngryBird_Demo_inst/n3_hfnopt2_0) net  (fanout = 25)      0.438 r     3.849                    
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b0|AngryBird_Demo_inst/u_sd_read_photo/reg2_b2 path2reg                0.109       3.958
 Arrival time                                                                        3.958                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b0|AngryBird_Demo_inst/u_sd_read_photo/reg2_b2.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.554ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_read_photo/reg2_b14|AngryBird_Demo_inst/u_sd_read_photo/reg2_b15 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.554 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_read_photo/reg2_b14|AngryBird_Demo_inst/u_sd_read_photo/reg2_b15.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.982ns  (logic 0.435ns, net 1.547ns, 21% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sd_read_photo/reg10_b22|AngryBird_Demo_inst/_al_u485_hfnopt2_0.c[0] (AngryBird_Demo_inst/sd_init_done) net  (fanout = 11)      1.109 r     3.222      ../source/rtl/AngryBird_Demo.v(167)
 AngryBird_Demo_inst/u_sd_read_photo/reg10_b22|AngryBird_Demo_inst/_al_u485_hfnopt2_0.f[0] cell                    0.189 r     3.411
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b14|AngryBird_Demo_inst/u_sd_read_photo/reg2_b15.sr (AngryBird_Demo_inst/n3_hfnopt2_0) net  (fanout = 25)      0.438 r     3.849                    
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b14|AngryBird_Demo_inst/u_sd_read_photo/reg2_b15 path2reg                0.109       3.958
 Arrival time                                                                        3.958                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b14|AngryBird_Demo_inst/u_sd_read_photo/reg2_b15.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.554ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_read_photo/reg2_b10|AngryBird_Demo_inst/u_sd_read_photo/reg2_b7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.566 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_read_photo/reg2_b10|AngryBird_Demo_inst/u_sd_read_photo/reg2_b7.sr (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         1.994ns  (logic 0.435ns, net 1.559ns, 21% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.clk (AngryBird_Demo_inst/sd_card_clk) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/init_end_reg.q[0] clk2q                   0.137 r     2.113
 AngryBird_Demo_inst/u_sd_read_photo/reg10_b22|AngryBird_Demo_inst/_al_u485_hfnopt2_0.c[0] (AngryBird_Demo_inst/sd_init_done) net  (fanout = 11)      1.109 r     3.222      ../source/rtl/AngryBird_Demo.v(167)
 AngryBird_Demo_inst/u_sd_read_photo/reg10_b22|AngryBird_Demo_inst/_al_u485_hfnopt2_0.f[0] cell                    0.189 r     3.411
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b10|AngryBird_Demo_inst/u_sd_read_photo/reg2_b7.sr (AngryBird_Demo_inst/n3_hfnopt2_0) net  (fanout = 25)      0.450 r     3.861                    
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b10|AngryBird_Demo_inst/u_sd_read_photo/reg2_b7 path2reg                0.109       3.970
 Arrival time                                                                        3.970                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_read_photo/reg2_b10|AngryBird_Demo_inst/u_sd_read_photo/reg2_b7.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.566ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: AngryBird_Demo_inst/u_pll/pll_inst.clkc[4]               
Clock = AngryBird_Demo_inst/u_pll/pll_inst.clkc[4], period 20ns, rising at 10ns, falling at 0ns

316 endpoints analyzed totally, and 1840 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 14.96ns
---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6 (27 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     5.040 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.b[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.544ns  (logic 1.750ns, net 2.794ns, 38% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[8]) net  (fanout = 6)       1.574 r     3.996      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fco cell (ADDER)            0.627 r     4.623
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c9) net  (fanout = 1)       0.000 f     4.623                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fco cell (ADDER)            0.073 r     4.696
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c11) net  (fanout = 1)       0.000 f     4.696                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.f[1] cell                    0.355 r     5.051
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n55) net  (fanout = 17)      1.220 r     6.271      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6 path2reg1               0.549       6.820
 Arrival time                                                                        6.820                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.040ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.251 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.333ns  (logic 2.124ns, net 2.209ns, 49% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_0|u_sd_ctrl/sd_read_inst/lt1_cin.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[0]) net  (fanout = 6)       1.069 r     3.491      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_0|u_sd_ctrl/sd_read_inst/lt1_cin.fco cell (ADDER)            0.539 r     4.030
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_2|u_sd_ctrl/sd_read_inst/lt1_1.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c1) net  (fanout = 1)       0.000 f     4.030                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_2|u_sd_ctrl/sd_read_inst/lt1_1.fco cell (ADDER)            0.073 r     4.103
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_4|u_sd_ctrl/sd_read_inst/lt1_3.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c3) net  (fanout = 1)       0.000 f     4.103                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_4|u_sd_ctrl/sd_read_inst/lt1_3.fco cell (ADDER)            0.073 r     4.176
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c5) net  (fanout = 1)       0.000 f     4.176                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fco cell (ADDER)            0.073 r     4.249
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c7) net  (fanout = 1)       0.000 f     4.249                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fco cell (ADDER)            0.073 r     4.322
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c9) net  (fanout = 1)       0.000 f     4.322                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fco cell (ADDER)            0.073 r     4.395
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c11) net  (fanout = 1)       0.000 f     4.395                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.f[1] cell                    0.355 r     4.750
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.c[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n47) net  (fanout = 1)       0.594 r     5.344                    
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.f[0] cell                    0.348 r     5.692
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.d[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n48) net  (fanout = 20)      0.546 r     6.238      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6 path2reg1               0.371       6.609
 Arrival time                                                                        6.609                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.251ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.256 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.328ns  (logic 1.905ns, net 2.423ns, 44% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[6]) net  (fanout = 7)       1.283 r     3.705      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fco cell (ADDER)            0.539 r     4.244
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c7) net  (fanout = 1)       0.000 f     4.244                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fco cell (ADDER)            0.073 r     4.317
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c9) net  (fanout = 1)       0.000 f     4.317                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fco cell (ADDER)            0.073 r     4.390
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c11) net  (fanout = 1)       0.000 f     4.390                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.f[1] cell                    0.355 r     4.745
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.c[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n47) net  (fanout = 1)       0.594 r     5.339                    
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.f[0] cell                    0.348 r     5.687
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.d[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n48) net  (fanout = 20)      0.546 r     6.233      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6 path2reg1               0.371       6.604
 Arrival time                                                                        6.604                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b5|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b6.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.256ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 (27 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     5.040 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.544ns  (logic 1.750ns, net 2.794ns, 38% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[8]) net  (fanout = 6)       1.574 r     3.996      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fco cell (ADDER)            0.627 r     4.623
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c9) net  (fanout = 1)       0.000 f     4.623                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fco cell (ADDER)            0.073 r     4.696
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c11) net  (fanout = 1)       0.000 f     4.696                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.f[1] cell                    0.355 r     5.051
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n55) net  (fanout = 17)      1.220 r     6.271      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 path2reg1               0.549       6.820
 Arrival time                                                                        6.820                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.040ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.405 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.179ns  (logic 1.823ns, net 2.356ns, 43% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_6|u_sd_ctrl/sd_read_inst/lt2_5.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[6]) net  (fanout = 7)       1.136 r     3.558      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_6|u_sd_ctrl/sd_read_inst/lt2_5.fco cell (ADDER)            0.627 r     4.185
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c7) net  (fanout = 1)       0.000 f     4.185                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fco cell (ADDER)            0.073 r     4.258
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c9) net  (fanout = 1)       0.000 f     4.258                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fco cell (ADDER)            0.073 r     4.331
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c11) net  (fanout = 1)       0.000 f     4.331                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.f[1] cell                    0.355 r     4.686
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n55) net  (fanout = 17)      1.220 r     5.906      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 path2reg1               0.549       6.455
 Arrival time                                                                        6.455                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.405ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.417 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.d[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.167ns  (logic 2.124ns, net 2.043ns, 50% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_0|u_sd_ctrl/sd_read_inst/lt1_cin.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[0]) net  (fanout = 6)       1.069 r     3.491      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_0|u_sd_ctrl/sd_read_inst/lt1_cin.fco cell (ADDER)            0.539 r     4.030
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_2|u_sd_ctrl/sd_read_inst/lt1_1.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c1) net  (fanout = 1)       0.000 f     4.030                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_2|u_sd_ctrl/sd_read_inst/lt1_1.fco cell (ADDER)            0.073 r     4.103
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_4|u_sd_ctrl/sd_read_inst/lt1_3.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c3) net  (fanout = 1)       0.000 f     4.103                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_4|u_sd_ctrl/sd_read_inst/lt1_3.fco cell (ADDER)            0.073 r     4.176
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c5) net  (fanout = 1)       0.000 f     4.176                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fco cell (ADDER)            0.073 r     4.249
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c7) net  (fanout = 1)       0.000 f     4.249                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fco cell (ADDER)            0.073 r     4.322
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c9) net  (fanout = 1)       0.000 f     4.322                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fco cell (ADDER)            0.073 r     4.395
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c11) net  (fanout = 1)       0.000 f     4.395                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.f[1] cell                    0.355 r     4.750
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.c[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n47) net  (fanout = 1)       0.594 r     5.344                    
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.f[0] cell                    0.348 r     5.692
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.d[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n48) net  (fanout = 20)      0.380 r     6.072      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 path2reg1               0.371       6.443
 Arrival time                                                                        6.443                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.417ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 (27 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     5.040 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.544ns  (logic 1.750ns, net 2.794ns, 38% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b7|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b8.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[8]) net  (fanout = 6)       1.574 r     3.996      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fco cell (ADDER)            0.627 r     4.623
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c9) net  (fanout = 1)       0.000 f     4.623                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fco cell (ADDER)            0.073 r     4.696
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c11) net  (fanout = 1)       0.000 f     4.696                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.f[1] cell                    0.355 r     5.051
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n55) net  (fanout = 17)      1.220 r     6.271      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 path2reg0               0.549       6.820
 Arrival time                                                                        6.820                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.040ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.405 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.179ns  (logic 1.823ns, net 2.356ns, 43% logic)                
 Logic Levels:            3                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b4|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b6.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_6|u_sd_ctrl/sd_read_inst/lt2_5.a[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[6]) net  (fanout = 7)       1.136 r     3.558      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_6|u_sd_ctrl/sd_read_inst/lt2_5.fco cell (ADDER)            0.627 r     4.185
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c7) net  (fanout = 1)       0.000 f     4.185                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_8|u_sd_ctrl/sd_read_inst/lt2_7.fco cell (ADDER)            0.073 r     4.258
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c9) net  (fanout = 1)       0.000 f     4.258                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_10|u_sd_ctrl/sd_read_inst/lt2_9.fco cell (ADDER)            0.073 r     4.331
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_c11) net  (fanout = 1)       0.000 f     4.331                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt2_cout|u_sd_ctrl/sd_read_inst/lt2_11.f[1] cell                    0.355 r     4.686
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.b[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n55) net  (fanout = 17)      1.220 r     5.906      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 path2reg0               0.549       6.455
 Arrival time                                                                        6.455                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.405ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     5.417 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[3])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.d[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         4.167ns  (logic 2.124ns, net 2.043ns, 50% logic)                
 Logic Levels:            4                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.clk (AngryBird_Demo_inst/sd_card_clk) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(98)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b3|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg6_b0.q[0] clk2q                   0.146 r     2.422
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_0|u_sd_ctrl/sd_read_inst/lt1_cin.b[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/cnt_data_num[0]) net  (fanout = 6)       1.069 r     3.491      ../source/rtl/sd_ctrl_top/sd_read.v(56)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_0|u_sd_ctrl/sd_read_inst/lt1_cin.fco cell (ADDER)            0.539 r     4.030
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_2|u_sd_ctrl/sd_read_inst/lt1_1.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c1) net  (fanout = 1)       0.000 f     4.030                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_2|u_sd_ctrl/sd_read_inst/lt1_1.fco cell (ADDER)            0.073 r     4.103
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_4|u_sd_ctrl/sd_read_inst/lt1_3.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c3) net  (fanout = 1)       0.000 f     4.103                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_4|u_sd_ctrl/sd_read_inst/lt1_3.fco cell (ADDER)            0.073 r     4.176
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c5) net  (fanout = 1)       0.000 f     4.176                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_6|u_sd_ctrl/sd_read_inst/lt1_5.fco cell (ADDER)            0.073 r     4.249
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c7) net  (fanout = 1)       0.000 f     4.249                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_8|u_sd_ctrl/sd_read_inst/lt1_7.fco cell (ADDER)            0.073 r     4.322
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c9) net  (fanout = 1)       0.000 f     4.322                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_10|u_sd_ctrl/sd_read_inst/lt1_9.fco cell (ADDER)            0.073 r     4.395
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.fci (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_c11) net  (fanout = 1)       0.000 f     4.395                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/lt1_cout|u_sd_ctrl/sd_read_inst/lt1_11.f[1] cell                    0.355 r     4.750
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.c[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n47) net  (fanout = 1)       0.594 r     5.344                    
 AngryBird_Demo_inst/_al_u655|AngryBird_Demo_inst/_al_u649.f[0] cell                    0.348 r     5.692
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.d[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/n48) net  (fanout = 20)      0.380 r     6.072      ../source/rtl/sd_ctrl_top/sd_read.v(60)
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3 path2reg0               0.371       6.443
 Arrival time                                                                        6.443                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b10|AngryBird_Demo_inst/u_sd_ctrl/sd_read_inst/reg7_b3.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      11.976
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.860
 clock uncertainty                                                                  -0.000      11.860
 clock recovergence pessimism                                                        0.000      11.860
 Required time                                                                      11.860            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               5.417ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt6_0|u_hdmi_top/u1_Driver/lt6_cin (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.325 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b9.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt6_0|u_hdmi_top/u1_Driver/lt6_cin.mi[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b9.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      11.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b9.q[0]     clk2q                   0.137 r    12.113
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt6_0|u_hdmi_top/u1_Driver/lt6_cin.mi[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_data[9]) net  (fanout = 2)       0.271 r    12.384      ../source/rtl/sd_ctrl_top/sd_init.v(58)
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt6_0|u_hdmi_top/u1_Driver/lt6_cin path2reg0               0.119      12.503
 Arrival time                                                                       12.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_hdmi_top/u1_Driver/lt6_0|u_hdmi_top/u1_Driver/lt6_cin.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      12.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074      12.350
 clock uncertainty                                                                   0.000      12.350
 clock recovergence pessimism                                                       -0.172      12.178
 Required time                                                                      12.178            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.325ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b22|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b24 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.325 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b20|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b23.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b22|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b24.mi[0] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b20|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b23.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      11.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b20|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b23.q[0] clk2q                   0.137 r    12.113
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b22|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b24.mi[0] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_data[23]) net  (fanout = 1)       0.271 r    12.384      ../source/rtl/sd_ctrl_top/sd_init.v(58)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b22|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b24 path2reg0               0.119      12.503
 Arrival time                                                                       12.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b22|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b24.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      12.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074      12.350
 clock uncertainty                                                                   0.000      12.350
 clock recovergence pessimism                                                       -0.172      12.178
 Required time                                                                      12.178            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.325ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b2|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.432 ns                                                        
 Start Point:             AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b1.clk (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 End Point:               AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b2|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b5.mi[1] (rising edge triggered by clock AngryBird_Demo_inst/u_pll/pll_inst.clkc[4])
 Clock group:             AngryBird_Demo_inst/u_pll/pll_inst.refclk                       
 Data Path Delay:         0.527ns  (logic 0.256ns, net 0.271ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b1.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     1.976       1.976      ../source/rtl/AngryBird_Demo.v(99)
 launch clock edge                                                                  10.000      11.976
---------------------------------------------------------------------------------------------------------
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b1.q[0]     clk2q                   0.137 r    12.113
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b2|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b5.mi[1] (AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/ack_data[1]) net  (fanout = 1)       0.271 r    12.384      ../source/rtl/sd_ctrl_top/sd_init.v(58)
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b2|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b5 path2reg1               0.119      12.503
 Arrival time                                                                       12.503                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b2|AngryBird_Demo_inst/u_sd_ctrl/sd_init_inst/reg2_b5.clk (AngryBird_Demo_inst/sd_card_clk_n) net                     2.276       2.276      ../source/rtl/AngryBird_Demo.v(99)
 capture clock edge                                                                 10.000      12.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074      12.350
 clock uncertainty                                                                   0.000      12.350
 clock recovergence pessimism                                                       -0.279      12.071
 Required time                                                                      12.071            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.432ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 85313290 (STA coverage = 77.19%)
Timing violations: 36 setup errors, and 0 hold errors.
Minimal setup slack: -8.532, minimal hold slack: 0.110

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  AngryBird_Demo_inst/u_pll/pll_inst.clkc[1] (100.000MHz)       17.710ns      56.465MHz        0.571ns       443    -1869.454ns
	  AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[0] (70.000MHz)       22.817ns      43.827MHz        0.399ns       390      -82.501ns
	  AngryBird_Demo_inst/u_pll/pll_inst.clkc[3] (50.000MHz)       24.632ns      40.598MHz        0.211ns       149     -130.886ns
	  AngryBird_Demo_inst/u_pll/pll_inst.clkc[4] (50.000MHz)       14.960ns      66.845MHz        0.316ns        59        0.000ns
	  AngryBird_Demo_inst/u_hdmi_pll/pll_inst.clkc[1] (326.691MHz)        4.740ns     210.970MHz        0.487ns        32      -43.081ns
	  AngryBird_Demo_inst/u_pll/pll_inst.clkc[0] (50.000MHz)       24.013ns      41.644MHz        0.128ns         6      -22.998ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 2 clock net(s): 
	AngryBird_Demo_inst/cam_pclk_pad
	AngryBird_Demo_inst/i2c_dri_clk

---------------------------------------------------------------------------------------------------------
