{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1753288716874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1753288716879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 23 18:38:36 2025 " "Processing started: Wed Jul 23 18:38:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1753288716879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1753288716879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1753288716880 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1753288721054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288722107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288722107 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "score.v " "Can't analyze file -- file score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1753288722223 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_button_tracker.v " "Can't analyze file -- file ps2_button_tracker.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1753288722294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288722408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288722408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit0-SYN " "Found design unit 1: digit0-SYN" {  } { { "digit0.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723029 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit0 " "Found entity 1: digit0" {  } { { "digit0.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display.v 1 1 " "Found 1 design units, including 1 entities, in source file score_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit1-SYN " "Found design unit 1: digit1-SYN" {  } { { "digit1.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723258 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit1 " "Found entity 1: digit1" {  } { { "digit1.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit2-SYN " "Found design unit 1: digit2-SYN" {  } { { "digit2.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723361 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit2 " "Found entity 1: digit2" {  } { { "digit2.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit3-SYN " "Found design unit 1: digit3-SYN" {  } { { "digit3.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723456 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit3 " "Found entity 1: digit3" {  } { { "digit3.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit4-SYN " "Found design unit 1: digit4-SYN" {  } { { "digit4.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723556 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit4 " "Found entity 1: digit4" {  } { { "digit4.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit5-SYN " "Found design unit 1: digit5-SYN" {  } { { "digit5.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723655 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit5 " "Found entity 1: digit5" {  } { { "digit5.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit6-SYN " "Found design unit 1: digit6-SYN" {  } { { "digit6.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit6.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723863 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit6 " "Found entity 1: digit6" {  } { { "digit6.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit7-SYN " "Found design unit 1: digit7-SYN" {  } { { "digit7.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit7.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723975 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit7 " "Found entity 1: digit7" {  } { { "digit7.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288723975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288723975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit8-SYN " "Found design unit 1: digit8-SYN" {  } { { "digit8.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288724080 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit8 " "Found entity 1: digit8" {  } { { "digit8.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288724080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288724080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit9-SYN " "Found design unit 1: digit9-SYN" {  } { { "digit9.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit9.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288724207 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit9 " "Found entity 1: digit9" {  } { { "digit9.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digit9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288724207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288724207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digits-SYN " "Found design unit 1: digits-SYN" {  } { { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288724309 ""} { "Info" "ISGN_ENTITY_NAME" "1 digits " "Found entity 1: digits" {  } { { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288724309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288724309 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "score_display score_display.v(7) " "Verilog HDL Parameter Declaration warning at score_display.v(7): Parameter Declaration in module \"score_display\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1753288724320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1753288730841 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project.v(5) " "Output port \"LEDR\" at Project.v(5) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1753288730845 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project.v(6) " "Output port \"HEX0\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1753288730846 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project.v(6) " "Output port \"HEX1\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1753288730846 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project.v(6) " "Output port \"HEX2\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1753288730846 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project.v(6) " "Output port \"HEX3\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1753288730846 "|Project"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288732213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753288732213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_deb_0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_deb_0\"" {  } { { "Project.v" "btn_deb_0" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288732398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 debounce.v(17) " "Verilog HDL assignment warning at debounce.v(17): truncated value with size 32 to match size of target (29)" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288732410 "|Project|debounce:btn_deb_0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine.v(80) " "Verilog HDL information at state_machine.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1753288732995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_machine.v 1 1 " "Using design file state_machine.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288733009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753288733009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "Project.v" "sm" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288733159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(26) " "Verilog HDL assignment warning at state_machine.v(26): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733174 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(27) " "Verilog HDL assignment warning at state_machine.v(27): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733174 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(60) " "Verilog HDL assignment warning at state_machine.v(60): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733174 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(61) " "Verilog HDL assignment warning at state_machine.v(61): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733174 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(89) " "Verilog HDL assignment warning at state_machine.v(89): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733174 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(90) " "Verilog HDL assignment warning at state_machine.v(90): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733174 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(91) " "Verilog HDL assignment warning at state_machine.v(91): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733175 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(92) " "Verilog HDL assignment warning at state_machine.v(92): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733175 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(105) " "Verilog HDL assignment warning at state_machine.v(105): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733175 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(106) " "Verilog HDL assignment warning at state_machine.v(106): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733175 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(110) " "Verilog HDL assignment warning at state_machine.v(110): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733175 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(111) " "Verilog HDL assignment warning at state_machine.v(111): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733176 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(115) " "Verilog HDL assignment warning at state_machine.v(115): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733176 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(118) " "Verilog HDL assignment warning at state_machine.v(118): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733176 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(124) " "Verilog HDL assignment warning at state_machine.v(124): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(125) " "Verilog HDL assignment warning at state_machine.v(125): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(129) " "Verilog HDL assignment warning at state_machine.v(129): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(132) " "Verilog HDL assignment warning at state_machine.v(132): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 state_machine.v(154) " "Verilog HDL assignment warning at state_machine.v(154): truncated value with size 10 to match size of target (9)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 state_machine.v(167) " "Verilog HDL assignment warning at state_machine.v(167): truncated value with size 10 to match size of target (9)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(174) " "Verilog HDL assignment warning at state_machine.v(174): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(190) " "Verilog HDL assignment warning at state_machine.v(190): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733179 "|Project|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number state_machine:sm\|random_number:rng " "Elaborating entity \"random_number\" for hierarchy \"state_machine:sm\|random_number:rng\"" {  } { { "state_machine.v" "rng" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288733319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random_number.v(13) " "Verilog HDL assignment warning at random_number.v(13): truncated value with size 32 to match size of target (10)" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288733328 "|Project|random_number:rng"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdisplay.v 1 1 " "Using design file hexdisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisplay " "Found entity 1: hexdisplay" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288733920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753288733920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay hexdisplay:score_1_ones_disp " "Elaborating entity \"hexdisplay\" for hierarchy \"hexdisplay:score_1_ones_disp\"" {  } { { "Project.v" "score_1_ones_disp" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288734050 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hexdisplay.v(9) " "Verilog HDL Case Statement warning at hexdisplay.v(9): incomplete case statement has no default case item" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1753288734063 "|Project|hexdisplay:score_1_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_SEG hexdisplay.v(7) " "Verilog HDL Always Construct warning at hexdisplay.v(7): inferring latch(es) for variable \"out_SEG\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1753288734063 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[0\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[0\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734063 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[1\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[1\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734063 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[2\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[2\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734066 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[3\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[3\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734066 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[4\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[4\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734066 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[5\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[5\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734066 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[6\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[6\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1753288734066 "|Project|hexdisplay:score_1_disp"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_clocks.v 1 1 " "Using design file generate_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generate_clocks " "Found entity 1: generate_clocks" {  } { { "generate_clocks.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/generate_clocks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288734606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753288734606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clocks generate_clocks:clk_gen " "Elaborating entity \"generate_clocks\" for hierarchy \"generate_clocks:clk_gen\"" {  } { { "Project.v" "clk_gen" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288734765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xvga.v 1 1 " "Using design file xvga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xvga " "Found entity 1: xvga" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288734964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1753288734964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xvga xvga:vga " "Elaborating entity \"xvga\" for hierarchy \"xvga:vga\"" {  } { { "Project.v" "vga" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288735111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(31) " "Verilog HDL assignment warning at xvga.v(31): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735119 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(32) " "Verilog HDL assignment warning at xvga.v(32): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735121 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 xvga.v(36) " "Verilog HDL assignment warning at xvga.v(36): truncated value with size 32 to match size of target (11)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735122 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(38) " "Verilog HDL assignment warning at xvga.v(38): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735122 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 xvga.v(40) " "Verilog HDL assignment warning at xvga.v(40): truncated value with size 32 to match size of target (10)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735122 "|Project|xvga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xvga.v(42) " "Verilog HDL assignment warning at xvga.v(42): truncated value with size 32 to match size of target (1)" {  } { { "xvga.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/xvga.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735122 "|Project|xvga:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:sd_tens_1 " "Elaborating entity \"score_display\" for hierarchy \"score_display:sd_tens_1\"" {  } { { "Project.v" "sd_tens_1" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288735277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_offset score_display.v(9) " "Verilog HDL or VHDL warning at score_display.v(9): object \"x_offset\" assigned a value but never read" {  } { { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1753288735285 "|Project|score_display:sd_tens_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 score_display.v(3) " "Verilog HDL assignment warning at score_display.v(3): truncated value with size 32 to match size of target (15)" {  } { { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1753288735285 "|Project|score_display:sd_tens_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits score_display:sd_tens_1\|digits:d " "Elaborating entity \"digits\" for hierarchy \"score_display:sd_tens_1\|digits:d\"" {  } { { "score_display.v" "d" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288735681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\"" {  } { { "digits.vhd" "altsyncram_component" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\"" {  } { { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288736076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../digits_bmp/digits_sprite_sheet.mif " "Parameter \"init_file\" = \"../digits_bmp/digits_sprite_sheet.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736147 ""}  } { { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1753288736147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rq91 " "Found entity 1: altsyncram_rq91" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288736371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288736371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rq91 score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated " "Elaborating entity \"altsyncram_rq91\" for hierarchy \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288736822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288736822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_rq91.tdf" "deep_decode" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288736989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1753288737219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1753288737219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|mux_lib:mux2 " "Elaborating entity \"mux_lib\" for hierarchy \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|mux_lib:mux2\"" {  } { { "db/altsyncram_rq91.tdf" "mux2" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1753288737373 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a0 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a1 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a2 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a3 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a4 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a5 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a6 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a7 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a8 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a9 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a10 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a11 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a12 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a13 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a14 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a15 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a16 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a17 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a18 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a19 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a20 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a21 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a22 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a23 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a24 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a25 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a26 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a27 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 555 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a28 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a29 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a30 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a31 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a32 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a33 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a34 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a35 " "Synthesized away node \"score_display:sd_tens_1\|digits:d\|altsyncram:altsyncram_component\|altsyncram_rq91:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_rq91.tdf" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/db/altsyncram_rq91.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digits.vhd" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/digits.vhd" 84 0 0 } } { "score_display.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/score_display.v" 16 0 0 } } { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288738158 "|Project|score_display:sd_tens_1|digits:d|altsyncram:altsyncram_component|altsyncram_rq91:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1753288738158 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1753288738158 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1753288740323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[0\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740837 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[1\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740838 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[2\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740838 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[3\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740838 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[4\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740842 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[5\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740842 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_ones_disp\|out_SEG\[6\] " "Latch hexdisplay:score_2_ones_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740842 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[0\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740842 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[1\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740842 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[2\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740842 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[3\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740845 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[4\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740845 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[5\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740845 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_2_tens_disp\|out_SEG\[6\] " "Latch hexdisplay:score_2_tens_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_2_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_2_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740846 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[0\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740846 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[1\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740848 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[2\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740848 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[3\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740848 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[4\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740848 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[5\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740848 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_ones_disp\|out_SEG\[6\] " "Latch hexdisplay:score_1_ones_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_ones\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_ones\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740850 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[0\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740851 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[1\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740851 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[2\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740851 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[3\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[2\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740851 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[4\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740851 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[5\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740855 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexdisplay:score_1_tens_disp\|out_SEG\[6\] " "Latch hexdisplay:score_1_tens_disp\|out_SEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_machine:sm\|score_1_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal state_machine:sm\|score_1_tens\[1\]" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1753288740855 ""}  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1753288740855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1753288741375 "|Project|VGA_B[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1753288741375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1753288742117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/output_files/Project.map.smsg " "Generated suppressed messages file H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1753288746115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1753288748947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288748947 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1753288750065 "|Project|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1753288750065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1481 " "Implemented 1481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1753288750217 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1753288750217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1365 " "Implemented 1365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1753288750217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1753288750217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1753288750859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 23 18:39:10 2025 " "Processing ended: Wed Jul 23 18:39:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1753288750859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1753288750859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1753288750859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1753288750859 ""}
