# RISCâ€‘V Reference SoC Tapeout Program

## This repository contains all my submissions for the RISCâ€‘V Reference SoC Tapeout Program

## ðŸ“Œ Submissions

| Day   | Topic                                   |
|-------|----------------------------------------|
| [Week 0](week0) |
| Day 0 | [Tools installation](week0)             |
| [Week 1](week1) | 
| Day 1 | [Introduction to Verilog RTL design and Synthesis](week1/day1) |
| Day 2 | [Timing libs, hierarchical vs flat synthesis and efficient flop coding styles](week1/day2) |
| Day 3 | [Combinational and Sequential Optimizations](week1/day3) |
| Day 4 | [GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch](week1/day4) |
| Day 5 | [Optimization in synthesis](week1/day5) |
| [Week 2](week2) | 
| Day 6 | [BabySoC - Conceptual understanding](theory/) |
| Day 7 | [BabySoC - Hands-on Functional Modelling](lab/) |
