<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p960" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_960{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_960{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_960{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_960{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_960{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t6_960{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t7_960{left:96px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t8_960{left:96px;bottom:974px;letter-spacing:0.14px;word-spacing:-1.18px;}
#t9_960{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ta_960{left:96px;bottom:931px;letter-spacing:0.13px;word-spacing:-0.55px;}
#tb_960{left:96px;bottom:910px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tc_960{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.52px;}
#td_960{left:96px;bottom:853px;letter-spacing:0.1px;word-spacing:-0.43px;}
#te_960{left:96px;bottom:832px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tf_960{left:96px;bottom:811px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tg_960{left:312px;bottom:811px;letter-spacing:0.14px;}
#th_960{left:339px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ti_960{left:96px;bottom:789px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tj_960{left:258px;bottom:789px;letter-spacing:0.13px;}
#tk_960{left:296px;bottom:789px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_960{left:96px;bottom:754px;letter-spacing:0.12px;word-spacing:-1px;}
#tm_960{left:96px;bottom:733px;letter-spacing:0.12px;}
#tn_960{left:96px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.39px;}
#to_960{left:96px;bottom:658px;letter-spacing:0.12px;}
#tp_960{left:157px;bottom:658px;letter-spacing:0.13px;word-spacing:0.07px;}
#tq_960{left:96px;bottom:623px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tr_960{left:96px;bottom:601px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ts_960{left:96px;bottom:580px;letter-spacing:0.13px;word-spacing:-1.08px;}
#tt_960{left:96px;bottom:558px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tu_960{left:96px;bottom:537px;letter-spacing:0.07px;word-spacing:-0.4px;}
#tv_960{left:96px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.5px;}
#tw_960{left:96px;bottom:481px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tx_960{left:96px;bottom:459px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_960{left:96px;bottom:438px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_960{left:96px;bottom:403px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_960{left:96px;bottom:367px;}
#t11_960{left:127px;bottom:367px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t12_960{left:96px;bottom:332px;}
#t13_960{left:127px;bottom:332px;letter-spacing:0.14px;}
#t14_960{left:96px;bottom:297px;}
#t15_960{left:127px;bottom:297px;letter-spacing:-0.03px;word-spacing:-0.25px;}
#t16_960{left:96px;bottom:262px;}
#t17_960{left:127px;bottom:262px;letter-spacing:0.12px;word-spacing:-0.4px;}
#t18_960{left:96px;bottom:227px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t19_960{left:96px;bottom:205px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t1a_960{left:96px;bottom:184px;letter-spacing:0.13px;}
#t1b_960{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_960{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_960{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_960{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_960{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_960{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_960{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts960" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg960Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg960" style="-webkit-user-select: none;"><object width="935" height="1210" data="960/960.svg" type="image/svg+xml" id="pdf960" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_960" class="t s1_960">505 </span><span id="t2_960" class="t s2_960">Secure Virtual Machine </span>
<span id="t3_960" class="t s1_960">AMD64 Technology </span><span id="t4_960" class="t s1_960">24593—Rev. 3.41—June 2023 </span>
<span id="t5_960" class="t s3_960">From the host point of view, VMRUN acts like a single instruction, even though an arbitrary number </span>
<span id="t6_960" class="t s3_960">of guest instructions may execute before a #VMEXIT effectively completes the VMRUN. As a single </span>
<span id="t7_960" class="t s3_960">host instruction, VMRUN interacts with EFLAGS.RF and EFLAGS.TF like ordinary instructions. </span>
<span id="t8_960" class="t s3_960">EFLAGS.RF suppresses any potential instruction breakpoint match on the VMRUN, and EFLAGS.TF </span>
<span id="t9_960" class="t s3_960">causes a #DB trap after the VMRUN completes on the host side (i.e., after the #VMEXIT from the </span>
<span id="ta_960" class="t s3_960">guest). As with any normal instruction, completion of the VMRUN instruction clears the host </span>
<span id="tb_960" class="t s3_960">EFLAGS.RF bit. </span>
<span id="tc_960" class="t s3_960">The value of EFLAGS.RF from the VMCB affects the first guest instruction. When VMRUN loads a </span>
<span id="td_960" class="t s3_960">guest value of 1 for EFLAGS.RF, that value takes effect and suppresses any potential (guest) </span>
<span id="te_960" class="t s3_960">instruction breakpoint on the first guest instruction. When VMRUN loads a guest value of 1 in </span>
<span id="tf_960" class="t s3_960">EFLAGS.TF, that value does </span><span id="tg_960" class="t s4_960">not </span><span id="th_960" class="t s3_960">cause a trace trap between the VMRUN and the first guest </span>
<span id="ti_960" class="t s3_960">instruction, but rather </span><span id="tj_960" class="t s4_960">after </span><span id="tk_960" class="t s3_960">completion of the first guest instruction. </span>
<span id="tl_960" class="t s3_960">Host values of EFLAGS have no effect on the guest and guest values of EFLAGS have no effect on the </span>
<span id="tm_960" class="t s3_960">host. </span>
<span id="tn_960" class="t s3_960">See also Section 15.7.1 regarding the value of EFLAGS.RF saved on #VMEXIT. </span>
<span id="to_960" class="t s5_960">15.5.2 </span><span id="tp_960" class="t s5_960">VMSAVE and VMLOAD Instructions </span>
<span id="tq_960" class="t s3_960">These instructions transfer additional guest register context, including hidden context that is not </span>
<span id="tr_960" class="t s3_960">otherwise accessible, between the processor and a guest's VMCB for a more complete context switch </span>
<span id="ts_960" class="t s3_960">than VMRUN and #VMEXIT perform. The system physical address of the VMCB is specified in rAX. </span>
<span id="tt_960" class="t s3_960">When these operations are needed, VMLOAD would be executed as desired prior to executing a </span>
<span id="tu_960" class="t s3_960">VMRUN, and VMSAVE at any desired point after a #VMEXIT. </span>
<span id="tv_960" class="t s3_960">The VMSAVE and VMLOAD instructions take the physical address of a VMCB in rAX. These </span>
<span id="tw_960" class="t s3_960">instructions complement the state save/restore abilities of VMRUN instruction and #VMEXIT. They </span>
<span id="tx_960" class="t s3_960">provide access to hidden processor state that software cannot otherwise access, as well as additional </span>
<span id="ty_960" class="t s3_960">privileged state. </span>
<span id="tz_960" class="t s3_960">These instructions handle the following register state: </span>
<span id="t10_960" class="t s3_960">• </span><span id="t11_960" class="t s3_960">FS, GS, TR, LDTR (including all hidden state) </span>
<span id="t12_960" class="t s3_960">• </span><span id="t13_960" class="t s3_960">KernelGsBase </span>
<span id="t14_960" class="t s3_960">• </span><span id="t15_960" class="t s3_960">STAR, LSTAR, CSTAR, SFMASK </span>
<span id="t16_960" class="t s3_960">• </span><span id="t17_960" class="t s3_960">SYSENTER_CS, SYSENTER_ESP, SYSENTER_EIP </span>
<span id="t18_960" class="t s3_960">Like VMRUN, these instructions are only available at CPL0 (otherwise causing a #GP(0) exception) </span>
<span id="t19_960" class="t s3_960">and are only valid in protected mode with SVM enabled via EFER.SVME (otherwise causing a #UD </span>
<span id="t1a_960" class="t s3_960">exception). </span>
<span id="t1b_960" class="t s6_960">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
