// Seed: 1356092255
module module_0 (
    input supply0 id_0,
    input uwire   id_1,
    input supply0 id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    output wire id_12,
    input wand id_13,
    input tri0 id_14
);
  nand (id_1, id_16, id_13, id_6, id_7, id_4);
  id_16(
      .id_0(1), .id_1(id_2), .id_2(1)
  );
  assign id_9 = 1;
  module_0(
      id_6, id_10, id_14
  );
  wire id_17;
endmodule
