Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon Dec 21 15:58:43 2015
| Host             : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.217 |
| Dynamic (W)              | 0.143 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        6 |       --- |             --- |
| Slice Logic              |     0.012 |     4501 |       --- |             --- |
|   LUT as Logic           |     0.011 |     2227 |     20800 |           10.70 |
|   CARRY4                 |    <0.001 |      402 |      8150 |            4.93 |
|   Register               |    <0.001 |      697 |     41600 |            1.67 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |      116 |     32600 |            0.35 |
|   LUT as Distributed RAM |    <0.001 |      240 |      9600 |            2.50 |
|   Others                 |     0.000 |      236 |       --- |             --- |
| Signals                  |     0.010 |     3570 |       --- |             --- |
| Block RAM                |     0.005 |       36 |        50 |           72.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |     0.001 |        6 |        90 |            6.66 |
| I/O                      |     0.003 |       44 |       106 |           41.50 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.217 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.032 |      0.011 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk100                        | clk100                                                  |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |            40.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| design_1_wrapper                        |     0.143 |
|   design_1_i                            |     0.139 |
|     IICctrl_0                           |    <0.001 |
|       I2C_SDAT_IOBUF_inst               |     0.000 |
|       inst                              |    <0.001 |
|         u_I2C_Controller                |    <0.001 |
|     PWM_gen_0                           |     0.008 |
|       inst                              |     0.008 |
|     PWM_gen_1                           |     0.011 |
|       inst                              |     0.011 |
|     blk_mem_gen_0                       |     0.006 |
|       U0                                |     0.006 |
|         inst_blk_mem_gen                |     0.006 |
|           gnativebmg.native_blk_mem_gen |     0.006 |
|             valid.cstr                  |     0.006 |
|               has_mux_b.B               |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[10].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[11].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[12].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[14].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[15].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[16].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[17].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[18].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[19].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[20].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[21].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[22].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[23].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[24].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[25].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[26].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[27].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[28].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[29].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[30].ram.r         |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[7].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[8].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_noinit.ram         |    <0.001 |
|     cam_ov7670_ov7725_0                 |     0.001 |
|       inst                              |     0.001 |
|     clk_wiz_0                           |     0.106 |
|       inst                              |     0.106 |
|     colorDetect_0                       |    <0.001 |
|       inst                              |    <0.001 |
|         RGB2BW                          |    <0.001 |
|         RGBrender                       |    <0.001 |
|         cenCalculate                    |    <0.001 |
|         u_weight                        |    <0.001 |
|     debounce_0                          |    <0.001 |
|       inst                              |    <0.001 |
|     dilate_0                            |    <0.001 |
|       inst                              |    <0.001 |
|         LineBuffer0_reg_0_127_0_0       |    <0.001 |
|         LineBuffer0_reg_0_63_0_0        |    <0.001 |
|         LineBuffer0_reg_128_255_0_0     |    <0.001 |
|         LineBuffer0_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer0_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer0_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer0_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer0_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer0_reg_r3_128_255_0_0  |    <0.001 |
|         LineBuffer1_reg_0_127_0_0       |    <0.001 |
|         LineBuffer1_reg_0_63_0_0        |    <0.001 |
|         LineBuffer1_reg_128_255_0_0     |    <0.001 |
|         LineBuffer1_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer1_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer1_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer1_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer1_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer1_reg_r3_128_255_0_0  |    <0.001 |
|         LineBuffer2_reg_0_127_0_0       |    <0.001 |
|         LineBuffer2_reg_0_63_0_0        |    <0.001 |
|         LineBuffer2_reg_128_255_0_0     |    <0.001 |
|         LineBuffer2_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer2_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer2_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer2_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer2_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer2_reg_r3_128_255_0_0  |    <0.001 |
|         LineBuffer3_reg_0_127_0_0       |    <0.001 |
|         LineBuffer3_reg_0_63_0_0        |    <0.001 |
|         LineBuffer3_reg_128_255_0_0     |    <0.001 |
|         LineBuffer3_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer3_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer3_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer3_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer3_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer3_reg_r3_128_255_0_0  |    <0.001 |
|     erode_0                             |    <0.001 |
|       inst                              |    <0.001 |
|         LineBuffer0_reg_0_127_0_0       |    <0.001 |
|         LineBuffer0_reg_0_63_0_0        |    <0.001 |
|         LineBuffer0_reg_128_255_0_0     |    <0.001 |
|         LineBuffer0_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer0_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer0_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer0_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer0_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer0_reg_r3_128_255_0_0  |    <0.001 |
|         LineBuffer1_reg_0_127_0_0       |    <0.001 |
|         LineBuffer1_reg_0_63_0_0        |    <0.001 |
|         LineBuffer1_reg_128_255_0_0     |    <0.001 |
|         LineBuffer1_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer1_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer1_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer1_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer1_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer1_reg_r3_128_255_0_0  |    <0.001 |
|         LineBuffer2_reg_0_127_0_0       |    <0.001 |
|         LineBuffer2_reg_0_63_0_0        |    <0.001 |
|         LineBuffer2_reg_128_255_0_0     |    <0.001 |
|         LineBuffer2_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer2_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer2_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer2_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer2_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer2_reg_r3_128_255_0_0  |    <0.001 |
|         LineBuffer3_reg_0_127_0_0       |    <0.001 |
|         LineBuffer3_reg_0_63_0_0        |    <0.001 |
|         LineBuffer3_reg_128_255_0_0     |    <0.001 |
|         LineBuffer3_reg_r2_0_127_0_0    |    <0.001 |
|         LineBuffer3_reg_r2_0_63_0_0     |    <0.001 |
|         LineBuffer3_reg_r2_128_255_0_0  |    <0.001 |
|         LineBuffer3_reg_r3_0_127_0_0    |    <0.001 |
|         LineBuffer3_reg_r3_0_63_0_0     |    <0.001 |
|         LineBuffer3_reg_r3_128_255_0_0  |    <0.001 |
|     move_en_0                           |    <0.001 |
|     move_en_1                           |    <0.001 |
|     ov7725_regData_0                    |     0.000 |
|     ram_read_0                          |    <0.001 |
|       inst                              |    <0.001 |
|     region_cut_0                        |     0.000 |
|       inst                              |     0.000 |
|     rgb2hsv_top_0                       |     0.003 |
|       inst                              |     0.003 |
|     rgb565_rgb888_0                     |     0.000 |
|     rgb888_rgb565_0                     |     0.000 |
|     servo_ctrl_0                        |    <0.001 |
|       inst                              |    <0.001 |
|         u_pwm_gen_x                     |    <0.001 |
|         u_pwm_gen_y                     |    <0.001 |
|     vga_0                               |    <0.001 |
|       inst                              |    <0.001 |
|     xadc_0                              |     0.003 |
|       inst                              |     0.003 |
|         u_xadc                          |     0.002 |
|     xlconstant_0                        |     0.000 |
+-----------------------------------------+-----------+


