// Seed: 200185347
module module_0 (
    input logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output logic id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    output id_12
);
  logic id_13;
  always @(posedge 1'd0 && id_3 && id_1 && 1 or id_3);
  type_23(
      id_11,
      id_9#(
          .id_8(id_1 + 1'd0),
          .id_1(1),
          .id_2(1),
          .id_4(id_7),
          .id_1(id_10)
      ),
      'd0
  );
endmodule
