[INF:CM0023] Creating log file ../../build/regression/ImplicitVarType/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1:1: No timescale set for "spidpi".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@spidpi".

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@spidpi work@spidpi

[NTE:EL0503] dut.sv:1:1: Top level module "work@spidpi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] dut.sv:1:1: Instance "work@spidpi".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ImplicitVarType/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@spidpi), id:8
|vpiName:work@spidpi
|uhdmallModules:
\_module: work@spidpi (work@spidpi), id:9 dut.sv:1:1: , endln:4:10, parent:work@spidpi, parID:8
  |vpiFullName:work@spidpi
  |vpiDefName:work@spidpi
  |vpiTaskFunc:
  \_function: (work@spidpi.tick), id:0, line:2:3, endln:3:37, parent:work@spidpi, parID:9
    |vpiName:tick
    |vpiFullName:work@spidpi.tick
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiReturn:
    \_byte_var: , id:2, line:3:5, endln:3:9
      |vpiTypespec:
      \_byte_typespec: , id:1, line:3:5, endln:3:9
        |vpiSigned:1
    |vpiParent:
    \_module: work@spidpi (work@spidpi), id:9 dut.sv:1:1: , endln:4:10, parent:work@spidpi, parID:8
    |vpiIODecl:
    \_io_decl: (d2p_data), id:3, line:3:27, endln:3:35
      |vpiDirection:1
      |vpiName:d2p_data
      |vpiTypedef:
      \_logic_typespec: , id:7, line:3:21, endln:3:26
        |vpiRange:
        \_range: , id:4, line:3:22, endln:3:25
          |vpiLeftRange:
          \_constant: , id:5, line:3:22, endln:3:23, parID:4
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:4, line:3:22, endln:3:25
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:6, line:3:24, endln:3:25, parID:4
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:4, line:3:22, endln:3:25
            |vpiConstType:9
    |vpiInstance:
    \_module: work@spidpi (work@spidpi), id:9 dut.sv:1:1: , endln:4:10, parent:work@spidpi, parID:8
    |vpiParent:
    \_module: work@spidpi (work@spidpi), id:9 dut.sv:1:1: , endln:4:10, parent:work@spidpi, parID:8
  |vpiParent:
  \_design: (work@spidpi), id:8
|uhdmtopModules:
\_module: work@spidpi (work@spidpi), id:10 dut.sv:1:1: , endln:4:10
  |vpiName:work@spidpi
  |vpiDefName:work@spidpi
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@spidpi.tick), id:0, line:2:3, endln:3:37, parent:work@spidpi, parID:9
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitVarType/roundtrip/dut_000.sv | 2 | 4 | 

