- status: 0 - openlane design prep
  runtime_s: 1.82
  runtime_ts: 0h0m1s823ms
- status: 1 - synthesis - yosys
  runtime_s: 110.2
  runtime_ts: 0h1m50s198ms
- status: 2 - sta - openroad
  runtime_s: 86292.54
  runtime_ts: 23h58m12s539ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s445ms
- status: 4 - ioplace - openroad
  runtime_s: 0.34
  runtime_ts: 0h0m0s344ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.37
  runtime_ts: 0h0m0s374ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s526ms
- status: 7 - global placement - openroad
  runtime_s: 1.26
  runtime_ts: 0h0m1s264ms
- status: 8 - sta - openroad
  runtime_s: 0.34
  runtime_ts: 0h0m0s343ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 1.11
  runtime_ts: 0h0m1s110ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s505ms
- status: 11 - sta - openroad
  runtime_s: 0.35
  runtime_ts: 0h0m0s353ms
- status: 12 - cts - openroad
  runtime_s: 20.91
  runtime_ts: 0h0m20s905ms
- status: 13 - sta - openroad
  runtime_s: 0.38
  runtime_ts: 0h0m0s381ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 0.95
  runtime_ts: 0h0m0s946ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 109.79
  runtime_ts: 0h1m49s789ms
- status: 16 - sta - openroad
  runtime_s: 86292.72
  runtime_ts: 23h58m12s718ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 0.92
  runtime_ts: 0h0m0s921ms
- status: 18 - sta - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s398ms
- status: 20 - write verilog - openroad
  runtime_s: 0.34
  runtime_ts: 0h0m0s336ms
- status: 21 - sta - openroad
  runtime_s: 0.35
  runtime_ts: 0h0m0s353ms
- status: 21 - global routing - openroad
  runtime_s: 0.35
  runtime_ts: 0h0m0s353ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.63
  runtime_ts: 0h0m0s627ms
- status: 23 - detailed_routing - openroad
  runtime_s: 13.9
  runtime_ts: 0h0m13s899ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.36
  runtime_ts: 0h0m0s364ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s505ms
- status: 26 - sta - openroad
  runtime_s: 109.68
  runtime_ts: 0h1m49s680ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 86292.82
  runtime_ts: 23h58m12s820ms
- status: 28 - sta - openroad
  runtime_s: 0.97
  runtime_ts: 0h0m0s967ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s499ms
- status: 30 - sta - openroad
  runtime_s: 0.96
  runtime_ts: 0h0m0s959ms
- status: 31 - sta - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s419ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s675ms
- status: 33 - gdsii - magic
  runtime_s: 1.18
  runtime_ts: 0h0m1s177ms
- status: 33 - lef - magic
  runtime_s: 2.81
  runtime_ts: 0h0m2s815ms
- status: 34 - gdsii - klayout
  runtime_s: 0.64
  runtime_ts: 0h0m0s644ms
- status: 35 - xor - klayout
  runtime_s: 114.31
  runtime_ts: 0h1m54s313ms
- status: 36 - spice extraction - magic
  runtime_s: 86298.51
  runtime_ts: 23h58m18s506ms
- status: 38 - write verilog - openroad
  runtime_s: 0.49
  runtime_ts: 0h0m0s487ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.56
  runtime_ts: 0h0m0s555ms
- status: 39 - lvs - netgen
  runtime_s: 0.74
  runtime_ts: 0h0m0s739ms
- status: 40 - drc - magic
  runtime_s: 0.94
  runtime_ts: 0h0m0s938ms
- status: 41 - antenna check - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s586ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.24
  runtime_ts: 0h0m0s238ms
---
- status: routed
  runtime_s: 52.0
  runtime_ts: 0h0m52s0ms
- status: flow completed
  runtime_s: 79.0
  runtime_ts: 0h1m19s0ms
