/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.48
Hash     : 5aecabc
Date     : May  7 2024
Type     : Engineering
Log Time   : Tue May  7 12:08:16 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
ELABORATING DESIGN
 ... done, 0.03 seconds.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_I_DELAY_primitive_inst_post_synth.v:131: error: port ``$auto$rs_design_edit.cc:332:add_wire_btw_prims$450'' is not a port of $auto$rs_design_edit.cc:941:execute$464.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_I_DELAY_primitive_inst_post_synth.v:131: error: port ``$auto$rs_design_edit.cc:332:add_wire_btw_prims$451'' is not a port of $auto$rs_design_edit.cc:941:execute$464.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_I_DELAY_primitive_inst_post_synth.v:131: error: port ``$auto$rs_design_edit.cc:332:add_wire_btw_prims$452'' is not a port of $auto$rs_design_edit.cc:941:execute$464.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_I_DELAY_primitive_inst_post_synth.v:131: error: port ``$auto$rs_design_edit.cc:332:add_wire_btw_prims$453'' is not a port of $auto$rs_design_edit.cc:941:execute$464.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_I_DELAY_primitive_inst_post_synth.v:131: error: port ``$auto$rs_design_edit.cc:332:add_wire_btw_prims$454'' is not a port of $auto$rs_design_edit.cc:941:execute$464.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/post_pnr_wrapper_I_DELAY_primitive_inst_post_synth.v:131: error: port ``$auto$rs_design_edit.cc:332:add_wire_btw_prims$455'' is not a port of $auto$rs_design_edit.cc:941:execute$464.
6 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg27c475a6b" -f"/tmp/ivrlg7c475a6b" -p"/tmp/ivrli7c475a6b" |/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh7c475a6b" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/05_07_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
