Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Big D/example1/example1_example1_sch_tb_isim_beh.exe -prj C:/Users/Big D/example1/example1_example1_sch_tb_beh.prj work.example1_example1_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Big D/example1/example1.vhf" into library work
Parsing VHDL file "C:/Users/Big D/example1/../Desktop/example1TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture behavioral of entity example1 [example1_default]
Compiling architecture behavioral of entity example1_example1_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/Big D/example1/example1_example1_sch_tb_isim_beh.exe
Fuse Memory Usage: 48460 KB
Fuse CPU Usage: 483 ms
