{
  "sequential": true,
  "memory_files": {
    "rom": {
      "type": "rom",
      "module": "overture_fetch",
      "memory": "rom",
      "file": "overture_prog_alu.txt"
    }
  },
  "test_cases": [
    {
      "name": "Overture CPU ALU smoke",
      "sequence": [
        {"inputs": {"clk": 1, "reset": 1, "run": 0, "in_port": 0}, "expected": {"pc": 0, "out_port": 0, "r0_out": 0, "r1_out": 0, "r2_out": 0, "r3_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 1, "instr_debug": 5, "r0_out": 5}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2, "instr_debug": 129, "r1_out": 5}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "instr_debug": 3, "r0_out": 3}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 4, "r2_out": 3}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 5, "r3_out": 8}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 6, "out_port": 8}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 7, "r3_out": 254}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 8, "r4_out": 254}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 9, "r3_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 10, "r5_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 11}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 12, "r3_out": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 13, "out_port": 1}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 14, "r3_out": 248}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 15, "out_port": 248}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 16, "r3_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 17, "out_port": 2}}
      ]
    }
  ]
}
