{
  "module_name": "rt715-sdca.h",
  "hash_id": "ca7479fcf0c72092fb3647d73a3ac66fcf3fd3a7b7d7eb831dadc0c6009c3433",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt715-sdca.h",
  "human_readable_source": " \n \n\n#ifndef __RT715_SDCA_H__\n#define __RT715_SDCA_H__\n\n#include <linux/regmap.h>\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_type.h>\n#include <sound/soc.h>\n#include <linux/workqueue.h>\n#include <linux/device.h>\n\nstruct rt715_sdca_priv {\n\tstruct regmap *regmap;\n\tstruct regmap *mbq_regmap;\n\tstruct snd_soc_codec *codec;\n\tstruct sdw_slave *slave;\n\tstruct delayed_work adc_mute_work;\n\tint dbg_nid;\n\tint dbg_vid;\n\tint dbg_payload;\n\tstruct sdw_bus_params params;\n\tbool hw_init;\n\tbool first_hw_init;\n\tint l_is_unmute;\n\tint r_is_unmute;\n\tint hw_sdw_ver;\n\tint kctl_switch_orig[4];\n\tint kctl_2ch_orig[2];\n\tint kctl_4ch_orig[4];\n\tint kctl_8ch_orig[8];\n};\n\nstruct rt715_sdca_kcontrol_private {\n\tunsigned int reg_base;\n\tunsigned int count;\n\tunsigned int max;\n\tunsigned int shift;\n\tunsigned int invert;\n};\n\n \n#define RT715_INT_CTRL\t\t\t\t\t0x005a\n#define RT715_INT_MASK\t\t\t\t\t0x005e\n\n \n#define RT715_AUDIO_FUNCTION_GROUP\t\t\t0x01\n#define RT715_MIC_ADC\t\t\t\t\t0x07\n#define RT715_LINE_ADC\t\t\t\t\t0x08\n#define RT715_MIX_ADC\t\t\t\t\t0x09\n#define RT715_DMIC1\t\t\t\t\t0x12\n#define RT715_DMIC2\t\t\t\t\t0x13\n#define RT715_MIC1\t\t\t\t\t0x18\n#define RT715_MIC2\t\t\t\t\t0x19\n#define RT715_LINE1\t\t\t\t\t0x1a\n#define RT715_LINE2\t\t\t\t\t0x1b\n#define RT715_DMIC3\t\t\t\t\t0x1d\n#define RT715_DMIC4\t\t\t\t\t0x29\n#define RT715_VENDOR_REG\t\t\t\t0x20\n#define RT715_MUX_IN1\t\t\t\t\t0x22\n#define RT715_MUX_IN2\t\t\t\t\t0x23\n#define RT715_MUX_IN3\t\t\t\t\t0x24\n#define RT715_MUX_IN4\t\t\t\t\t0x25\n#define RT715_MIX_ADC2\t\t\t\t\t0x27\n#define RT715_INLINE_CMD\t\t\t\t0x55\n#define RT715_VENDOR_HDA_CTL\t\t\t\t0x61\n\n \n#define RT715_PRODUCT_NUM\t\t\t\t0x0\n#define RT715_IRQ_CTRL\t\t\t\t\t0x2b\n#define RT715_AD_FUNC_EN\t\t\t\t0x36\n#define RT715_REV_1\t\t\t\t\t0x37\n#define RT715_SDW_INPUT_SEL\t\t\t\t0x39\n#define RT715_DFLL_VAD\t\t\t\t\t0x44\n#define RT715_EXT_DMIC_CLK_CTRL2\t\t\t0x54\n\n \n#define RT715_HDA_LEGACY_MUX_CTL1\t\t\t0x00\n\n \n#define FUN_JACK_CODEC\t\t\t\t0x01\n#define FUN_MIC_ARRAY\t\t\t\t0x02\n#define FUN_HID\t\t\t\t\t\t0x03\n \n#define RT715_SDCA_ST_EN\t\t\t\t\t\t\t0x00\n#define RT715_SDCA_CS_FREQ_IND_EN\t\t\t\t\t0x01\n#define RT715_SDCA_FU_ADC8_9_VOL\t\t\t\t\t0x02\n#define RT715_SDCA_SMPU_TRIG_ST_EN\t\t\t\t\t0x05\n#define RT715_SDCA_FU_ADC10_11_VOL\t\t\t\t\t0x06\n#define RT715_SDCA_FU_ADC7_27_VOL\t\t\t\t\t0x0a\n#define RT715_SDCA_FU_AMIC_GAIN_EN\t\t\t\t\t0x0c\n#define RT715_SDCA_FU_DMIC_GAIN_EN\t\t\t\t\t0x0e\n#define RT715_SDCA_CX_CLK_SEL_EN\t\t\t\t\t0x10\n#define RT715_SDCA_CREQ_POW_EN\t\t\t\t\t\t0x18\n \n#define RT715_SDCA_ST_CTRL\t\t\t\t\t\t\t0x00\n#define RT715_SDCA_CX_CLK_SEL_CTRL\t\t\t\t\t0x01\n#define RT715_SDCA_REQ_POW_CTRL\t\t\t\t\t0x01\n#define RT715_SDCA_FU_MUTE_CTRL\t\t\t\t\t0x01\n#define RT715_SDCA_FU_VOL_CTRL\t\t\t\t\t\t0x02\n#define RT715_SDCA_FU_DMIC_GAIN_CTRL\t\t\t\t0x0b\n#define RT715_SDCA_FREQ_IND_CTRL\t\t\t\t\t0x10\n#define RT715_SDCA_SMPU_TRIG_EN_CTRL\t\t\t\t0x10\n#define RT715_SDCA_SMPU_TRIG_ST_CTRL\t\t\t\t0x11\n \n#define CH_00\t\t\t\t\t\t0x00\n#define CH_01\t\t\t\t\t\t0x01\n#define CH_02\t\t\t\t\t\t0x02\n#define CH_03\t\t\t\t\t\t0x03\n#define CH_04\t\t\t\t\t\t0x04\n#define CH_05\t\t\t\t\t\t0x05\n#define CH_06\t\t\t\t\t\t0x06\n#define CH_07\t\t\t\t\t\t0x07\n#define CH_08\t\t\t\t\t\t0x08\n\n#define RT715_SDCA_DB_STEP\t\t\t375\n\nenum {\n\tRT715_AIF1,\n\tRT715_AIF2,\n};\n\nint rt715_sdca_io_init(struct device *dev, struct sdw_slave *slave);\nint rt715_sdca_init(struct device *dev, struct regmap *mbq_regmap,\n\tstruct regmap *regmap, struct sdw_slave *slave);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}