4-bit Ripple Up Counter (Verilog - Vivado Project)
This project implements a 4-bit ripple up counter using T Flip-Flops in Verilog, developed with Vivado.

Directory Structure
plaintext
Copy
Edit
.
├── README.md
├── fourbit-ripple-up-counter.xpr
├── fourbit-ripple-up-counter.srcs/
├── fourbit-ripple-up-counter.sim/
├── fourbit-ripple-up-counter.cache/
├── fourbit-ripple-up-counter.hw
├── fourbit-ripple-up-counter.ip_user_files/
├── src/
│   ├── fourbit_ripple_up_counter.v
│   └── fourbit_ripple_up_counter_tb.v
└── vivado/
    └── four_bit_ripple_up_counter.xpr
README.md: Project documentation.

fourbit-ripple-up-counter.xpr: Vivado project file.

fourbit-ripple-up-counter.srcs/: Vivado source files directory.

fourbit-ripple-up-counter.sim/: Simulation files directory.

fourbit-ripple-up-counter.cache/: Vivado cache directory.

fourbit-ripple-up-counter.hw: Hardware design file.

fourbit-ripple-up-counter.ip_user_files/: IP user files directory.

src/: Contains Verilog source code.

fourbit_ripple_up_counter.v: Verilog module for the 4-bit ripple up counter.

fourbit_ripple_up_counter_tb.v: Testbench for simulating the counter.

vivado/: Contains Vivado project files.

four_bit_ripple_up_counter.xpr: Vivado project file.

How to Simulate (Vivado)
Open four_bit_ripple_up_counter.xpr in Vivado.

Use the built-in simulator to run the testbench and verify functionality.

Author
Aniket Gupta – July 2025

