{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:50:31 2013 " "Info: Processing started: Wed Jul 10 21:50:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sm_clock -c sm_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sm_clock -c sm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sm_seg\[7\] VCC " "Warning (13410): Pin \"sm_seg\[7\]\" is stuck at VCC" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sm_clock " "Warning: Ignored assignments for entity \"sm_clock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sm_clock -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sm_clock -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sm_clock -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sm_clock -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Info: Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Info: Implemented 151 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:50:33 2013 " "Info: Processing ended: Wed Jul 10 21:50:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:50:34 2013 " "Info: Processing started: Wed Jul 10 21:50:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sm_clock EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"sm_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 303 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 304 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 305 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS11n/DEV_CLRn~ 142 " "Info: Pin ~LVDS11n/DEV_CLRn~ is reserved at location 142" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS11n/DEV_CLRn~ } } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS11n/DEV_CLRn~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 306 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[7\] " "Info: Pin sm_bit\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[7] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 8 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[6\] " "Info: Pin sm_bit\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[6] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 9 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[5\] " "Info: Pin sm_bit\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[5] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 10 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[4\] " "Info: Pin sm_bit\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[4] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 11 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[3\] " "Info: Pin sm_bit\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[3] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 12 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[2\] " "Info: Pin sm_bit\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[2] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 13 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[1\] " "Info: Pin sm_bit\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[1] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 14 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_bit\[0\] " "Info: Pin sm_bit\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_bit[0] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 11 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[0\] " "Info: Pin sm_seg\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[0] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[1\] " "Info: Pin sm_seg\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[1] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 17 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[2\] " "Info: Pin sm_seg\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[2] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 18 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[3\] " "Info: Pin sm_seg\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[3] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[4\] " "Info: Pin sm_seg\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[4] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[5\] " "Info: Pin sm_seg\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[5] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[6\] " "Info: Pin sm_seg\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[6] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_seg\[7\] " "Info: Pin sm_seg\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { sm_seg[7] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 12 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 9 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_in\[1\] " "Info: Pin key_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { key_in[1] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 10 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 7 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_in\[0\] " "Info: Pin key_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { key_in[0] } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 10 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 6 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sm_clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sm_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 9 0 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sec  " "Info: Automatically promoted node sec " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr6~1 " "Info: Destination node WideOr6~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 156 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr5~1 " "Info: Destination node WideOr5~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 158 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr4~1 " "Info: Destination node WideOr4~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 160 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr3~1 " "Info: Destination node WideOr3~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 162 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr2~1 " "Info: Destination node WideOr2~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 164 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr1~1 " "Info: Destination node WideOr1~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 166 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr0~1 " "Info: Destination node WideOr0~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 80 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 168 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sec~1 " "Info: Destination node sec~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 20 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 245 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 20 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count\[17\]  " "Info: Automatically promoted node count\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~34 " "Info: Destination node Add0~34" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 30 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add0~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~0 " "Info: Destination node Decoder0~0" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 147 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~1 " "Info: Destination node Decoder0~1" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 148 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~2 " "Info: Destination node Decoder0~2" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 149 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~3 " "Info: Destination node Decoder0~3" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 150 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~4 " "Info: Destination node Decoder0~4" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 151 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "always4~0 " "Info: Destination node always4~0" {  } { { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { always4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 152 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~5 " "Info: Destination node Decoder0~5" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 153 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decoder0~6 " "Info: Destination node Decoder0~6" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 66 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decoder0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 154 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disp_dat\[3\]~4 " "Info: Destination node disp_dat\[3\]~4" {  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 54 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_dat[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 228 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/clock.v" 28 -1 0 } } { "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/" { { 0 { 0 ""} 0 78 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 2 16 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 2 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 22 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[7\] 0 " "Info: Pin \"sm_bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[6\] 0 " "Info: Pin \"sm_bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[5\] 0 " "Info: Pin \"sm_bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[4\] 0 " "Info: Pin \"sm_bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[3\] 0 " "Info: Pin \"sm_bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[2\] 0 " "Info: Pin \"sm_bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[1\] 0 " "Info: Pin \"sm_bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[0\] 0 " "Info: Pin \"sm_bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[0\] 0 " "Info: Pin \"sm_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[1\] 0 " "Info: Pin \"sm_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[2\] 0 " "Info: Pin \"sm_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[3\] 0 " "Info: Pin \"sm_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[4\] 0 " "Info: Pin \"sm_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[5\] 0 " "Info: Pin \"sm_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[6\] 0 " "Info: Pin \"sm_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[7\] 0 " "Info: Pin \"sm_seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/sm_clock.fit.smsg " "Info: Generated suppressed messages file E:/A-C2FB English/Verilog-Examples/22-19-digital tube_clock/sm_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:50:39 2013 " "Info: Processing ended: Wed Jul 10 21:50:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:50:40 2013 " "Info: Processing started: Wed Jul 10 21:50:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sm_clock -c sm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:50:41 2013 " "Info: Processing ended: Wed Jul 10 21:50:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 21:50:43 2013 " "Info: Processing started: Wed Jul 10 21:50:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sm_clock -c sm_clock " "Info: Command: quartus_sta sm_clock -c sm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sm_clock " "Warning: Ignored assignments for entity \"sm_clock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sm_clock -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sm_clock -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sm_clock -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sm_clock -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sm_clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sm_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sec sec " "Info: create_clock -period 1.000 -name sec sec" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dout1\[0\] dout1\[0\] " "Info: create_clock -period 1.000 -name dout1\[0\] dout1\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count\[17\] count\[17\] " "Info: create_clock -period 1.000 -name count\[17\] count\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.316 " "Info: Worst-case setup slack is -6.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.316      -146.493 clk  " "Info:    -6.316      -146.493 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471       -68.427 sec  " "Info:    -3.471       -68.427 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -0.652 count\[17\]  " "Info:    -0.465        -0.652 count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235         0.000 dout1\[0\]  " "Info:     0.235         0.000 dout1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.556 " "Info: Worst-case hold slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556       -17.535 clk  " "Info:    -2.556       -17.535 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.384        -2.384 count\[17\]  " "Info:    -2.384        -2.384 count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -2.128 sec  " "Info:    -0.532        -2.128 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 dout1\[0\]  " "Info:     0.499         0.000 dout1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.728 " "Info: Worst-case recovery slack is -2.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.728       -62.326 sec  " "Info:    -2.728       -62.326 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.193 " "Info: Worst-case removal slack is 2.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.193         0.000 sec  " "Info:     2.193         0.000 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Info: Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -68.721 clk  " "Info:    -1.941       -68.721 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -35.616 sec  " "Info:    -0.742       -35.616 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -8.904 count\[17\]  " "Info:    -0.742        -8.904 count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 dout1\[0\]  " "Info:    -0.742        -1.484 dout1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[7\] 0 " "Info: Pin \"sm_bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[6\] 0 " "Info: Pin \"sm_bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[5\] 0 " "Info: Pin \"sm_bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[4\] 0 " "Info: Pin \"sm_bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[3\] 0 " "Info: Pin \"sm_bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[2\] 0 " "Info: Pin \"sm_bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[1\] 0 " "Info: Pin \"sm_bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_bit\[0\] 0 " "Info: Pin \"sm_bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[0\] 0 " "Info: Pin \"sm_seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[1\] 0 " "Info: Pin \"sm_seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[2\] 0 " "Info: Pin \"sm_seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[3\] 0 " "Info: Pin \"sm_seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[4\] 0 " "Info: Pin \"sm_seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[5\] 0 " "Info: Pin \"sm_seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[6\] 0 " "Info: Pin \"sm_seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_seg\[7\] 0 " "Info: Pin \"sm_seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.509 " "Info: Worst-case setup slack is -1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509       -24.879 clk  " "Info:    -1.509       -24.879 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527        -9.076 sec  " "Info:    -0.527        -9.076 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474         0.000 count\[17\]  " "Info:     0.474         0.000 count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 dout1\[0\]  " "Info:     0.665         0.000 dout1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.359 " "Info: Worst-case hold slack is -1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359       -19.630 clk  " "Info:    -1.359       -19.630 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961        -0.961 count\[17\]  " "Info:    -0.961        -0.961 count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504        -4.024 sec  " "Info:    -0.504        -4.024 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 dout1\[0\]  " "Info:     0.215         0.000 dout1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.612 " "Info: Worst-case recovery slack is -0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612       -13.678 sec  " "Info:    -0.612       -13.678 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.145 " "Info: Worst-case removal slack is 1.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145         0.000 sec  " "Info:     1.145         0.000 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info: Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -46.380 clk  " "Info:    -1.380       -46.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -24.000 sec  " "Info:    -0.500       -24.000 sec " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -6.000 count\[17\]  " "Info:    -0.500        -6.000 count\[17\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 dout1\[0\]  " "Info:    -0.500        -1.000 dout1\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 21:50:45 2013 " "Info: Processing ended: Wed Jul 10 21:50:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
