#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Apr 15 19:20:27 2022
# Process ID: 5032
# Current directory: C:/Users/wangc/Downloads/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17596 C:\Users\wangc\Downloads\lab4\lab4.xpr
# Log file: C:/Users/wangc/Downloads/lab4/vivado.log
# Journal file: C:/Users/wangc/Downloads/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wangc/Downloads/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/计算机组成原理/实验/lab4/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.426 ; gain = 0.000
reset_target all [get_files  C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_0] C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wangc/Downloads/lab4/lab4.runs/dist_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
generate_target all [get_files  C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 16
[Fri Apr 15 19:30:04 2022] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/wangc/Downloads/lab4/lab4.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory C:/Users/wangc/Downloads/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wangc/Downloads/lab4/lab4.ip_user_files -ipstatic_source_dir C:/Users/wangc/Downloads/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/modelsim} {questa=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/questa} {riviera=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/riviera} {activehdl=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dist_mem_gen_1] C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wangc/Downloads/lab4/lab4.runs/dist_mem_gen_1_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci' from fileset 'dist_mem_gen_1' to fileset 'sources_1'.
generate_target all [get_files  C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_1] }
export_ip_user_files -of_objects [get_files C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci]
launch_runs dist_mem_gen_1_synth_1 -jobs 16
[Fri Apr 15 19:30:37 2022] Launched dist_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/wangc/Downloads/lab4/lab4.runs/dist_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci] -directory C:/Users/wangc/Downloads/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wangc/Downloads/lab4/lab4.ip_user_files -ipstatic_source_dir C:/Users/wangc/Downloads/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/modelsim} {questa=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/questa} {riviera=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/riviera} {activehdl=C:/Users/wangc/Downloads/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/CPU_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/CPU_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 15 19:31:54 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 15 19:31:54 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1117.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 29
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.426 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1117.426 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                57000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                59000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                69000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                71000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                81000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                83000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                93000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                95000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 105 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                57000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                59000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                69000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                71000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                81000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                83000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                93000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                95000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               105000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               106000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               107000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               111000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               113000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 205 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                57000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                59000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                69000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                71000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                81000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                83000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                93000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                95000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               105000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               106000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               107000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               111000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time               113000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 205 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_test_behav -key {Behavioral:sim_1:Functional:CPU_test} -tclbatch {CPU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source CPU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/PDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_1cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_Mux
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol clk_50, assumed default net type wire [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/TOP.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_Mux
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Instr_memory
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Imm
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Reg_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wangc/Downloads/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                 9000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                21000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                23000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                33000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                35000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                45000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
WARNING in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst at time                47000 ns: 
Reading from out-of-range address. Max address in CPU_test.CPU.Data_Memory.dist_mem_gen_1.inst is         255
$finish called at time : 55 ns : File "C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 19:51:01 2022...
