#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20140801)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xea5b50 .scope module, "top_level" "top_level" 2 21;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "txd"
    .port_info 3 /INPUT 1 "rxd"
    .port_info 4 /INPUT 2 "br_cfg"
o0x7f5375dc92b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0xefe810_0 .net "br_cfg", 1 0, o0x7f5375dc92b8;  0 drivers
o0x7f5375dc92e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xefe8f0_0 .net "clk", 0 0, o0x7f5375dc92e8;  0 drivers
RS_0x7f5375dc93a8 .resolv tri, L_0xf0f5e0, L_0xf102a0;
v0xefe990_0 .net8 "databus", 7 0, RS_0x7f5375dc93a8;  2 drivers
v0xefea30_0 .net "ioaddr", 1 0, v0xef8fe0_0;  1 drivers
v0xefead0_0 .net "iocs", 0 0, v0xef90c0_0;  1 drivers
v0xefebc0_0 .net "iorw", 0 0, v0xef9180_0;  1 drivers
v0xefec60_0 .net "rda", 0 0, v0xefcb80_0;  1 drivers
o0x7f5375dc9528 .functor BUFZ 1, C4<z>; HiZ drive
v0xefed90_0 .net "rst", 0 0, o0x7f5375dc9528;  0 drivers
o0x7f5375dc9df8 .functor BUFZ 1, C4<z>; HiZ drive
v0xefee30_0 .net "rxd", 0 0, o0x7f5375dc9df8;  0 drivers
v0xefef60_0 .net "tbr", 0 0, v0xefda90_0;  1 drivers
v0xeff090_0 .net "txd", 0 0, v0xefd750_0;  1 drivers
S_0xea4340 .scope module, "driver0" "driver" 2 50, 3 21 0, S_0xea5b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 2 "br_cfg"
    .port_info 3 /INPUT 1 "rda"
    .port_info 4 /INPUT 1 "tbr"
    .port_info 5 /INOUT 8 "databus"
    .port_info 6 /OUTPUT 1 "iocs"
    .port_info 7 /OUTPUT 1 "iorw"
    .port_info 8 /OUTPUT 2 "ioaddr"
P_0xea62f0 .param/l "divisor0" 1 3 35, C4<0000010100010101>;
P_0xea6330 .param/l "divisor1" 1 3 36, C4<0000001010001010>;
P_0xea6370 .param/l "divisor2" 1 3 37, C4<0000000101000101>;
P_0xea63b0 .param/l "divisor3" 1 3 38, C4<0000000010100010>;
L_0xf10230 .functor NOT 1, v0xef9180_0, C4<0>, C4<0>, C4<0>;
L_0x7f5375d800a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xea4ba0_0 .net/2u *"_s0", 1 0, L_0x7f5375d800a8;  1 drivers
L_0x7f5375d80180 .functor BUFT 1, C4<0000001010001010>, C4<0>, C4<0>, C4<0>;
v0xef7cc0_0 .net/2u *"_s10", 15 0, L_0x7f5375d80180;  1 drivers
L_0x7f5375d801c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xef7da0_0 .net/2u *"_s12", 1 0, L_0x7f5375d801c8;  1 drivers
v0xef7e90_0 .net *"_s14", 0 0, L_0xf0fb10;  1 drivers
L_0x7f5375d80210 .functor BUFT 1, C4<0000000101000101>, C4<0>, C4<0>, C4<0>;
v0xef7f50_0 .net/2u *"_s16", 15 0, L_0x7f5375d80210;  1 drivers
L_0x7f5375d80258 .functor BUFT 1, C4<0000000010100010>, C4<0>, C4<0>, C4<0>;
v0xef8080_0 .net/2u *"_s18", 15 0, L_0x7f5375d80258;  1 drivers
v0xef8160_0 .net *"_s2", 0 0, L_0xf0f880;  1 drivers
v0xef8220_0 .net *"_s20", 15 0, L_0xf0fd30;  1 drivers
v0xef8300_0 .net *"_s22", 15 0, L_0xf0fed0;  1 drivers
v0xef8470_0 .net *"_s26", 0 0, L_0xf10230;  1 drivers
o0x7f5375dc91f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xef8550_0 name=_s28
L_0x7f5375d800f0 .functor BUFT 1, C4<0000010100010101>, C4<0>, C4<0>, C4<0>;
v0xef8630_0 .net/2u *"_s4", 15 0, L_0x7f5375d800f0;  1 drivers
L_0x7f5375d80138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xef8710_0 .net/2u *"_s6", 1 0, L_0x7f5375d80138;  1 drivers
v0xef87f0_0 .net *"_s8", 0 0, L_0xf0f9f0;  1 drivers
v0xef88b0_0 .net "br_cfg", 1 0, o0x7f5375dc92b8;  alias, 0 drivers
v0xef8990_0 .net "clk", 0 0, o0x7f5375dc92e8;  alias, 0 drivers
v0xef8a50_0 .var "currentState", 1 0;
v0xef8c00_0 .var "dataAvailableToRead", 0 0;
v0xef8ca0_0 .var "dataAvailableToWrite", 0 0;
v0xef8d40_0 .net8 "databus", 7 0, RS_0x7f5375dc93a8;  alias, 2 drivers
v0xef8e20_0 .net "divisor", 15 0, L_0xf10060;  1 drivers
v0xef8f00_0 .var "internalData", 7 0;
v0xef8fe0_0 .var "ioaddr", 1 0;
v0xef90c0_0 .var "iocs", 0 0;
v0xef9180_0 .var "iorw", 0 0;
v0xef9240_0 .var "nextState", 1 0;
v0xef9320_0 .net "rda", 0 0, v0xefcb80_0;  alias, 1 drivers
v0xef93e0_0 .net "rst", 0 0, o0x7f5375dc9528;  alias, 0 drivers
v0xef94a0_0 .var "statusRegister", 7 0;
v0xef9580_0 .net "tbr", 0 0, v0xefda90_0;  alias, 1 drivers
E_0xec0cf0 .event posedge, v0xef8990_0;
L_0xf0f880 .cmp/eq 2, o0x7f5375dc92b8, L_0x7f5375d800a8;
L_0xf0f9f0 .cmp/eq 2, o0x7f5375dc92b8, L_0x7f5375d80138;
L_0xf0fb10 .cmp/eq 2, o0x7f5375dc92b8, L_0x7f5375d801c8;
L_0xf0fd30 .functor MUXZ 16, L_0x7f5375d80258, L_0x7f5375d80210, L_0xf0fb10, C4<>;
L_0xf0fed0 .functor MUXZ 16, L_0xf0fd30, L_0x7f5375d80180, L_0xf0f9f0, C4<>;
L_0xf10060 .functor MUXZ 16, L_0xf0fed0, L_0x7f5375d800f0, L_0xf0f880, C4<>;
L_0xf102a0 .functor MUXZ 8, o0x7f5375dc91f8, v0xef8f00_0, L_0xf10230, C4<>;
S_0xef9760 .scope module, "spart0" "spart" 2 37, 4 21 0, S_0xea5b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "iocs"
    .port_info 3 /INPUT 1 "iorw"
    .port_info 4 /OUTPUT 1 "rda"
    .port_info 5 /OUTPUT 1 "tbr"
    .port_info 6 /INPUT 2 "ioaddr"
    .port_info 7 /INOUT 8 "databus"
    .port_info 8 /OUTPUT 1 "txd"
    .port_info 9 /INPUT 1 "rxd"
v0xefdc50_0 .net "clk", 0 0, o0x7f5375dc92e8;  alias, 0 drivers
v0xefdd10_0 .net "data", 7 0, L_0xf0f750;  1 drivers
v0xefddd0_0 .net8 "databus", 7 0, RS_0x7f5375dc93a8;  alias, 2 drivers
v0xefde70_0 .net "ioaddr", 1 0, v0xef8fe0_0;  alias, 1 drivers
v0xefdf30_0 .net "iocs", 0 0, v0xef90c0_0;  alias, 1 drivers
v0xefe0b0_0 .net "iorw", 0 0, v0xef9180_0;  alias, 1 drivers
v0xefe1e0_0 .net "rda", 0 0, v0xefcb80_0;  alias, 1 drivers
v0xefe280_0 .net "rst", 0 0, o0x7f5375dc9528;  alias, 0 drivers
v0xefe320_0 .net "rxBuffer", 7 0, v0xefc6b0_0;  1 drivers
v0xefe450_0 .net "rxd", 0 0, o0x7f5375dc9df8;  alias, 0 drivers
v0xefe4f0_0 .net "rxenable", 0 0, L_0xf0f4b0;  1 drivers
v0xefe590_0 .net "tbr", 0 0, v0xefda90_0;  alias, 1 drivers
v0xefe630_0 .net "txd", 0 0, v0xefd750_0;  alias, 1 drivers
v0xefe6d0_0 .net "txenable", 0 0, L_0xf0f520;  1 drivers
S_0xef9a50 .scope module, "bi0" "busInterface" 4 47, 5 1 0, S_0xef9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rda"
    .port_info 1 /INPUT 1 "tbr"
    .port_info 2 /INPUT 1 "iocs"
    .port_info 3 /INPUT 1 "iorw"
    .port_info 4 /INPUT 8 "rxBuffer"
    .port_info 5 /INPUT 2 "ioaddr"
    .port_info 6 /INOUT 8 "databus"
    .port_info 7 /OUTPUT 8 "data"
L_0xf0f750 .functor BUFZ 8, v0xefa070_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7f5375dc9768 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0xef9dc0_0 name=_s0
v0xef9ec0_0 .net "data", 7 0, L_0xf0f750;  alias, 1 drivers
v0xef9fa0_0 .net8 "databus", 7 0, RS_0x7f5375dc93a8;  alias, 2 drivers
v0xefa070_0 .var "internalDataBus", 7 0;
v0xefa130_0 .net "ioaddr", 1 0, v0xef8fe0_0;  alias, 1 drivers
v0xefa240_0 .net "iocs", 0 0, v0xef90c0_0;  alias, 1 drivers
v0xefa310_0 .net "iorw", 0 0, v0xef9180_0;  alias, 1 drivers
v0xefa3e0_0 .net "rda", 0 0, v0xefcb80_0;  alias, 1 drivers
v0xefa4b0_0 .net "rxBuffer", 7 0, v0xefc6b0_0;  alias, 1 drivers
v0xefa5e0_0 .net "tbr", 0 0, v0xefda90_0;  alias, 1 drivers
E_0xef9d40 .event edge, v0xef8fe0_0;
L_0xf0f5e0 .functor MUXZ 8, o0x7f5375dc9768, v0xefa070_0, v0xef9180_0, C4<>;
S_0xefa750 .scope module, "brg0" "baudRateGenerator" 4 37, 6 1 0, S_0xef9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "data"
    .port_info 3 /INPUT 2 "ioaddr"
    .port_info 4 /OUTPUT 1 "rxenable"
    .port_info 5 /OUTPUT 1 "txenable"
L_0xf0f4b0 .functor BUFZ 1, v0xefbc70_0, C4<0>, C4<0>, C4<0>;
L_0xf0f520 .functor BUFZ 1, v0xefbc70_0, C4<0>, C4<0>, C4<0>;
v0xefb900_0 .net "clk", 0 0, o0x7f5375dc92e8;  alias, 0 drivers
v0xefb9f0_0 .net "count", 15 0, v0xefb0a0_0;  1 drivers
v0xefbb00_0 .net "data", 7 0, L_0xf0f750;  alias, 1 drivers
v0xefbba0_0 .var "divisor", 15 0;
v0xefbc70_0 .var "enable", 0 0;
v0xefbd60_0 .net "ioaddr", 1 0, v0xef8fe0_0;  alias, 1 drivers
v0xefbe70_0 .net "loadCounter", 0 0, L_0xf0f3c0;  1 drivers
v0xefbf60_0 .net "rst", 0 0, o0x7f5375dc9528;  alias, 0 drivers
v0xefc050_0 .net "rxenable", 0 0, L_0xf0f4b0;  alias, 1 drivers
v0xefc1a0_0 .net "txenable", 0 0, L_0xf0f520;  alias, 1 drivers
S_0xefa9d0 .scope module, "dc0" "baudRateDownCounter" 6 17, 6 65 0, S_0xefa750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "divisor"
    .port_info 3 /INPUT 1 "load"
    .port_info 4 /OUTPUT 16 "count"
v0xefac50_0 .net "clk", 0 0, o0x7f5375dc92e8;  alias, 0 drivers
v0xefad40_0 .net "count", 15 0, v0xefb0a0_0;  alias, 1 drivers
v0xefae00_0 .net "divisor", 15 0, v0xefbba0_0;  1 drivers
v0xefaef0_0 .net "load", 0 0, L_0xf0f3c0;  alias, 1 drivers
v0xefafb0_0 .net "rst", 0 0, o0x7f5375dc9528;  alias, 0 drivers
v0xefb0a0_0 .var "tmpCount", 15 0;
S_0xefb230 .scope module, "dec0" "baudRateDecoder" 6 28, 6 88 0, S_0xefa750;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "count"
    .port_info 1 /OUTPUT 1 "zero"
v0xefb460_0 .net *"_s0", 16 0, L_0xeff260;  1 drivers
L_0x7f5375d80018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xefb560_0 .net *"_s3", 0 0, L_0x7f5375d80018;  1 drivers
L_0x7f5375d80060 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0xefb640_0 .net/2u *"_s4", 16 0, L_0x7f5375d80060;  1 drivers
v0xefb700_0 .net "count", 15 0, v0xefb0a0_0;  alias, 1 drivers
v0xefb7f0_0 .net "zero", 0 0, L_0xf0f3c0;  alias, 1 drivers
L_0xeff260 .concat [ 16 1 0 0], v0xefb0a0_0, L_0x7f5375d80018;
L_0xf0f3c0 .cmp/eq 17, L_0xeff260, L_0x7f5375d80060;
S_0xefc360 .scope module, "rx0" "receive" 4 73, 7 63 0, S_0xef9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "iocs"
    .port_info 4 /INPUT 1 "iorw"
    .port_info 5 /INPUT 1 "enable"
    .port_info 6 /INPUT 2 "ioaddr"
    .port_info 7 /OUTPUT 1 "rda"
    .port_info 8 /OUTPUT 8 "data"
v0xefc610_0 .net "clk", 0 0, o0x7f5375dc92e8;  alias, 0 drivers
v0xefc6b0_0 .var "data", 7 0;
v0xefc770_0 .net "enable", 0 0, L_0xf0f4b0;  alias, 1 drivers
v0xefc810_0 .net "in", 0 0, o0x7f5375dc9df8;  alias, 0 drivers
v0xefc8b0_0 .net "ioaddr", 1 0, v0xef8fe0_0;  alias, 1 drivers
v0xefc9a0_0 .net "iocs", 0 0, v0xef90c0_0;  alias, 1 drivers
v0xefca90_0 .net "iorw", 0 0, v0xef9180_0;  alias, 1 drivers
v0xefcb80_0 .var "rda", 0 0;
v0xefcc70_0 .net "rst", 0 0, o0x7f5375dc9528;  alias, 0 drivers
v0xefcda0_0 .var "shiftReg", 9 0;
S_0xefcf80 .scope module, "tx0" "transmit" 4 60, 7 1 0, S_0xef9760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "iocs"
    .port_info 3 /INPUT 1 "iorw"
    .port_info 4 /INPUT 1 "enable"
    .port_info 5 /INPUT 2 "ioaddr"
    .port_info 6 /INPUT 8 "data"
    .port_info 7 /OUTPUT 1 "out"
    .port_info 8 /OUTPUT 1 "tbr"
v0xefd230_0 .net "clk", 0 0, o0x7f5375dc92e8;  alias, 0 drivers
v0xefd380_0 .net "data", 7 0, L_0xf0f750;  alias, 1 drivers
v0xefd440_0 .net "enable", 0 0, L_0xf0f520;  alias, 1 drivers
v0xefd4e0_0 .net "ioaddr", 1 0, v0xef8fe0_0;  alias, 1 drivers
v0xefd610_0 .net "iocs", 0 0, v0xef90c0_0;  alias, 1 drivers
v0xefd6b0_0 .net "iorw", 0 0, v0xef9180_0;  alias, 1 drivers
v0xefd750_0 .var "out", 0 0;
v0xefd7f0_0 .net "rst", 0 0, o0x7f5375dc9528;  alias, 0 drivers
v0xefd920_0 .var "shiftReg", 9 0;
v0xefda90_0 .var "tbr", 0 0;
    .scope S_0xefa9d0;
T_0 ;
    %wait E_0xec0cf0;
    %load/v 8, v0xefafb0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0xefb0a0_0, 0, 16;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xefaef0_0, 1;
    %jmp/0  T_0.2, 8;
    %load/v 9, v0xefae00_0, 16;
    %jmp/1  T_0.4, 8;
T_0.2 ; End of true expr.
    %load/v 25, v0xefb0a0_0, 16;
    %subi 25, 1, 16;
    %jmp/0  T_0.3, 8;
 ; End of false expr.
    %blend  9, 25, 16; Condition unknown.
    %jmp  T_0.4;
T_0.3 ;
    %mov 9, 25, 16; Return false value
T_0.4 ;
    %set/v v0xefb0a0_0, 9, 16;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xefa750;
T_1 ;
    %wait E_0xec0cf0;
    %load/v 8, v0xefbf60_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0xefbc70_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0xefbd60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/v 8, v0xefbe70_0, 1;
    %set/v v0xefbc70_0, 8, 1;
    %jmp T_1.6;
T_1.3 ;
    %jmp T_1.6;
T_1.4 ;
    %load/v 8, v0xefbb00_0, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xefbba0_0, 0, 8;
    %jmp T_1.6;
T_1.5 ;
    %load/v 8, v0xefbb00_0, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0xefbba0_0, 0, 8;
    %jmp T_1.6;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xef9a50;
T_2 ;
    %wait E_0xef9d40;
    %load/v 8, v0xefa240_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0xefa130_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/v 8, v0xefa310_0, 1;
    %jmp/0xz  T_2.7, 8;
    %load/v 8, v0xefa4b0_0, 8;
    %set/v v0xefa070_0, 8, 8;
    %jmp T_2.8;
T_2.7 ;
    %load/v 8, v0xef9fa0_0, 8;
    %set/v v0xefa070_0, 8, 8;
T_2.8 ;
    %jmp T_2.6;
T_2.3 ;
    %load/v 8, v0xefa3e0_0, 1;
    %load/v 9, v0xefa5e0_0, 1;
    %mov 10, 0, 6;
    %set/v v0xefa070_0, 8, 8;
    %jmp T_2.6;
T_2.4 ;
    %load/v 8, v0xef9fa0_0, 8;
    %set/v v0xefa070_0, 8, 8;
    %jmp T_2.6;
T_2.5 ;
    %load/v 8, v0xef9fa0_0, 8;
    %set/v v0xefa070_0, 8, 8;
    %jmp T_2.6;
T_2.6 ;
    %jmp T_2.1;
T_2.0 ;
    %set/v v0xefa070_0, 3, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xefcf80;
T_3 ;
    %wait E_0xec0cf0;
    %load/v 8, v0xefd7f0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefda90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefd750_0, 0, 1;
    %movi 8, 1, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefd920_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0xefd440_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0xefd6b0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xefda90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %mov 8, 1, 1;
    %load/v 9, v0xefd380_0, 8;
    %mov 17, 0, 1;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefd920_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefda90_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v0xefda90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v0xefd920_0, 1; Only need 1 of 10 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0xefd750_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 26, v0xefd920_0, 7;
    %jmp T_3.9;
T_3.8 ;
    %mov 26, 2, 7;
T_3.9 ;
    %mov 18, 26, 7; Move signal select into place
    %mov 25, 1, 1;
    %mov 8, 18, 8;
    %pad 16, 0, 2;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefd920_0, 0, 8;
    %load/v 8, v0xefd920_0, 10;
    %and/r 8, 8, 10;
    %jmp/0xz  T_3.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefda90_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %load/v 8, v0xefda90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefda90_0, 0, 8;
T_3.11 ;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v0xefda90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefda90_0, 0, 8;
    %load/v 8, v0xefd750_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefd750_0, 0, 8;
    %load/v 8, v0xefd920_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefd920_0, 0, 8;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0xefda90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefda90_0, 0, 8;
    %load/v 8, v0xefd750_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefd750_0, 0, 8;
    %load/v 8, v0xefd920_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefd920_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xefc360;
T_4 ;
    %wait E_0xec0cf0;
    %load/v 8, v0xefcc70_0, 1;
    %jmp/0xz  T_4.0, 8;
    %movi 8, 1, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefcda0_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xefc6b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefcb80_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xefca90_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefcb80_0, 0, 0;
    %movi 8, 1, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefcda0_0, 0, 8;
    %load/v 8, v0xefc6b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xefc6b0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0xefc770_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.6, 4;
    %load/x1p 8, v0xefcda0_0, 1;
    %jmp T_4.7;
T_4.6 ;
    %mov 8, 2, 1;
T_4.7 ;
; Save base=8 wid=1 in lookaside.
    %load/v 9, v0xefcda0_0, 1; Only need 1 of 10 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v0xefcda0_0, 10;
    %ix/load 0, 8, 0;
    %assign/v0 v0xefc6b0_0, 0, 8;
    %movi 8, 1, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefcda0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefcb80_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/v 8, v0xefc6b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xefc6b0_0, 0, 8;
    %load/v 8, v0xefcb80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefcb80_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.10, 4;
    %load/x1p 18, v0xefcda0_0, 9;
    %jmp T_4.11;
T_4.10 ;
    %mov 18, 2, 9;
T_4.11 ;
    %mov 8, 18, 9; Move signal select into place
    %load/v 17, v0xefc810_0, 1;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefcda0_0, 0, 8;
T_4.9 ;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v0xefcda0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0xefcda0_0, 0, 8;
    %load/v 8, v0xefc6b0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xefc6b0_0, 0, 8;
    %load/v 8, v0xefcb80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xefcb80_0, 0, 8;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xea4340;
T_5 ;
    %wait E_0xec0cf0;
    %load/v 8, v0xef93e0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef8fe0_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef8a50_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef9240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef94a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef90c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef9180_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef90c0_0, 0, 1;
    %load/v 8, v0xef8a50_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef8fe0_0, 0, 8;
    %load/v 8, v0xef8a50_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/v 8, v0xef8c00_0, 1;
    %jmp/0xz  T_5.7, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef9180_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 1;
    %load/v 8, v0xef8d40_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
    %jmp T_5.8;
T_5.7 ;
    %load/v 8, v0xef9320_0, 1;
    %jmp/0xz  T_5.9, 8;
    %load/v 8, v0xef9180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef9180_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 1;
    %load/v 8, v0xef8ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 8;
    %load/v 8, v0xef8f00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
    %jmp T_5.10;
T_5.9 ;
    %load/v 8, v0xef9580_0, 1;
    %load/v 9, v0xef8ca0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.11, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef9180_0, 0, 0;
    %load/v 8, v0xef8c00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 0;
    %load/v 8, v0xef8f00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
    %jmp T_5.12;
T_5.11 ;
    %load/v 8, v0xef9180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef9180_0, 0, 8;
    %load/v 8, v0xef8c00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 8;
    %load/v 8, v0xef8ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 8;
    %load/v 8, v0xef8f00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %load/v 8, v0xef94a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef94a0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef9240_0, 0, 0;
    %jmp T_5.6;
T_5.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef9180_0, 0, 1;
    %load/v 8, v0xef8c00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 8;
    %load/v 8, v0xef8ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 8;
    %load/v 8, v0xef8d40_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef94a0_0, 0, 8;
    %load/v 8, v0xef8f00_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef9240_0, 0, 0;
    %jmp T_5.6;
T_5.4 ;
    %set/v v0xef9180_0, 0, 1;
    %load/v 8, v0xef8c00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 8;
    %load/v 8, v0xef8ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 8;
    %load/v 8, v0xef94a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef94a0_0, 0, 8;
    %load/v 8, v0xef8e20_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef9240_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %set/v v0xef9180_0, 0, 1;
    %load/v 8, v0xef8c00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8c00_0, 0, 8;
    %load/v 8, v0xef8ca0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xef8ca0_0, 0, 8;
    %load/v 8, v0xef94a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0xef94a0_0, 0, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.13, 4;
    %load/x1p 8, v0xef8e20_0, 8;
    %jmp T_5.14;
T_5.13 ;
    %mov 8, 2, 8;
T_5.14 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %assign/v0 v0xef8f00_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef9240_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %load/v 8, v0xef9240_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xef8a50_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "top_level.v";
    "driver.v";
    "spart.v";
    "busInterface.v";
    "baudRateGenerator.v";
    "io.v";
