-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\MultiComp\MultiComp (VHDL Template)\Components\CPU\IOP16\IOP16_ASSEMBLER\ANSITerm02\ANSITerm02.mif
-- Generated by pyAssemble_IOP16.py
-- 
DEPTH = 19;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: 2003 7002 A005 A00C E002 6004 8001 C004;
8: 6005 9080 7001 B000 6000 8001 C004 6001;
16: 807F 7003 B000;
END;
