
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws32
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063541/synos/kai/Lab1_PCflow/UC_LED_DEMO/|pa0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 2
End points with multiple hops: 2
Printing up to 10 paths

Path #1 through net sum
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  b                          
      Net(DP)                          b                          
0     Cell          FB1.uA             u1              ha_1       
      Net                              sum1                       
1     Cell          FB1.uB             u2              ha_0       
      Net(DP)                          sum                        
1     Port          TOP_IO_HT3_FB1_B5  sum                        
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net a
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  a                          
      Net(DP)                          a                          
0     Cell          FB1.uA             u1              ha_1       
      Net                              sum1                       
1     Cell          FB1.uB             u2              ha_0       
      Net(DP)                          sum                        
1     Port          TOP_IO_HT3_FB1_B5  sum                        
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net cout
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  b                          
      Net(DP)                          b                          
0     Cell          FB1.uA             u1              ha_1       
      Net                              sum1                       
1     Cell          FB1.uB             u2              ha_0       
      Net                              cout2                      
1     Cell          FB1.uB             cout            or         
      Net(DP)                          cout                       
1     Port          TOP_IO_HT3_FB1_B5  cout                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net cout1
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  b                          
      Net(DP)                          b                          
0     Cell          FB1.uA             u1              ha_1       
      Net                              cout1                      
1     Cell          FB1.uB             cout            or         
      Net(DP)                          cout                       
1     Port          TOP_IO_HT3_FB1_B5  cout                       
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net ci
Hops  Type*         Bin/TDM            Clock/Cell/Net  Cell_Type  
----------------------------------------------------------------
      Start Clock                      System:r                   
0     Port          TOP_IO_HT3_FB1_B5  ci                         
      Net(DP)                          ci                         
0     Cell          FB1.uB             u2              ha_0       
      Net(DP)                          sum                        
0     Port          TOP_IO_HT3_FB1_B5  sum                        
      End Clock(s)                     System:r                   
================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
