platform=xilinx_u50_gen3x16_xdma_201920_3
debug=1
save-temps=1

[connectivity]
nk=simple_hGradient:1:simple_hGradient
nk=str2mem:1:str2mem

stream_connect=simple_hGradient.out:str2mem.in
sp=str2mem.out:HBM[1]

[advanced]
param=compiler.userPostSysLinkOverlayTcl=../../src/post_create_bd.tcl

[profile]
data=all:all:all
