
---------- Begin Simulation Statistics ----------
final_tick                               2541830978500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219345                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   219343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.13                       # Real time elapsed on the host
host_tick_rate                              618008611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195550                       # Number of instructions simulated
sim_ops                                       4195550                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011821                       # Number of seconds simulated
sim_ticks                                 11821133500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.663426                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378527                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847510                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75558                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52759                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226361                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976331                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64100                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26769                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195550                       # Number of instructions committed
system.cpu.committedOps                       4195550                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.631830                       # CPI: cycles per instruction
system.cpu.discardedOps                        189648                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607054                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451671                       # DTB hits
system.cpu.dtb.data_misses                       7667                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405547                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849006                       # DTB read hits
system.cpu.dtb.read_misses                       6874                       # DTB read misses
system.cpu.dtb.write_accesses                  201507                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602665                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374575                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028185                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659268                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16729055                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177562                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955532                       # ITB accesses
system.cpu.itb.fetch_acv                          648                       # ITB acv
system.cpu.itb.fetch_hits                      948788                       # ITB hits
system.cpu.itb.fetch_misses                      6744                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10911999500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9273500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17792500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886183500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11825249000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7981456500     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3843792500     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23628623                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85414      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541133     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839266     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592574     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195550                       # Class of committed instruction
system.cpu.quiesceCycles                        13644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6899568                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22882456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22882456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22882456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22882456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117345.928205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117345.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117345.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117345.928205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13118491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13118491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13118491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13118491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67274.312821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67274.312821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67274.312821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67274.312821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22532959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22532959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117359.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117359.161458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12918994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12918994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67286.427083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67286.427083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.265725                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539417115000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.265725                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204108                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204108                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128134                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86492                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34261                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40946                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17812273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157452                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002795                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052789                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157012     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157452                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820538538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376325000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461721750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471118273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378727810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849846083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471118273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471118273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188662788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188662788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188662788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471118273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378727810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038508871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121119                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2152                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5860                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007445250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758464000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13682.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32432.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.792464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.292613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.566357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34517     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24237     29.77%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9916     12.18%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4625      5.68%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2317      2.85%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1448      1.78%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          961      1.18%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          608      0.75%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2798      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.050841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.891507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.75%     17.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5543     75.76%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.09%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.25%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6489     88.68%     88.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              107      1.46%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484      6.61%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.26%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.86%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9390144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  656000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11821128500                       # Total gap between requests
system.mem_ctrls.avgGap                      42508.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418293558.735293865204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376058691.833570778370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643950429.965112805367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121119                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2506639250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251824750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290088176500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28805.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32190.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395067.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315695100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167788335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560904120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309467700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5161715940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192607200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7641201915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.401795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    449509750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10976943750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265736520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141227130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486683820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311404320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5109216090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236817600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7484109000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.112637                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    563946000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10862507500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11813933500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630594                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630594                       # number of overall hits
system.cpu.icache.overall_hits::total         1630594                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87082                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87082                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87082                       # number of overall misses
system.cpu.icache.overall_misses::total         87082                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5356595500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5356595500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5356595500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5356595500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61512.086309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61512.086309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61512.086309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61512.086309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86492                       # number of writebacks
system.cpu.icache.writebacks::total             86492                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87082                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87082                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87082                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87082                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5269514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5269514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5269514500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5269514500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60512.097793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60512.097793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60512.097793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60512.097793                       # average overall mshr miss latency
system.cpu.icache.replacements                  86492                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630594                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87082                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87082                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5356595500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5356595500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61512.086309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61512.086309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87082                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87082                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5269514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5269514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60512.097793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60512.097793                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805237                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1653518                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.100579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805237                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3522433                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3522433                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312365                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105762                       # number of overall misses
system.cpu.dcache.overall_misses::total        105762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6785355000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6785355000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6785355000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6785355000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418127                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418127                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074579                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64156.833267                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64156.833267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64156.833267                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64156.833267                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402487500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402487500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048708                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048708                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63735.812317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63735.812317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63735.812317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63735.812317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68929                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3308160500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3308160500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67150.319700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67150.319700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2680217500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2680217500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66921.785268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66921.785268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477194500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477194500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61546.533444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61546.533444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722270000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722270000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049416                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59339.512128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59339.512128                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63631500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63631500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71096.648045                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71096.648045                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62736500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62736500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70096.648045                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70096.648045                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541830978500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.478931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.935629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.478931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950815                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548391928500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1004848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                  1004830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.18                       # Real time elapsed on the host
host_tick_rate                              696780427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6209774                       # Number of instructions simulated
sim_ops                                       6209774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004306                       # Number of seconds simulated
sim_ticks                                  4306064000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.116112                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100140                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               293527                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                841                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24353                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269390                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19427                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132164                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112737                       # Number of indirect misses.
system.cpu.branchPred.lookups                  336557                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26893                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10780                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1273081                       # Number of instructions committed
system.cpu.committedOps                       1273081                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.703984                       # CPI: cycles per instruction
system.cpu.discardedOps                         62018                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57035                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       413893                       # DTB hits
system.cpu.dtb.data_misses                       1530                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36597                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       248312                       # DTB read hits
system.cpu.dtb.read_misses                       1274                       # DTB read misses
system.cpu.dtb.write_accesses                   20438                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165581                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 676                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1021502                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            291704                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180673                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6423751                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149165                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160961                       # ITB accesses
system.cpu.itb.fetch_acv                          110                       # ITB acv
system.cpu.itb.fetch_hits                      159557                       # ITB hits
system.cpu.itb.fetch_misses                      1404                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   161      4.31%      4.31% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.52% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2972     79.57%     84.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.91% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.93% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.18%     93.12% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.32% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.43% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.54%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3735                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5439                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1322     40.93%     40.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1881     58.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3230                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1321     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1321     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2669                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2859912500     66.37%     66.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39798000      0.92%     67.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6023000      0.14%     67.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1402994500     32.56%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4308728000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.702286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.826316                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               392                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522959                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686767                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3789155500     87.94%     87.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            519572500     12.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      161                       # number of times the context was actually changed
system.cpu.numCycles                          8534715                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21451      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  801348     62.95%     64.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2328      0.18%     64.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   497      0.04%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250299     19.66%     84.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165036     12.96%     97.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               791      0.06%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              798      0.06%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30511      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1273081                       # Class of committed instruction
system.cpu.quiesceCycles                        77413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2110964                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        74546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206816421                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206816421                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206816421                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206816421                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118232.864774                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118232.864774                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118232.864774                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118232.864774                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272510975                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272510975                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272510975                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272510975                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68176.317975                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68176.317975                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68176.317975                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68176.317975                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4793483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4793483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116914.219512                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116914.219512                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2743483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2743483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66914.219512                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66914.219512                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2202022938                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2202022938                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118235.767719                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118235.767719                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269767492                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269767492                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68179.096435                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68179.096435                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              49915                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27245                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41182                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6049                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6407                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6407                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8263                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       123548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       123548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        43892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5271360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5271360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1487872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1489351                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7952647                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75373                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038861                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75259     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75373                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1503500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           429300317                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           80443500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          218787000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2635712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         936128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3571840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2635712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2635712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1743680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1743680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               55810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612093085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217397605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             829490690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612093085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612093085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404935923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404935923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404935923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612093085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217397605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234426613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089382500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63787                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       55810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68387                       # Number of write requests accepted
system.mem_ctrls.readBursts                     55810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68387                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2891                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   847                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3326                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    837492250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  264595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1829723500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15825.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34575.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        64                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47934                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 55810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68387                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    206                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.733153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.710188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.801036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13968     40.17%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10523     30.27%     70.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4489     12.91%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1904      5.48%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1059      3.05%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          556      1.60%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          338      0.97%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          262      0.75%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1670      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.767189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.745476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.417043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1177     28.40%     28.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.65%     29.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            106      2.56%     31.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           406      9.79%     41.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1990     48.01%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           273      6.59%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            78      1.88%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            36      0.87%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            21      0.51%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             6      0.14%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            13      0.31%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             3      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.294331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.884350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3528     85.11%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              262      6.32%     91.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              236      5.69%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      1.69%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.58%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.12%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.24%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3386816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4322560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3571840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4376768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1003.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    829.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1016.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4306064000                       # Total gap between requests
system.mem_ctrls.avgGap                      34671.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2453440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       933376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4322560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569763942.198722481728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216758506.143893808126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1003830876.642799496651                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68387                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1310045000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    519678500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 108919744250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31810.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35528.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1592696.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            142036020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75463575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           214278540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          185106420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     339895920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1870640820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         80550720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2907972015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.320203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    192890500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    143780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3975380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106600200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56640375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164170020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167869980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     339895920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1847628780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         99874080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2782679355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.223408                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    243445000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    143780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3924681500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               107500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97250421                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.3                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              796500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              534500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6520150000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       462151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           462151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       462151                       # number of overall hits
system.cpu.icache.overall_hits::total          462151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41183                       # number of overall misses
system.cpu.icache.overall_misses::total         41183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2687267500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2687267500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2687267500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2687267500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       503334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       503334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       503334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       503334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65251.863633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65251.863633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65251.863633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65251.863633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41182                       # number of writebacks
system.cpu.icache.writebacks::total             41182                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2646084500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2646084500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2646084500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2646084500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081820                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081820                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081820                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081820                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64251.863633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64251.863633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64251.863633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64251.863633                       # average overall mshr miss latency
system.cpu.icache.replacements                  41182                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       462151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          462151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2687267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2687267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       503334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       503334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65251.863633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65251.863633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2646084500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2646084500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081820                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64251.863633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64251.863633                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              523865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.720728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1047851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1047851                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       378843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           378843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       378843                       # number of overall hits
system.cpu.dcache.overall_hits::total          378843                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21558                       # number of overall misses
system.cpu.dcache.overall_misses::total         21558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1428403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1428403000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1428403000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1428403000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       400401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       400401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       400401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       400401                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053841                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053841                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053841                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053841                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66258.604694                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66258.604694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66258.604694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66258.604694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8621                       # number of writebacks
system.cpu.dcache.writebacks::total              8621                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7226                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7226                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    962459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    962459500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    962459500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    962459500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91322500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91322500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035794                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67154.584147                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67154.584147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67154.584147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67154.584147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102724.971879                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102724.971879                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14629                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       231973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          231973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    669984500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    669984500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71917.614856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71917.614856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1396                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    575630000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    575630000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91322500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91322500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72680.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72680.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194717.484009                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194717.484009                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       146870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         146870                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    758418500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    758418500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61952.172848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61952.172848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5830                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5830                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    386829500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    386829500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040299                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60328.992514                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60328.992514                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4997                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4997                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23718000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23718000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057348                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78019.736842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78019.736842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23414000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23414000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057348                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057348                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77019.736842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77019.736842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5183                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5183                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5183                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5183                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6560950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              362357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.769772                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          643                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            836399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           836399                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2863045348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 269739                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744836                       # Number of bytes of host memory used
host_op_rate                                   269739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1769.13                       # Real time elapsed on the host
host_tick_rate                              177857238                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   477204289                       # Number of instructions simulated
sim_ops                                     477204289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.314653                       # Number of seconds simulated
sim_ticks                                314653419500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.048905                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                27814583                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            146016702                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2164                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2019628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         147657714                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10680883                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        85221964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         74541081                       # Number of indirect misses.
system.cpu.branchPred.lookups               159671219                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5334100                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       244812                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   470994515                       # Number of instructions committed
system.cpu.committedOps                     470994515                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.335596                       # CPI: cycles per instruction
system.cpu.discardedOps                      21434171                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                164750071                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    167482841                       # DTB hits
system.cpu.dtb.data_misses                       2141                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                109288233                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    110784616                       # DTB read hits
system.cpu.dtb.read_misses                        762                       # DTB read misses
system.cpu.dtb.write_accesses                55461838                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    56698225                       # DTB write hits
system.cpu.dtb.write_misses                      1379                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1634                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          271236962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         122353164                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         62131780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        73908103                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.748729                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               139798371                       # ITB accesses
system.cpu.itb.fetch_acv                          148                       # ITB acv
system.cpu.itb.fetch_hits                   139798083                       # ITB hits
system.cpu.itb.fetch_misses                       288                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    23      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13641      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     909      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2098      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1066      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5226379     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5244117                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5246361                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      165                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5760     35.74%     35.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      55      0.34%     36.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     322      2.00%     38.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9979     61.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5759     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       55      0.46%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      322      2.71%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5759     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11895                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             306886935500     97.61%     97.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               104601500      0.03%     97.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               336786500      0.11%     97.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7060304000      2.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         314388627500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999826                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.577112                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738086                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2018                      
system.cpu.kern.mode_good::user                  2018                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2121                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2018                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.951438                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.975115                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29750249000      9.46%      9.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         284638378500     90.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       23                       # number of times the context was actually changed
system.cpu.numCycles                        629058543                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       165                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21641420      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               262472646     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13073      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1270      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::MemRead              124834659     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              56699088     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               468      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              454      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5331429      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                470994515                       # Class of committed instruction
system.cpu.quiesceCycles                       248296                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       555150440                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4526080                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 551                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        554                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       680503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1360784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        70873                       # number of demand (read+write) misses
system.iocache.demand_misses::total             70873                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        70873                       # number of overall misses
system.iocache.overall_misses::total            70873                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8353218541                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8353218541                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8353218541                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8353218541                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        70873                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           70873                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        70873                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          70873                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117861.788565                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117861.788565                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117861.788565                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117861.788565                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           454                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   15                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    30.266667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          70720                       # number of writebacks
system.iocache.writebacks::total                70720                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        70873                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        70873                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        70873                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        70873                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4805566966                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4805566966                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4805566966                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4805566966                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67805.327360                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67805.327360                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67805.327360                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67805.327360                       # average overall mshr miss latency
system.iocache.replacements                     70873                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          153                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              153                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19185194                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19185194                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          153                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            153                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125393.424837                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125393.424837                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          153                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11535194                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11535194                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75393.424837                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75393.424837                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        70720                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        70720                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8334033347                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8334033347                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        70720                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        70720                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117845.494160                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117845.494160                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        70720                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        70720                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4794031772                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4794031772                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67788.910803                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67788.910803                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  70889                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                70889                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               637857                       # Number of tag accesses
system.iocache.tags.data_accesses              637857                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 569                       # Transaction distribution
system.membus.trans_dist::ReadResp             496433                       # Transaction distribution
system.membus.trans_dist::WriteReq               1276                       # Transaction distribution
system.membus.trans_dist::WriteResp              1276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       329700                       # Transaction distribution
system.membus.trans_dist::WritebackClean       224364                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126216                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113696                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113696                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         224364                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        271501                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         70720                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       673092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       673092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1155147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1158839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1973689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4526848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28718592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     28718592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5685                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41217472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41223157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74468597                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              141                       # Total snoops (count)
system.membus.snoopTraffic                       9024                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            682144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000208                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014427                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  682002     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     142      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              682144                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3701000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3652341230                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             823695                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2073501000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1196863500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14359296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24642752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39002816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14359296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14359296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21100800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21100800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          224364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          385043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              609419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       329700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             329700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45635277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78317128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123954845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45635277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45635277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67060450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67060450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67060450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45635277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78317128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191015296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    212166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    374635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000625182500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33382                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1695666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             521445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      609419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     554064                       # Number of write requests accepted
system.mem_ctrls.readBursts                    609419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   554064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1152                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            57540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9093491250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2934065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20096235000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15496.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34246.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       205                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   348381                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  382084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                609419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               554064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  532594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    673                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       409271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.229877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.268113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.074400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       207746     50.76%     50.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119007     29.08%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37161      9.08%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15006      3.67%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7661      1.87%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3960      0.97%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2605      0.64%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1862      0.45%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14263      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       409271                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.578336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.625381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4225     12.66%     12.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3507     10.51%     23.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20075     60.14%     83.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3730     11.17%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1358      4.07%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           347      1.04%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            99      0.30%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            20      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33382                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.563208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.486036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.597825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         32830     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           432      1.29%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            43      0.13%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            18      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37556032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1446784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35386432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39002816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35460096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  314652850000                       # Total gap between requests
system.mem_ctrls.avgGap                     270440.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13578624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     23976640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35386432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43154223.531328894198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76200157.106508105993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2440.780720643019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112461615.882741108537                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       224364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       385043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       554064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7383418500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12711470250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1346250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7448425282000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32908.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33013.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    112187.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13443257.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1776089280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            944032815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2391428760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1567425060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24838831680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98458324710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37914639840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167890772145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.573646                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97652866500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10507120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 206493433000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1146034260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            609150630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1798416060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1318780800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24838831680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60665586210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69740103840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       160116903480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.867514                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180689334750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10507120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 123456964750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  722                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 722                       # Transaction distribution
system.iobus.trans_dist::WriteReq               71996                       # Transaction distribution
system.iobus.trans_dist::WriteResp              71996                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       141746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       141746                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  145436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5685                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4527304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4527304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4532989                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1091000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71026000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           369317541                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2543500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 330                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           165                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283703.727290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          165    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             165                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    314521419500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    132000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    142770513                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        142770513                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    142770513                       # number of overall hits
system.cpu.icache.overall_hits::total       142770513                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       224363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         224363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       224363                       # number of overall misses
system.cpu.icache.overall_misses::total        224363                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14896720500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14896720500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14896720500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14896720500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    142994876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    142994876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    142994876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    142994876                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001569                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001569                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001569                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001569                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66395.620044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66395.620044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66395.620044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66395.620044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       224364                       # number of writebacks
system.cpu.icache.writebacks::total            224364                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       224363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       224363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       224363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       224363                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14672356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14672356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14672356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14672356500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001569                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001569                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001569                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001569                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65395.615587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65395.615587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65395.615587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65395.615587                       # average overall mshr miss latency
system.cpu.icache.replacements                 224364                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    142770513                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       142770513                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       224363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        224363                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14896720500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14896720500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    142994876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    142994876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66395.620044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66395.620044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       224363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       224363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14672356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14672356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001569                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001569                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65395.615587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65395.615587                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           143003407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            224876                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            635.921161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         286214116                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        286214116                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    150797248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        150797248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    150797248                       # number of overall hits
system.cpu.dcache.overall_hits::total       150797248                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       478406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         478406                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       478406                       # number of overall misses
system.cpu.dcache.overall_misses::total        478406                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30873636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30873636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30873636000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30873636000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    151275654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    151275654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    151275654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    151275654                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64534.382930                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64534.382930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64534.382930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64534.382930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       258980                       # number of writebacks
system.cpu.dcache.writebacks::total            258980                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        95984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        95984                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95984                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       382422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       382422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       382422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       382422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1845                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1845                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24614133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24614133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24614133000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24614133000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     89135000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     89135000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64363.799677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64363.799677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64363.799677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64363.799677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48311.653117                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48311.653117                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 385043                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    104788613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       104788613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       269166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        269166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18277332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18277332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    105057779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    105057779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67903.568801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67903.568801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       268708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       268708                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          569                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          569                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17978291000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17978291000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     89135000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     89135000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66906.422585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66906.422585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156652.021090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156652.021090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46008635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46008635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       209240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       209240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12596304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12596304000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46217875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46217875                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60200.267635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60200.267635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        95526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        95526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       113714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       113714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1276                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1276                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6635842000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6635842000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58355.541094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58355.541094                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10471785                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10471785                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2646                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2646                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    210123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    210123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10474431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10474431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79411.564626                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79411.564626                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2640                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2640                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    207191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    207191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000252                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78481.628788                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78481.628788                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10474403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10474403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10474403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10474403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 314653419500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           172199068                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            386067                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.034155                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          546                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         344834019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        344834019                       # Number of data accesses

---------- End Simulation Statistics   ----------
