
A7Freq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001768  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080018f0  080018f0  000028f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001938  08001938  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001938  08001938  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001938  08001938  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001938  08001938  00002938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800193c  0800193c  0000293c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001940  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fcc  2000000c  0800194c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  0800194c  00003fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004bdc  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001088  00000000  00000000  00007c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005b8  00000000  00000000  00008ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000042c  00000000  00000000  00009258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002429a  00000000  00000000  00009684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006220  00000000  00000000  0002d91e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de2dc  00000000  00000000  00033b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111e1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001504  00000000  00000000  00111e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00113364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080018d8 	.word	0x080018d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080018d8 	.word	0x080018d8

080001c8 <UART_init>:
 *      Author: USER
 */

#include "USART.h"

void UART_init(void){
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0

	// clock enable
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 80001cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000280 <UART_init+0xb8>)
 80001ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000280 <UART_init+0xb8>)
 80001d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80001d6:	6593      	str	r3, [r2, #88]	@ 0x58
	//enable interrupts
	USART2->CR1 |= (USART_CR1_RXNEIE);
 80001d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000284 <UART_init+0xbc>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a29      	ldr	r2, [pc, #164]	@ (8000284 <UART_init+0xbc>)
 80001de:	f043 0320 	orr.w	r3, r3, #32
 80001e2:	6013      	str	r3, [r2, #0]
	//we sample over by 16
	USART2->CR1 &= ~USART_CR1_OVER8;
 80001e4:	4b27      	ldr	r3, [pc, #156]	@ (8000284 <UART_init+0xbc>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a26      	ldr	r2, [pc, #152]	@ (8000284 <UART_init+0xbc>)
 80001ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80001ee:	6013      	str	r3, [r2, #0]
	//2 0s stops the transfer
	USART2->CR2 &= ~USART_CR2_STOP;
 80001f0:	4b24      	ldr	r3, [pc, #144]	@ (8000284 <UART_init+0xbc>)
 80001f2:	685b      	ldr	r3, [r3, #4]
 80001f4:	4a23      	ldr	r2, [pc, #140]	@ (8000284 <UART_init+0xbc>)
 80001f6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80001fa:	6053      	str	r3, [r2, #4]
	//baud rate = SYSCLK/BR. over sample by 16 so this is it
	USART2->BRR = BR_DIV;
 80001fc:	4b21      	ldr	r3, [pc, #132]	@ (8000284 <UART_init+0xbc>)
 80001fe:	22d0      	movs	r2, #208	@ 0xd0
 8000200:	60da      	str	r2, [r3, #12]
	// enable USART
	USART2->CR1 |= USART_CR1_UE;
 8000202:	4b20      	ldr	r3, [pc, #128]	@ (8000284 <UART_init+0xbc>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a1f      	ldr	r2, [pc, #124]	@ (8000284 <UART_init+0xbc>)
 8000208:	f043 0301 	orr.w	r3, r3, #1
 800020c:	6013      	str	r3, [r2, #0]
	//enable transmit and receive
	USART2->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 800020e:	4b1d      	ldr	r3, [pc, #116]	@ (8000284 <UART_init+0xbc>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a1c      	ldr	r2, [pc, #112]	@ (8000284 <UART_init+0xbc>)
 8000214:	f043 030d 	orr.w	r3, r3, #13
 8000218:	6013      	str	r3, [r2, #0]

	//enable gpio clock
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 800021a:	4b19      	ldr	r3, [pc, #100]	@ (8000280 <UART_init+0xb8>)
 800021c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800021e:	4a18      	ldr	r2, [pc, #96]	@ (8000280 <UART_init+0xb8>)
 8000220:	f043 0301 	orr.w	r3, r3, #1
 8000224:	64d3      	str	r3, [r2, #76]	@ 0x4c

	//set GPIO PA2, 3 to AF (alternate function) for USART2,
	GPIOA->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000226:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000230:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000234:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (AF << GPIO_MODER_MODE2_Pos | AF << GPIO_MODER_MODE3_Pos);
 8000236:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000240:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000244:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 8000246:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000250:	f023 030c 	bic.w	r3, r3, #12
 8000254:	6053      	str	r3, [r2, #4]

	//as described above but with max speed
	GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 8000256:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000260:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000264:	6093      	str	r3, [r2, #8]
	GPIOA->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 8000266:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800026a:	6a1b      	ldr	r3, [r3, #32]
 800026c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000270:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000274:	6213      	str	r3, [r2, #32]
}
 8000276:	bf00      	nop
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr
 8000280:	40021000 	.word	0x40021000
 8000284:	40004400 	.word	0x40004400

08000288 <USART_print>:

void USART_print(char* string){
 8000288:	b480      	push	{r7}
 800028a:	b085      	sub	sp, #20
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]

	uint8_t i = 0;
 8000290:	2300      	movs	r3, #0
 8000292:	73fb      	strb	r3, [r7, #15]

	while(string[i] != 0){
 8000294:	e00f      	b.n	80002b6 <USART_print+0x2e>
		// Write to the USART_TDR if TXE is on
		while(!(USART2->ISR & USART_ISR_TXE));
 8000296:	bf00      	nop
 8000298:	4b0d      	ldr	r3, [pc, #52]	@ (80002d0 <USART_print+0x48>)
 800029a:	69db      	ldr	r3, [r3, #28]
 800029c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d0f9      	beq.n	8000298 <USART_print+0x10>

		USART2->TDR = string[i];
 80002a4:	7bfb      	ldrb	r3, [r7, #15]
 80002a6:	687a      	ldr	r2, [r7, #4]
 80002a8:	4413      	add	r3, r2
 80002aa:	781a      	ldrb	r2, [r3, #0]
 80002ac:	4b08      	ldr	r3, [pc, #32]	@ (80002d0 <USART_print+0x48>)
 80002ae:	851a      	strh	r2, [r3, #40]	@ 0x28
		i++;
 80002b0:	7bfb      	ldrb	r3, [r7, #15]
 80002b2:	3301      	adds	r3, #1
 80002b4:	73fb      	strb	r3, [r7, #15]
	while(string[i] != 0){
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	687a      	ldr	r2, [r7, #4]
 80002ba:	4413      	add	r3, r2
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d1e9      	bne.n	8000296 <USART_print+0xe>
	}

}
 80002c2:	bf00      	nop
 80002c4:	bf00      	nop
 80002c6:	3714      	adds	r7, #20
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	40004400 	.word	0x40004400

080002d4 <USART_ESC>:

void USART_ESC(char *string){
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80002dc:	2300      	movs	r3, #0
 80002de:	73fb      	strb	r3, [r7, #15]

	// sends esc press
	while(!(USART2->ISR & USART_ISR_TXE));
 80002e0:	bf00      	nop
 80002e2:	4b13      	ldr	r3, [pc, #76]	@ (8000330 <USART_ESC+0x5c>)
 80002e4:	69db      	ldr	r3, [r3, #28]
 80002e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d0f9      	beq.n	80002e2 <USART_ESC+0xe>
	USART2->TDR = ESC_KEY;
 80002ee:	4b10      	ldr	r3, [pc, #64]	@ (8000330 <USART_ESC+0x5c>)
 80002f0:	221b      	movs	r2, #27
 80002f2:	851a      	strh	r2, [r3, #40]	@ 0x28

	// sends rest of string
	while(string[i] != 0){
 80002f4:	e00f      	b.n	8000316 <USART_ESC+0x42>
		// waits until transmit is finished
		while(!(USART2->ISR & USART_ISR_TXE));
 80002f6:	bf00      	nop
 80002f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000330 <USART_ESC+0x5c>)
 80002fa:	69db      	ldr	r3, [r3, #28]
 80002fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000300:	2b00      	cmp	r3, #0
 8000302:	d0f9      	beq.n	80002f8 <USART_ESC+0x24>
		// loads the character into the transmit register
		USART2->TDR = string[i];
 8000304:	7bfb      	ldrb	r3, [r7, #15]
 8000306:	687a      	ldr	r2, [r7, #4]
 8000308:	4413      	add	r3, r2
 800030a:	781a      	ldrb	r2, [r3, #0]
 800030c:	4b08      	ldr	r3, [pc, #32]	@ (8000330 <USART_ESC+0x5c>)
 800030e:	851a      	strh	r2, [r3, #40]	@ 0x28
		i++;
 8000310:	7bfb      	ldrb	r3, [r7, #15]
 8000312:	3301      	adds	r3, #1
 8000314:	73fb      	strb	r3, [r7, #15]
	while(string[i] != 0){
 8000316:	7bfb      	ldrb	r3, [r7, #15]
 8000318:	687a      	ldr	r2, [r7, #4]
 800031a:	4413      	add	r3, r2
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b00      	cmp	r3, #0
 8000320:	d1e9      	bne.n	80002f6 <USART_ESC+0x22>
	}
}
 8000322:	bf00      	nop
 8000324:	bf00      	nop
 8000326:	3714      	adds	r7, #20
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	40004400 	.word	0x40004400

08000334 <DigitToStr>:

// Converts a number between 0 - 9999 to a string
char* DigitToStr(uint32_t digit) {
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
    static char result[STRING_length];

    // Convert each digit to a character and place in result string
    result[0] = (digit / THOUSANDS) + '0';          // Thousands
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4a24      	ldr	r2, [pc, #144]	@ (80003d0 <DigitToStr+0x9c>)
 8000340:	fba2 2303 	umull	r2, r3, r2, r3
 8000344:	099b      	lsrs	r3, r3, #6
 8000346:	b2db      	uxtb	r3, r3
 8000348:	3330      	adds	r3, #48	@ 0x30
 800034a:	b2da      	uxtb	r2, r3
 800034c:	4b21      	ldr	r3, [pc, #132]	@ (80003d4 <DigitToStr+0xa0>)
 800034e:	701a      	strb	r2, [r3, #0]
    result[1] = (modulo_ten(digit / HUNDREDS)) + '0';    // Hundreds place
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a21      	ldr	r2, [pc, #132]	@ (80003d8 <DigitToStr+0xa4>)
 8000354:	fba2 2303 	umull	r2, r3, r2, r3
 8000358:	0959      	lsrs	r1, r3, #5
 800035a:	4b20      	ldr	r3, [pc, #128]	@ (80003dc <DigitToStr+0xa8>)
 800035c:	fba3 2301 	umull	r2, r3, r3, r1
 8000360:	08da      	lsrs	r2, r3, #3
 8000362:	4613      	mov	r3, r2
 8000364:	009b      	lsls	r3, r3, #2
 8000366:	4413      	add	r3, r2
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	1aca      	subs	r2, r1, r3
 800036c:	b2d3      	uxtb	r3, r2
 800036e:	3330      	adds	r3, #48	@ 0x30
 8000370:	b2da      	uxtb	r2, r3
 8000372:	4b18      	ldr	r3, [pc, #96]	@ (80003d4 <DigitToStr+0xa0>)
 8000374:	705a      	strb	r2, [r3, #1]
    result[2] = (modulo_ten(digit / TENS)) + '0';     // Tens place
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a18      	ldr	r2, [pc, #96]	@ (80003dc <DigitToStr+0xa8>)
 800037a:	fba2 2303 	umull	r2, r3, r2, r3
 800037e:	08d9      	lsrs	r1, r3, #3
 8000380:	4b16      	ldr	r3, [pc, #88]	@ (80003dc <DigitToStr+0xa8>)
 8000382:	fba3 2301 	umull	r2, r3, r3, r1
 8000386:	08da      	lsrs	r2, r3, #3
 8000388:	4613      	mov	r3, r2
 800038a:	009b      	lsls	r3, r3, #2
 800038c:	4413      	add	r3, r2
 800038e:	005b      	lsls	r3, r3, #1
 8000390:	1aca      	subs	r2, r1, r3
 8000392:	b2d3      	uxtb	r3, r2
 8000394:	3330      	adds	r3, #48	@ 0x30
 8000396:	b2da      	uxtb	r2, r3
 8000398:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <DigitToStr+0xa0>)
 800039a:	709a      	strb	r2, [r3, #2]
    result[3] = (modulo_ten(digit)) + '0';            // Units place
 800039c:	6879      	ldr	r1, [r7, #4]
 800039e:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <DigitToStr+0xa8>)
 80003a0:	fba3 2301 	umull	r2, r3, r3, r1
 80003a4:	08da      	lsrs	r2, r3, #3
 80003a6:	4613      	mov	r3, r2
 80003a8:	009b      	lsls	r3, r3, #2
 80003aa:	4413      	add	r3, r2
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	1aca      	subs	r2, r1, r3
 80003b0:	b2d3      	uxtb	r3, r2
 80003b2:	3330      	adds	r3, #48	@ 0x30
 80003b4:	b2da      	uxtb	r2, r3
 80003b6:	4b07      	ldr	r3, [pc, #28]	@ (80003d4 <DigitToStr+0xa0>)
 80003b8:	70da      	strb	r2, [r3, #3]
    result[4] = '\0';                          // Null terminator
 80003ba:	4b06      	ldr	r3, [pc, #24]	@ (80003d4 <DigitToStr+0xa0>)
 80003bc:	2200      	movs	r2, #0
 80003be:	711a      	strb	r2, [r3, #4]

    return result;
 80003c0:	4b04      	ldr	r3, [pc, #16]	@ (80003d4 <DigitToStr+0xa0>)
}
 80003c2:	4618      	mov	r0, r3
 80003c4:	370c      	adds	r7, #12
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	10624dd3 	.word	0x10624dd3
 80003d4:	20000028 	.word	0x20000028
 80003d8:	51eb851f 	.word	0x51eb851f
 80003dc:	cccccccd 	.word	0xcccccccd

080003e0 <main>:
uint16_t sample_index = 0;		// Index for the array

uint16_t DC_offset;

int main(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
    // Initialize the hardware abstraction layer
    HAL_Init();
 80003e4:	f000 fac5 	bl	8000972 <HAL_Init>

    // Configure system clock
    SystemClock_Config();
 80003e8:	f000 f9e8 	bl	80007bc <SystemClock_Config>

    // Initialize UART and ADC peripherals
    UART_init();
 80003ec:	f7ff feec 	bl	80001c8 <UART_init>
    ADC_init();
 80003f0:	f000 f920 	bl	8000634 <ADC_init>
    TIM2_init();
 80003f4:	f000 f8d6 	bl	80005a4 <TIM2_init>

    // Main loop
    while (1)
    {
    	// Check if the flag is set indicating a set of ADC conversions are complete
		if (!flag) {
 80003f8:	4b0c      	ldr	r3, [pc, #48]	@ (800042c <main+0x4c>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d1fb      	bne.n	80003f8 <main+0x18>
			// CALCULATE AND PRINT THE FREQUENCY
			USART_ESC(CLR_KEY);
 8000400:	480b      	ldr	r0, [pc, #44]	@ (8000430 <main+0x50>)
 8000402:	f7ff ff67 	bl	80002d4 <USART_ESC>
			USART_ESC(RST_KEY);
 8000406:	480b      	ldr	r0, [pc, #44]	@ (8000434 <main+0x54>)
 8000408:	f7ff ff64 	bl	80002d4 <USART_ESC>
			USART_print(DigitToStr(calculateFreq()));
 800040c:	f000 f814 	bl	8000438 <calculateFreq>
 8000410:	4603      	mov	r3, r0
 8000412:	4618      	mov	r0, r3
 8000414:	f7ff ff8e 	bl	8000334 <DigitToStr>
 8000418:	4603      	mov	r3, r0
 800041a:	4618      	mov	r0, r3
 800041c:	f7ff ff34 	bl	8000288 <USART_print>
			USART_delay();	// make frequency visible
 8000420:	f000 f9b6 	bl	8000790 <USART_delay>
			flag = 1;
 8000424:	4b01      	ldr	r3, [pc, #4]	@ (800042c <main+0x4c>)
 8000426:	2201      	movs	r2, #1
 8000428:	701a      	strb	r2, [r3, #0]
		if (!flag) {
 800042a:	e7e5      	b.n	80003f8 <main+0x18>
 800042c:	2000002d 	.word	0x2000002d
 8000430:	080018f0 	.word	0x080018f0
 8000434:	080018f4 	.word	0x080018f4

08000438 <calculateFreq>:
		}
    }
}

// function that uses a lot of math from the sample waveform to calculate the frequency
uint16_t calculateFreq(void){
 8000438:	b480      	push	{r7}
 800043a:	b087      	sub	sp, #28
 800043c:	af00      	add	r7, sp, #0

	// First we calculate the DC offset in order to bias it out. Sine wave so it's usually the average
	uint32_t sum = 0;
 800043e:	2300      	movs	r3, #0
 8000440:	617b      	str	r3, [r7, #20]
	uint32_t DC_offset;

	for (int i = 0; i < sample_size; i++) {
 8000442:	2300      	movs	r3, #0
 8000444:	613b      	str	r3, [r7, #16]
 8000446:	e00a      	b.n	800045e <calculateFreq+0x26>
		sum += samples[i];
 8000448:	4a27      	ldr	r2, [pc, #156]	@ (80004e8 <calculateFreq+0xb0>)
 800044a:	693b      	ldr	r3, [r7, #16]
 800044c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000450:	461a      	mov	r2, r3
 8000452:	697b      	ldr	r3, [r7, #20]
 8000454:	4413      	add	r3, r2
 8000456:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < sample_size; i++) {
 8000458:	693b      	ldr	r3, [r7, #16]
 800045a:	3301      	adds	r3, #1
 800045c:	613b      	str	r3, [r7, #16]
 800045e:	693b      	ldr	r3, [r7, #16]
 8000460:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000464:	dbf0      	blt.n	8000448 <calculateFreq+0x10>
	}
	DC_offset = sum / sample_size;
 8000466:	697b      	ldr	r3, [r7, #20]
 8000468:	4a20      	ldr	r2, [pc, #128]	@ (80004ec <calculateFreq+0xb4>)
 800046a:	fba2 2303 	umull	r2, r3, r2, r3
 800046e:	09db      	lsrs	r3, r3, #7
 8000470:	607b      	str	r3, [r7, #4]

	// We count how many times the samples crosses the DC_offset in the second (2k samples @ 2kHz)
	uint16_t crossings = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	81fb      	strh	r3, [r7, #14]
	 for (int i = 1; i < sample_size; i++) {
 8000476:	2301      	movs	r3, #1
 8000478:	60bb      	str	r3, [r7, #8]
 800047a:	e027      	b.n	80004cc <calculateFreq+0x94>
		if ((samples[i - 1] > DC_offset && samples[i] <= DC_offset) ||
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	3b01      	subs	r3, #1
 8000480:	4a19      	ldr	r2, [pc, #100]	@ (80004e8 <calculateFreq+0xb0>)
 8000482:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000486:	461a      	mov	r2, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	4293      	cmp	r3, r2
 800048c:	d207      	bcs.n	800049e <calculateFreq+0x66>
 800048e:	4a16      	ldr	r2, [pc, #88]	@ (80004e8 <calculateFreq+0xb0>)
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000496:	461a      	mov	r2, r3
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4293      	cmp	r3, r2
 800049c:	d210      	bcs.n	80004c0 <calculateFreq+0x88>
			(samples[i - 1] < DC_offset && samples[i] >= DC_offset)) {
 800049e:	68bb      	ldr	r3, [r7, #8]
 80004a0:	3b01      	subs	r3, #1
 80004a2:	4a11      	ldr	r2, [pc, #68]	@ (80004e8 <calculateFreq+0xb0>)
 80004a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80004a8:	461a      	mov	r2, r3
		if ((samples[i - 1] > DC_offset && samples[i] <= DC_offset) ||
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d90a      	bls.n	80004c6 <calculateFreq+0x8e>
			(samples[i - 1] < DC_offset && samples[i] >= DC_offset)) {
 80004b0:	4a0d      	ldr	r2, [pc, #52]	@ (80004e8 <calculateFreq+0xb0>)
 80004b2:	68bb      	ldr	r3, [r7, #8]
 80004b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80004b8:	461a      	mov	r2, r3
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4293      	cmp	r3, r2
 80004be:	d802      	bhi.n	80004c6 <calculateFreq+0x8e>
			crossings++;
 80004c0:	89fb      	ldrh	r3, [r7, #14]
 80004c2:	3301      	adds	r3, #1
 80004c4:	81fb      	strh	r3, [r7, #14]
	 for (int i = 1; i < sample_size; i++) {
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	3301      	adds	r3, #1
 80004ca:	60bb      	str	r3, [r7, #8]
 80004cc:	68bb      	ldr	r3, [r7, #8]
 80004ce:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80004d2:	dbd3      	blt.n	800047c <calculateFreq+0x44>
		}
	 }
	 	// 2 crossings happen per period. This gives us the frequency of the waveform
	    uint16_t frequency = crossings / 2;
 80004d4:	89fb      	ldrh	r3, [r7, #14]
 80004d6:	085b      	lsrs	r3, r3, #1
 80004d8:	807b      	strh	r3, [r7, #2]

	    return frequency;
 80004da:	887b      	ldrh	r3, [r7, #2]

}
 80004dc:	4618      	mov	r0, r3
 80004de:	371c      	adds	r7, #28
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr
 80004e8:	20000030 	.word	0x20000030
 80004ec:	10624dd3 	.word	0x10624dd3

080004f0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {	// Every 500us, sample waveform (cuz we're awesome)
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

	if(TIM2->SR & TIM_SR_UIF){
 80004f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004f8:	691b      	ldr	r3, [r3, #16]
 80004fa:	f003 0301 	and.w	r3, r3, #1
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d011      	beq.n	8000526 <TIM2_IRQHandler+0x36>
		if(flag){
 8000502:	4b0b      	ldr	r3, [pc, #44]	@ (8000530 <TIM2_IRQHandler+0x40>)
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d005      	beq.n	8000516 <TIM2_IRQHandler+0x26>
			// Start an ADC conversion
			ADC1->CR |= (ADC_CR_ADSTART);
 800050a:	4b0a      	ldr	r3, [pc, #40]	@ (8000534 <TIM2_IRQHandler+0x44>)
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	4a09      	ldr	r2, [pc, #36]	@ (8000534 <TIM2_IRQHandler+0x44>)
 8000510:	f043 0304 	orr.w	r3, r3, #4
 8000514:	6093      	str	r3, [r2, #8]
		}

		// Clear flag
		TIM2->SR &= ~(TIM_SR_UIF);
 8000516:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800051a:	691b      	ldr	r3, [r3, #16]
 800051c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000520:	f023 0301 	bic.w	r3, r3, #1
 8000524:	6113      	str	r3, [r2, #16]
	}

}
 8000526:	bf00      	nop
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	2000002d 	.word	0x2000002d
 8000534:	50040000 	.word	0x50040000

08000538 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void) {
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
    // Check if ADC end-of-conversion flag is set
    if (ADC1->ISR & ADC_ISR_EOC) {
 800053c:	4b15      	ldr	r3, [pc, #84]	@ (8000594 <ADC1_2_IRQHandler+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f003 0304 	and.w	r3, r3, #4
 8000544:	2b00      	cmp	r3, #0
 8000546:	d019      	beq.n	800057c <ADC1_2_IRQHandler+0x44>
        samples[sample_index] = ADC1->DR; // Read conversion result from ADC data register
 8000548:	4b12      	ldr	r3, [pc, #72]	@ (8000594 <ADC1_2_IRQHandler+0x5c>)
 800054a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800054c:	4b12      	ldr	r3, [pc, #72]	@ (8000598 <ADC1_2_IRQHandler+0x60>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	b289      	uxth	r1, r1
 8000554:	4b11      	ldr	r3, [pc, #68]	@ (800059c <ADC1_2_IRQHandler+0x64>)
 8000556:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        sample_index++;
 800055a:	4b0f      	ldr	r3, [pc, #60]	@ (8000598 <ADC1_2_IRQHandler+0x60>)
 800055c:	881b      	ldrh	r3, [r3, #0]
 800055e:	3301      	adds	r3, #1
 8000560:	b29a      	uxth	r2, r3
 8000562:	4b0d      	ldr	r3, [pc, #52]	@ (8000598 <ADC1_2_IRQHandler+0x60>)
 8000564:	801a      	strh	r2, [r3, #0]
        if(sample_index == sample_size){
 8000566:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <ADC1_2_IRQHandler+0x60>)
 8000568:	881b      	ldrh	r3, [r3, #0]
 800056a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800056e:	d105      	bne.n	800057c <ADC1_2_IRQHandler+0x44>
        	flag = OFF;
 8000570:	4b0b      	ldr	r3, [pc, #44]	@ (80005a0 <ADC1_2_IRQHandler+0x68>)
 8000572:	2200      	movs	r2, #0
 8000574:	701a      	strb	r2, [r3, #0]
        	sample_index = 0;
 8000576:	4b08      	ldr	r3, [pc, #32]	@ (8000598 <ADC1_2_IRQHandler+0x60>)
 8000578:	2200      	movs	r2, #0
 800057a:	801a      	strh	r2, [r3, #0]
        }
    }

    // Clear the end-of-conversion flag
    ADC1->ISR &= ~ADC_ISR_EOC;
 800057c:	4b05      	ldr	r3, [pc, #20]	@ (8000594 <ADC1_2_IRQHandler+0x5c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a04      	ldr	r2, [pc, #16]	@ (8000594 <ADC1_2_IRQHandler+0x5c>)
 8000582:	f023 0304 	bic.w	r3, r3, #4
 8000586:	6013      	str	r3, [r2, #0]
}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	50040000 	.word	0x50040000
 8000598:	20000fd0 	.word	0x20000fd0
 800059c:	20000030 	.word	0x20000030
 80005a0:	2000002d 	.word	0x2000002d

080005a4 <TIM2_init>:

void TIM2_init(void) {
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
	// TIM2 clock
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 80005a8:	4b20      	ldr	r3, [pc, #128]	@ (800062c <TIM2_init+0x88>)
 80005aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005ac:	4a1f      	ldr	r2, [pc, #124]	@ (800062c <TIM2_init+0x88>)
 80005ae:	f043 0301 	orr.w	r3, r3, #1
 80005b2:	6593      	str	r3, [r2, #88]	@ 0x58

	// Clock frequency is 24MHz / PSC to equal 10kHz counter freq(PSC = 2400)
	TIM2->PSC = PRSCL - 1;
 80005b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005b8:	f640 125f 	movw	r2, #2399	@ 0x95f
 80005bc:	629a      	str	r2, [r3, #40]	@ 0x28

	// Set ARR to 5 for 2kHz frequency (10kHz/2kHz)
	TIM2->ARR = ARR_VAL - 1;
 80005be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005c2:	2204      	movs	r2, #4
 80005c4:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Enable update interrupt and disable CCR interrupt
	TIM2->DIER |= (TIM_DIER_UIE);
 80005c6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	60d3      	str	r3, [r2, #12]
	TIM2->DIER &= ~TIM_DIER_CC1IE;
 80005d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005e0:	f023 0302 	bic.w	r3, r3, #2
 80005e4:	60d3      	str	r3, [r2, #12]

	// Clear flag stuff
	TIM2->SR &= ~(TIM_SR_UIF);
 80005e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005ea:	691b      	ldr	r3, [r3, #16]
 80005ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005f0:	f023 0301 	bic.w	r3, r3, #1
 80005f4:	6113      	str	r3, [r2, #16]

	// Count up mode
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 80005f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000600:	f023 0310 	bic.w	r3, r3, #16
 8000604:	6013      	str	r3, [r2, #0]

	// Enable TIM2 interrupt in NVIC
	NVIC->ISER[0] = (1 << TIM2_IRQn);
 8000606:	4b0a      	ldr	r3, [pc, #40]	@ (8000630 <TIM2_init+0x8c>)
 8000608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800060c:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800060e:	b662      	cpsie	i
}
 8000610:	bf00      	nop

	// Enable global interrupts
	__enable_irq();

	// Enable timer
	TIM2->CR1 |= TIM_CR1_CEN;
 8000612:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6013      	str	r3, [r2, #0]

}
 8000622:	bf00      	nop
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	40021000 	.word	0x40021000
 8000630:	e000e100 	.word	0xe000e100

08000634 <ADC_init>:

void ADC_init(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
    // Enable ADC clock
    RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;
 8000638:	4b46      	ldr	r3, [pc, #280]	@ (8000754 <ADC_init+0x120>)
 800063a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063c:	4a45      	ldr	r2, [pc, #276]	@ (8000754 <ADC_init+0x120>)
 800063e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000642:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // Set ADC clock to HCLK/1 synchronous mode
    ADC123_COMMON->CCR = (1 << ADC_CCR_CKMODE_Pos);
 8000644:	4b44      	ldr	r3, [pc, #272]	@ (8000758 <ADC_init+0x124>)
 8000646:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800064a:	609a      	str	r2, [r3, #8]

    // Power up ADC voltage regulator
    ADC1->CR &= ~(ADC_CR_DEEPPWD);
 800064c:	4b43      	ldr	r3, [pc, #268]	@ (800075c <ADC_init+0x128>)
 800064e:	689b      	ldr	r3, [r3, #8]
 8000650:	4a42      	ldr	r2, [pc, #264]	@ (800075c <ADC_init+0x128>)
 8000652:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000656:	6093      	str	r3, [r2, #8]
    ADC1->CR |= (ADC_CR_ADVREGEN);
 8000658:	4b40      	ldr	r3, [pc, #256]	@ (800075c <ADC_init+0x128>)
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	4a3f      	ldr	r2, [pc, #252]	@ (800075c <ADC_init+0x128>)
 800065e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000662:	6093      	str	r3, [r2, #8]

    // Wait for ADC voltage regulator to stabilize
    ADC_delay();
 8000664:	f000 f87e 	bl	8000764 <ADC_delay>

    // Configure ADC for single-ended mode on channel 5 (PA0)
    ADC1->DIFSEL &= ~(ADC_DIFSEL_DIFSEL_5);
 8000668:	4b3c      	ldr	r3, [pc, #240]	@ (800075c <ADC_init+0x128>)
 800066a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800066e:	4a3b      	ldr	r2, [pc, #236]	@ (800075c <ADC_init+0x128>)
 8000670:	f023 0320 	bic.w	r3, r3, #32
 8000674:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

    // Calibrate the ADC
    ADC1->CR &= ~(ADC_CR_ADEN | ADC_CR_ADCALDIF);
 8000678:	4b38      	ldr	r3, [pc, #224]	@ (800075c <ADC_init+0x128>)
 800067a:	689b      	ldr	r3, [r3, #8]
 800067c:	4a37      	ldr	r2, [pc, #220]	@ (800075c <ADC_init+0x128>)
 800067e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000682:	f023 0301 	bic.w	r3, r3, #1
 8000686:	6093      	str	r3, [r2, #8]
    ADC1->CR |= ADC_CR_ADCAL; // Start calibration
 8000688:	4b34      	ldr	r3, [pc, #208]	@ (800075c <ADC_init+0x128>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	4a33      	ldr	r2, [pc, #204]	@ (800075c <ADC_init+0x128>)
 800068e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000692:	6093      	str	r3, [r2, #8]
    while (ADC1->CR & ADC_CR_ADCAL); // Wait for calibration to finish
 8000694:	bf00      	nop
 8000696:	4b31      	ldr	r3, [pc, #196]	@ (800075c <ADC_init+0x128>)
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	2b00      	cmp	r3, #0
 800069c:	dbfb      	blt.n	8000696 <ADC_init+0x62>

    // Enable ADC and wait for it to be ready
    ADC1->ISR |= (ADC_ISR_ADRDY);
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <ADC_init+0x128>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a2e      	ldr	r2, [pc, #184]	@ (800075c <ADC_init+0x128>)
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	6013      	str	r3, [r2, #0]
    ADC1->CR |= (ADC_CR_ADEN);
 80006aa:	4b2c      	ldr	r3, [pc, #176]	@ (800075c <ADC_init+0x128>)
 80006ac:	689b      	ldr	r3, [r3, #8]
 80006ae:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <ADC_init+0x128>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6093      	str	r3, [r2, #8]
    while (!(ADC1->ISR & ADC_ISR_ADRDY));
 80006b6:	bf00      	nop
 80006b8:	4b28      	ldr	r3, [pc, #160]	@ (800075c <ADC_init+0x128>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d0f9      	beq.n	80006b8 <ADC_init+0x84>

    // Set up ADC to sample channel 5 once in a sequence
    ADC1->SQR1 = (CHANNEL5 << ADC_SQR1_SQ1_Pos);
 80006c4:	4b25      	ldr	r3, [pc, #148]	@ (800075c <ADC_init+0x128>)
 80006c6:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80006ca:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC1->CFGR = 0;
 80006cc:	4b23      	ldr	r3, [pc, #140]	@ (800075c <ADC_init+0x128>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]

    // Configure sample time
    ADC1->SMPR1 = ~(ADC_SMPR1_SMP5);
 80006d2:	4b22      	ldr	r3, [pc, #136]	@ (800075c <ADC_init+0x128>)
 80006d4:	f46f 3260 	mvn.w	r2, #229376	@ 0x38000
 80006d8:	615a      	str	r2, [r3, #20]
    ADC1->SMPR1 = (7 << ADC_SMPR1_SMP5_Pos);
 80006da:	4b20      	ldr	r3, [pc, #128]	@ (800075c <ADC_init+0x128>)
 80006dc:	f44f 3260 	mov.w	r2, #229376	@ 0x38000
 80006e0:	615a      	str	r2, [r3, #20]

    // Enable interrupts on end of conversion
    ADC1->IER |= (ADC_IER_EOC);
 80006e2:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <ADC_init+0x128>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	4a1d      	ldr	r2, [pc, #116]	@ (800075c <ADC_init+0x128>)
 80006e8:	f043 0304 	orr.w	r3, r3, #4
 80006ec:	6053      	str	r3, [r2, #4]
    ADC1->ISR |= (ADC_ISR_EOC);
 80006ee:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <ADC_init+0x128>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a1a      	ldr	r2, [pc, #104]	@ (800075c <ADC_init+0x128>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	6013      	str	r3, [r2, #0]

    // Configure GPIO for channel 5		PA0
    RCC->AHB2ENR    |= RCC_AHB2ENR_GPIOAEN;
 80006fa:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <ADC_init+0x120>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <ADC_init+0x120>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOA->ASCR    |= (GPIO_ASCR_ASC0); // Connect analog switch to ADC input
 8000706:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800070a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800070c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000710:	f043 0301 	orr.w	r3, r3, #1
 8000714:	62d3      	str	r3, [r2, #44]	@ 0x2c
    GPIOA->MODER   &= ~(GPIO_MODER_MODE0);
 8000716:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000720:	f023 0303 	bic.w	r3, r3, #3
 8000724:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |= (GPIO_MODER_MODE0); 	// Analog mode
 8000726:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000730:	f043 0303 	orr.w	r3, r3, #3
 8000734:	6013      	str	r3, [r2, #0]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED0);	// Max speed
 8000736:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000740:	f043 0303 	orr.w	r3, r3, #3
 8000744:	6093      	str	r3, [r2, #8]

    // Enable interrupt in NVIC
    NVIC->ISER[0] = (1 << (ADC1_2_IRQn & 0x1F));
 8000746:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <ADC_init+0x12c>)
 8000748:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800074c:	601a      	str	r2, [r3, #0]
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	40021000 	.word	0x40021000
 8000758:	50040300 	.word	0x50040300
 800075c:	50040000 	.word	0x50040000
 8000760:	e000e100 	.word	0xe000e100

08000764 <ADC_delay>:

void ADC_delay(void) {   // Delay for ADC setup
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < INIT_DELAY; i++);
 800076a:	2300      	movs	r3, #0
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	e002      	b.n	8000776 <ADC_delay+0x12>
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3301      	adds	r3, #1
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800077c:	4293      	cmp	r3, r2
 800077e:	d9f7      	bls.n	8000770 <ADC_delay+0xc>
}
 8000780:	bf00      	nop
 8000782:	bf00      	nop
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
	...

08000790 <USART_delay>:

void USART_delay(void) { // Delay to allow USART output to be visible
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < LONG_DELAY; i++);
 8000796:	2300      	movs	r3, #0
 8000798:	607b      	str	r3, [r7, #4]
 800079a:	e002      	b.n	80007a2 <USART_delay+0x12>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3301      	adds	r3, #1
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a04      	ldr	r2, [pc, #16]	@ (80007b8 <USART_delay+0x28>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d9f8      	bls.n	800079c <USART_delay+0xc>
}
 80007aa:	bf00      	nop
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	00030d3f 	.word	0x00030d3f

080007bc <SystemClock_Config>:

void SystemClock_Config(void) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b096      	sub	sp, #88	@ 0x58
 80007c0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c2:	f107 0314 	add.w	r3, r7, #20
 80007c6:	2244      	movs	r2, #68	@ 0x44
 80007c8:	2100      	movs	r1, #0
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 f858 	bl	8001880 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d0:	463b      	mov	r3, r7
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]

    // Configure the main internal regulator output voltage
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 80007de:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007e2:	f000 fa2f 	bl	8000c44 <HAL_PWREx_ControlVoltageScaling>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0x34>
        Error_Handler();
 80007ec:	f000 f82c 	bl	8000848 <Error_Handler>
    }

    // Initializes the RCC Oscillators
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007f0:	2310      	movs	r3, #16
 80007f2:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007f4:	2301      	movs	r3, #1
 80007f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.MSICalibrationValue = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 80007fc:	2390      	movs	r3, #144	@ 0x90
 80007fe:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000800:	2300      	movs	r3, #0
 8000802:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4618      	mov	r0, r3
 800080a:	f000 fa71 	bl	8000cf0 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x5c>
        Error_Handler();
 8000814:	f000 f818 	bl	8000848 <Error_Handler>
    }

    // Initialize CPU, AHB and APB clocks
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	603b      	str	r3, [r7, #0]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800081c:	2300      	movs	r3, #0
 800081e:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800082c:	463b      	mov	r3, r7
 800082e:	2101      	movs	r1, #1
 8000830:	4618      	mov	r0, r3
 8000832:	f000 fe39 	bl	80014a8 <HAL_RCC_ClockConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0x84>
        Error_Handler();
 800083c:	f000 f804 	bl	8000848 <Error_Handler>
    }
}
 8000840:	bf00      	nop
 8000842:	3758      	adds	r7, #88	@ 0x58
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800084c:	b672      	cpsid	i
}
 800084e:	bf00      	nop
    __disable_irq();
    while (1) {
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <Error_Handler+0x8>

08000854 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <HAL_MspInit+0x44>)
 800085c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800085e:	4a0e      	ldr	r2, [pc, #56]	@ (8000898 <HAL_MspInit+0x44>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6613      	str	r3, [r2, #96]	@ 0x60
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <HAL_MspInit+0x44>)
 8000868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <HAL_MspInit+0x44>)
 8000874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000876:	4a08      	ldr	r2, [pc, #32]	@ (8000898 <HAL_MspInit+0x44>)
 8000878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087c:	6593      	str	r3, [r2, #88]	@ 0x58
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <HAL_MspInit+0x44>)
 8000880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800088a:	bf00      	nop
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	40021000 	.word	0x40021000

0800089c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a0:	bf00      	nop
 80008a2:	e7fd      	b.n	80008a0 <NMI_Handler+0x4>

080008a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <MemManage_Handler+0x4>

080008b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <BusFault_Handler+0x4>

080008bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <UsageFault_Handler+0x4>

080008c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr

080008d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d6:	bf00      	nop
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f2:	f000 f893 	bl	8000a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000900:	4b06      	ldr	r3, [pc, #24]	@ (800091c <SystemInit+0x20>)
 8000902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000906:	4a05      	ldr	r2, [pc, #20]	@ (800091c <SystemInit+0x20>)
 8000908:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800090c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000958 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000924:	f7ff ffea 	bl	80008fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000928:	480c      	ldr	r0, [pc, #48]	@ (800095c <LoopForever+0x6>)
  ldr r1, =_edata
 800092a:	490d      	ldr	r1, [pc, #52]	@ (8000960 <LoopForever+0xa>)
  ldr r2, =_sidata
 800092c:	4a0d      	ldr	r2, [pc, #52]	@ (8000964 <LoopForever+0xe>)
  movs r3, #0
 800092e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000930:	e002      	b.n	8000938 <LoopCopyDataInit>

08000932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000936:	3304      	adds	r3, #4

08000938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800093a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800093c:	d3f9      	bcc.n	8000932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800093e:	4a0a      	ldr	r2, [pc, #40]	@ (8000968 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000940:	4c0a      	ldr	r4, [pc, #40]	@ (800096c <LoopForever+0x16>)
  movs r3, #0
 8000942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000944:	e001      	b.n	800094a <LoopFillZerobss>

08000946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000948:	3204      	adds	r2, #4

0800094a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800094a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800094c:	d3fb      	bcc.n	8000946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800094e:	f000 ff9f 	bl	8001890 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000952:	f7ff fd45 	bl	80003e0 <main>

08000956 <LoopForever>:

LoopForever:
    b LoopForever
 8000956:	e7fe      	b.n	8000956 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000958:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800095c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000960:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000964:	08001940 	.word	0x08001940
  ldr r2, =_sbss
 8000968:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800096c:	20000fd8 	.word	0x20000fd8

08000970 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000970:	e7fe      	b.n	8000970 <ADC3_IRQHandler>

08000972 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b082      	sub	sp, #8
 8000976:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000978:	2300      	movs	r3, #0
 800097a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800097c:	2003      	movs	r0, #3
 800097e:	f000 f91f 	bl	8000bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000982:	200f      	movs	r0, #15
 8000984:	f000 f80e 	bl	80009a4 <HAL_InitTick>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d002      	beq.n	8000994 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800098e:	2301      	movs	r3, #1
 8000990:	71fb      	strb	r3, [r7, #7]
 8000992:	e001      	b.n	8000998 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000994:	f7ff ff5e 	bl	8000854 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000998:	79fb      	ldrb	r3, [r7, #7]
}
 800099a:	4618      	mov	r0, r3
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009ac:	2300      	movs	r3, #0
 80009ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <HAL_InitTick+0x6c>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d023      	beq.n	8000a00 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <HAL_InitTick+0x70>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <HAL_InitTick+0x6c>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	4619      	mov	r1, r3
 80009c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 f91d 	bl	8000c0e <HAL_SYSTICK_Config>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d10f      	bne.n	80009fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2b0f      	cmp	r3, #15
 80009de:	d809      	bhi.n	80009f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e0:	2200      	movs	r2, #0
 80009e2:	6879      	ldr	r1, [r7, #4]
 80009e4:	f04f 30ff 	mov.w	r0, #4294967295
 80009e8:	f000 f8f5 	bl	8000bd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <HAL_InitTick+0x74>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6013      	str	r3, [r2, #0]
 80009f2:	e007      	b.n	8000a04 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009f4:	2301      	movs	r3, #1
 80009f6:	73fb      	strb	r3, [r7, #15]
 80009f8:	e004      	b.n	8000a04 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	73fb      	strb	r3, [r7, #15]
 80009fe:	e001      	b.n	8000a04 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000008 	.word	0x20000008
 8000a14:	20000000 	.word	0x20000000
 8000a18:	20000004 	.word	0x20000004

08000a1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_IncTick+0x20>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	461a      	mov	r2, r3
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <HAL_IncTick+0x24>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	4a04      	ldr	r2, [pc, #16]	@ (8000a40 <HAL_IncTick+0x24>)
 8000a2e:	6013      	str	r3, [r2, #0]
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	20000008 	.word	0x20000008
 8000a40:	20000fd4 	.word	0x20000fd4

08000a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  return uwTick;
 8000a48:	4b03      	ldr	r3, [pc, #12]	@ (8000a58 <HAL_GetTick+0x14>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	20000fd4 	.word	0x20000fd4

08000a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f003 0307 	and.w	r3, r3, #7
 8000a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a78:	4013      	ands	r3, r2
 8000a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a8e:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	60d3      	str	r3, [r2, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa8:	4b04      	ldr	r3, [pc, #16]	@ (8000abc <__NVIC_GetPriorityGrouping+0x18>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	0a1b      	lsrs	r3, r3, #8
 8000aae:	f003 0307 	and.w	r3, r3, #7
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	6039      	str	r1, [r7, #0]
 8000aca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db0a      	blt.n	8000aea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	b2da      	uxtb	r2, r3
 8000ad8:	490c      	ldr	r1, [pc, #48]	@ (8000b0c <__NVIC_SetPriority+0x4c>)
 8000ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ade:	0112      	lsls	r2, r2, #4
 8000ae0:	b2d2      	uxtb	r2, r2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae8:	e00a      	b.n	8000b00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4908      	ldr	r1, [pc, #32]	@ (8000b10 <__NVIC_SetPriority+0x50>)
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	f003 030f 	and.w	r3, r3, #15
 8000af6:	3b04      	subs	r3, #4
 8000af8:	0112      	lsls	r2, r2, #4
 8000afa:	b2d2      	uxtb	r2, r2
 8000afc:	440b      	add	r3, r1
 8000afe:	761a      	strb	r2, [r3, #24]
}
 8000b00:	bf00      	nop
 8000b02:	370c      	adds	r7, #12
 8000b04:	46bd      	mov	sp, r7
 8000b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0a:	4770      	bx	lr
 8000b0c:	e000e100 	.word	0xe000e100
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b089      	sub	sp, #36	@ 0x24
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	60f8      	str	r0, [r7, #12]
 8000b1c:	60b9      	str	r1, [r7, #8]
 8000b1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	f1c3 0307 	rsb	r3, r3, #7
 8000b2e:	2b04      	cmp	r3, #4
 8000b30:	bf28      	it	cs
 8000b32:	2304      	movcs	r3, #4
 8000b34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3304      	adds	r3, #4
 8000b3a:	2b06      	cmp	r3, #6
 8000b3c:	d902      	bls.n	8000b44 <NVIC_EncodePriority+0x30>
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	3b03      	subs	r3, #3
 8000b42:	e000      	b.n	8000b46 <NVIC_EncodePriority+0x32>
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b48:	f04f 32ff 	mov.w	r2, #4294967295
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	43da      	mvns	r2, r3
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	401a      	ands	r2, r3
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	fa01 f303 	lsl.w	r3, r1, r3
 8000b66:	43d9      	mvns	r1, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b6c:	4313      	orrs	r3, r2
         );
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3724      	adds	r7, #36	@ 0x24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
	...

08000b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3b01      	subs	r3, #1
 8000b88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b8c:	d301      	bcc.n	8000b92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b8e:	2301      	movs	r3, #1
 8000b90:	e00f      	b.n	8000bb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b92:	4a0a      	ldr	r2, [pc, #40]	@ (8000bbc <SysTick_Config+0x40>)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b9a:	210f      	movs	r1, #15
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	f7ff ff8e 	bl	8000ac0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba4:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <SysTick_Config+0x40>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000baa:	4b04      	ldr	r3, [pc, #16]	@ (8000bbc <SysTick_Config+0x40>)
 8000bac:	2207      	movs	r2, #7
 8000bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	e000e010 	.word	0xe000e010

08000bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f7ff ff47 	bl	8000a5c <__NVIC_SetPriorityGrouping>
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b086      	sub	sp, #24
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	4603      	mov	r3, r0
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
 8000be2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000be8:	f7ff ff5c 	bl	8000aa4 <__NVIC_GetPriorityGrouping>
 8000bec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	68b9      	ldr	r1, [r7, #8]
 8000bf2:	6978      	ldr	r0, [r7, #20]
 8000bf4:	f7ff ff8e 	bl	8000b14 <NVIC_EncodePriority>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bfe:	4611      	mov	r1, r2
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ff5d 	bl	8000ac0 <__NVIC_SetPriority>
}
 8000c06:	bf00      	nop
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ffb0 	bl	8000b7c <SysTick_Config>
 8000c1c:	4603      	mov	r3, r0
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
	...

08000c28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000c2c:	4b04      	ldr	r3, [pc, #16]	@ (8000c40 <HAL_PWREx_GetVoltageRange+0x18>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	40007000 	.word	0x40007000

08000c44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c52:	d130      	bne.n	8000cb6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c54:	4b23      	ldr	r3, [pc, #140]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c60:	d038      	beq.n	8000cd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c6c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c70:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2232      	movs	r2, #50	@ 0x32
 8000c78:	fb02 f303 	mul.w	r3, r2, r3
 8000c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c82:	0c9b      	lsrs	r3, r3, #18
 8000c84:	3301      	adds	r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c88:	e002      	b.n	8000c90 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c90:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c92:	695b      	ldr	r3, [r3, #20]
 8000c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c9c:	d102      	bne.n	8000ca4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1f2      	bne.n	8000c8a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ca6:	695b      	ldr	r3, [r3, #20]
 8000ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cb0:	d110      	bne.n	8000cd4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	e00f      	b.n	8000cd6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cc2:	d007      	beq.n	8000cd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cc4:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ccc:	4a05      	ldr	r2, [pc, #20]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cd2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	40007000 	.word	0x40007000
 8000ce8:	20000000 	.word	0x20000000
 8000cec:	431bde83 	.word	0x431bde83

08000cf0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b088      	sub	sp, #32
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d101      	bne.n	8000d02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e3ca      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d02:	4b97      	ldr	r3, [pc, #604]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	f003 030c 	and.w	r3, r3, #12
 8000d0a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d0c:	4b94      	ldr	r3, [pc, #592]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	f003 0303 	and.w	r3, r3, #3
 8000d14:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0310 	and.w	r3, r3, #16
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f000 80e4 	beq.w	8000eec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d007      	beq.n	8000d3a <HAL_RCC_OscConfig+0x4a>
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	2b0c      	cmp	r3, #12
 8000d2e:	f040 808b 	bne.w	8000e48 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	f040 8087 	bne.w	8000e48 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d3a:	4b89      	ldr	r3, [pc, #548]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d005      	beq.n	8000d52 <HAL_RCC_OscConfig+0x62>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d101      	bne.n	8000d52 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e3a2      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6a1a      	ldr	r2, [r3, #32]
 8000d56:	4b82      	ldr	r3, [pc, #520]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f003 0308 	and.w	r3, r3, #8
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d004      	beq.n	8000d6c <HAL_RCC_OscConfig+0x7c>
 8000d62:	4b7f      	ldr	r3, [pc, #508]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d6a:	e005      	b.n	8000d78 <HAL_RCC_OscConfig+0x88>
 8000d6c:	4b7c      	ldr	r3, [pc, #496]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d72:	091b      	lsrs	r3, r3, #4
 8000d74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d223      	bcs.n	8000dc4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6a1b      	ldr	r3, [r3, #32]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f000 fd1d 	bl	80017c0 <RCC_SetFlashLatencyFromMSIRange>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e383      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d90:	4b73      	ldr	r3, [pc, #460]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a72      	ldr	r2, [pc, #456]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d96:	f043 0308 	orr.w	r3, r3, #8
 8000d9a:	6013      	str	r3, [r2, #0]
 8000d9c:	4b70      	ldr	r3, [pc, #448]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6a1b      	ldr	r3, [r3, #32]
 8000da8:	496d      	ldr	r1, [pc, #436]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000daa:	4313      	orrs	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dae:	4b6c      	ldr	r3, [pc, #432]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	4968      	ldr	r1, [pc, #416]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	604b      	str	r3, [r1, #4]
 8000dc2:	e025      	b.n	8000e10 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000dc4:	4b66      	ldr	r3, [pc, #408]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a65      	ldr	r2, [pc, #404]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000dca:	f043 0308 	orr.w	r3, r3, #8
 8000dce:	6013      	str	r3, [r2, #0]
 8000dd0:	4b63      	ldr	r3, [pc, #396]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6a1b      	ldr	r3, [r3, #32]
 8000ddc:	4960      	ldr	r1, [pc, #384]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000dde:	4313      	orrs	r3, r2
 8000de0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000de2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	495b      	ldr	r1, [pc, #364]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000df2:	4313      	orrs	r3, r2
 8000df4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d109      	bne.n	8000e10 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6a1b      	ldr	r3, [r3, #32]
 8000e00:	4618      	mov	r0, r3
 8000e02:	f000 fcdd 	bl	80017c0 <RCC_SetFlashLatencyFromMSIRange>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	e343      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e10:	f000 fc4a 	bl	80016a8 <HAL_RCC_GetSysClockFreq>
 8000e14:	4602      	mov	r2, r0
 8000e16:	4b52      	ldr	r3, [pc, #328]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	091b      	lsrs	r3, r3, #4
 8000e1c:	f003 030f 	and.w	r3, r3, #15
 8000e20:	4950      	ldr	r1, [pc, #320]	@ (8000f64 <HAL_RCC_OscConfig+0x274>)
 8000e22:	5ccb      	ldrb	r3, [r1, r3]
 8000e24:	f003 031f 	and.w	r3, r3, #31
 8000e28:	fa22 f303 	lsr.w	r3, r2, r3
 8000e2c:	4a4e      	ldr	r2, [pc, #312]	@ (8000f68 <HAL_RCC_OscConfig+0x278>)
 8000e2e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000e30:	4b4e      	ldr	r3, [pc, #312]	@ (8000f6c <HAL_RCC_OscConfig+0x27c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fdb5 	bl	80009a4 <HAL_InitTick>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d052      	beq.n	8000eea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	e327      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d032      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e50:	4b43      	ldr	r3, [pc, #268]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a42      	ldr	r2, [pc, #264]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fdf2 	bl	8000a44 <HAL_GetTick>
 8000e60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e62:	e008      	b.n	8000e76 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e64:	f7ff fdee 	bl	8000a44 <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e310      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e76:	4b3a      	ldr	r3, [pc, #232]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d0f0      	beq.n	8000e64 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e82:	4b37      	ldr	r3, [pc, #220]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a36      	ldr	r2, [pc, #216]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e88:	f043 0308 	orr.w	r3, r3, #8
 8000e8c:	6013      	str	r3, [r2, #0]
 8000e8e:	4b34      	ldr	r3, [pc, #208]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6a1b      	ldr	r3, [r3, #32]
 8000e9a:	4931      	ldr	r1, [pc, #196]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ea0:	4b2f      	ldr	r3, [pc, #188]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	69db      	ldr	r3, [r3, #28]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	492c      	ldr	r1, [pc, #176]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	604b      	str	r3, [r1, #4]
 8000eb4:	e01a      	b.n	8000eec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a29      	ldr	r2, [pc, #164]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000ebc:	f023 0301 	bic.w	r3, r3, #1
 8000ec0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000ec2:	f7ff fdbf 	bl	8000a44 <HAL_GetTick>
 8000ec6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ec8:	e008      	b.n	8000edc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000eca:	f7ff fdbb 	bl	8000a44 <HAL_GetTick>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d901      	bls.n	8000edc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	e2dd      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000edc:	4b20      	ldr	r3, [pc, #128]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0302 	and.w	r3, r3, #2
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d1f0      	bne.n	8000eca <HAL_RCC_OscConfig+0x1da>
 8000ee8:	e000      	b.n	8000eec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000eea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d074      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d005      	beq.n	8000f0a <HAL_RCC_OscConfig+0x21a>
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	2b0c      	cmp	r3, #12
 8000f02:	d10e      	bne.n	8000f22 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d10b      	bne.n	8000f22 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0a:	4b15      	ldr	r3, [pc, #84]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d064      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x2f0>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d160      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e2ba      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f2a:	d106      	bne.n	8000f3a <HAL_RCC_OscConfig+0x24a>
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0b      	ldr	r2, [pc, #44]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f36:	6013      	str	r3, [r2, #0]
 8000f38:	e026      	b.n	8000f88 <HAL_RCC_OscConfig+0x298>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f42:	d115      	bne.n	8000f70 <HAL_RCC_OscConfig+0x280>
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a05      	ldr	r2, [pc, #20]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f4e:	6013      	str	r3, [r2, #0]
 8000f50:	4b03      	ldr	r3, [pc, #12]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a02      	ldr	r2, [pc, #8]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	e014      	b.n	8000f88 <HAL_RCC_OscConfig+0x298>
 8000f5e:	bf00      	nop
 8000f60:	40021000 	.word	0x40021000
 8000f64:	080018f8 	.word	0x080018f8
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000004 	.word	0x20000004
 8000f70:	4ba0      	ldr	r3, [pc, #640]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a9f      	ldr	r2, [pc, #636]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8000f76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	4b9d      	ldr	r3, [pc, #628]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a9c      	ldr	r2, [pc, #624]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8000f82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d013      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f90:	f7ff fd58 	bl	8000a44 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f98:	f7ff fd54 	bl	8000a44 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b64      	cmp	r3, #100	@ 0x64
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e276      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000faa:	4b92      	ldr	r3, [pc, #584]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d0f0      	beq.n	8000f98 <HAL_RCC_OscConfig+0x2a8>
 8000fb6:	e014      	b.n	8000fe2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb8:	f7ff fd44 	bl	8000a44 <HAL_GetTick>
 8000fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fbe:	e008      	b.n	8000fd2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fc0:	f7ff fd40 	bl	8000a44 <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	2b64      	cmp	r3, #100	@ 0x64
 8000fcc:	d901      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e262      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fd2:	4b88      	ldr	r3, [pc, #544]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1f0      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x2d0>
 8000fde:	e000      	b.n	8000fe2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d060      	beq.n	80010b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	d005      	beq.n	8001000 <HAL_RCC_OscConfig+0x310>
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	2b0c      	cmp	r3, #12
 8000ff8:	d119      	bne.n	800102e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d116      	bne.n	800102e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001000:	4b7c      	ldr	r3, [pc, #496]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001008:	2b00      	cmp	r3, #0
 800100a:	d005      	beq.n	8001018 <HAL_RCC_OscConfig+0x328>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e23f      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001018:	4b76      	ldr	r3, [pc, #472]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	061b      	lsls	r3, r3, #24
 8001026:	4973      	ldr	r1, [pc, #460]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001028:	4313      	orrs	r3, r2
 800102a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800102c:	e040      	b.n	80010b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d023      	beq.n	800107e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001036:	4b6f      	ldr	r3, [pc, #444]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a6e      	ldr	r2, [pc, #440]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800103c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001042:	f7ff fcff 	bl	8000a44 <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001048:	e008      	b.n	800105c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800104a:	f7ff fcfb 	bl	8000a44 <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e21d      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800105c:	4b65      	ldr	r3, [pc, #404]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f0      	beq.n	800104a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001068:	4b62      	ldr	r3, [pc, #392]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	691b      	ldr	r3, [r3, #16]
 8001074:	061b      	lsls	r3, r3, #24
 8001076:	495f      	ldr	r1, [pc, #380]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001078:	4313      	orrs	r3, r2
 800107a:	604b      	str	r3, [r1, #4]
 800107c:	e018      	b.n	80010b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800107e:	4b5d      	ldr	r3, [pc, #372]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a5c      	ldr	r2, [pc, #368]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800108a:	f7ff fcdb 	bl	8000a44 <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001092:	f7ff fcd7 	bl	8000a44 <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e1f9      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010a4:	4b53      	ldr	r3, [pc, #332]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1f0      	bne.n	8001092 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0308 	and.w	r3, r3, #8
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d03c      	beq.n	8001136 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d01c      	beq.n	80010fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010c4:	4b4b      	ldr	r3, [pc, #300]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80010c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010ca:	4a4a      	ldr	r2, [pc, #296]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010d4:	f7ff fcb6 	bl	8000a44 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010dc:	f7ff fcb2 	bl	8000a44 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e1d4      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010ee:	4b41      	ldr	r3, [pc, #260]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80010f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010f4:	f003 0302 	and.w	r3, r3, #2
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d0ef      	beq.n	80010dc <HAL_RCC_OscConfig+0x3ec>
 80010fc:	e01b      	b.n	8001136 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010fe:	4b3d      	ldr	r3, [pc, #244]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001100:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001104:	4a3b      	ldr	r2, [pc, #236]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001106:	f023 0301 	bic.w	r3, r3, #1
 800110a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800110e:	f7ff fc99 	bl	8000a44 <HAL_GetTick>
 8001112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001116:	f7ff fc95 	bl	8000a44 <HAL_GetTick>
 800111a:	4602      	mov	r2, r0
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e1b7      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001128:	4b32      	ldr	r3, [pc, #200]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800112a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1ef      	bne.n	8001116 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 80a6 	beq.w	8001290 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001144:	2300      	movs	r3, #0
 8001146:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001148:	4b2a      	ldr	r3, [pc, #168]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800114a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800114c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10d      	bne.n	8001170 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001154:	4b27      	ldr	r3, [pc, #156]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001158:	4a26      	ldr	r2, [pc, #152]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 800115a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001160:	4b24      	ldr	r3, [pc, #144]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 8001162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800116c:	2301      	movs	r3, #1
 800116e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001170:	4b21      	ldr	r3, [pc, #132]	@ (80011f8 <HAL_RCC_OscConfig+0x508>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001178:	2b00      	cmp	r3, #0
 800117a:	d118      	bne.n	80011ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800117c:	4b1e      	ldr	r3, [pc, #120]	@ (80011f8 <HAL_RCC_OscConfig+0x508>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <HAL_RCC_OscConfig+0x508>)
 8001182:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001186:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001188:	f7ff fc5c 	bl	8000a44 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001190:	f7ff fc58 	bl	8000a44 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e17a      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <HAL_RCC_OscConfig+0x508>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f0      	beq.n	8001190 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d108      	bne.n	80011c8 <HAL_RCC_OscConfig+0x4d8>
 80011b6:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80011b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011bc:	4a0d      	ldr	r2, [pc, #52]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011c6:	e029      	b.n	800121c <HAL_RCC_OscConfig+0x52c>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	2b05      	cmp	r3, #5
 80011ce:	d115      	bne.n	80011fc <HAL_RCC_OscConfig+0x50c>
 80011d0:	4b08      	ldr	r3, [pc, #32]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80011d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011d6:	4a07      	ldr	r2, [pc, #28]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011e0:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80011e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011e6:	4a03      	ldr	r2, [pc, #12]	@ (80011f4 <HAL_RCC_OscConfig+0x504>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011f0:	e014      	b.n	800121c <HAL_RCC_OscConfig+0x52c>
 80011f2:	bf00      	nop
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40007000 	.word	0x40007000
 80011fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80011fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001202:	4a9b      	ldr	r2, [pc, #620]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001204:	f023 0301 	bic.w	r3, r3, #1
 8001208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800120c:	4b98      	ldr	r3, [pc, #608]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 800120e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001212:	4a97      	ldr	r2, [pc, #604]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001214:	f023 0304 	bic.w	r3, r3, #4
 8001218:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d016      	beq.n	8001252 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001224:	f7ff fc0e 	bl	8000a44 <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800122a:	e00a      	b.n	8001242 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800122c:	f7ff fc0a 	bl	8000a44 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800123a:	4293      	cmp	r3, r2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e12a      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001242:	4b8b      	ldr	r3, [pc, #556]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0ed      	beq.n	800122c <HAL_RCC_OscConfig+0x53c>
 8001250:	e015      	b.n	800127e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001252:	f7ff fbf7 	bl	8000a44 <HAL_GetTick>
 8001256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001258:	e00a      	b.n	8001270 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800125a:	f7ff fbf3 	bl	8000a44 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001268:	4293      	cmp	r3, r2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e113      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001270:	4b7f      	ldr	r3, [pc, #508]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1ed      	bne.n	800125a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800127e:	7ffb      	ldrb	r3, [r7, #31]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d105      	bne.n	8001290 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001284:	4b7a      	ldr	r3, [pc, #488]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001288:	4a79      	ldr	r2, [pc, #484]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 800128a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800128e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 80fe 	beq.w	8001496 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800129e:	2b02      	cmp	r3, #2
 80012a0:	f040 80d0 	bne.w	8001444 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80012a4:	4b72      	ldr	r3, [pc, #456]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	f003 0203 	and.w	r2, r3, #3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d130      	bne.n	800131a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	3b01      	subs	r3, #1
 80012c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d127      	bne.n	800131a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d11f      	bne.n	800131a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012e4:	2a07      	cmp	r2, #7
 80012e6:	bf14      	ite	ne
 80012e8:	2201      	movne	r2, #1
 80012ea:	2200      	moveq	r2, #0
 80012ec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d113      	bne.n	800131a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012fc:	085b      	lsrs	r3, r3, #1
 80012fe:	3b01      	subs	r3, #1
 8001300:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001302:	429a      	cmp	r2, r3
 8001304:	d109      	bne.n	800131a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	085b      	lsrs	r3, r3, #1
 8001312:	3b01      	subs	r3, #1
 8001314:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001316:	429a      	cmp	r2, r3
 8001318:	d06e      	beq.n	80013f8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	2b0c      	cmp	r3, #12
 800131e:	d069      	beq.n	80013f4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001320:	4b53      	ldr	r3, [pc, #332]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d105      	bne.n	8001338 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800132c:	4b50      	ldr	r3, [pc, #320]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e0ad      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800133c:	4b4c      	ldr	r3, [pc, #304]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a4b      	ldr	r2, [pc, #300]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001342:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001346:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001348:	f7ff fb7c 	bl	8000a44 <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001350:	f7ff fb78 	bl	8000a44 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e09a      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001362:	4b43      	ldr	r3, [pc, #268]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f0      	bne.n	8001350 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800136e:	4b40      	ldr	r3, [pc, #256]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001370:	68da      	ldr	r2, [r3, #12]
 8001372:	4b40      	ldr	r3, [pc, #256]	@ (8001474 <HAL_RCC_OscConfig+0x784>)
 8001374:	4013      	ands	r3, r2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800137e:	3a01      	subs	r2, #1
 8001380:	0112      	lsls	r2, r2, #4
 8001382:	4311      	orrs	r1, r2
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001388:	0212      	lsls	r2, r2, #8
 800138a:	4311      	orrs	r1, r2
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001390:	0852      	lsrs	r2, r2, #1
 8001392:	3a01      	subs	r2, #1
 8001394:	0552      	lsls	r2, r2, #21
 8001396:	4311      	orrs	r1, r2
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800139c:	0852      	lsrs	r2, r2, #1
 800139e:	3a01      	subs	r2, #1
 80013a0:	0652      	lsls	r2, r2, #25
 80013a2:	4311      	orrs	r1, r2
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013a8:	0912      	lsrs	r2, r2, #4
 80013aa:	0452      	lsls	r2, r2, #17
 80013ac:	430a      	orrs	r2, r1
 80013ae:	4930      	ldr	r1, [pc, #192]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013b0:	4313      	orrs	r3, r2
 80013b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013cc:	f7ff fb3a 	bl	8000a44 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d4:	f7ff fb36 	bl	8000a44 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e058      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013e6:	4b22      	ldr	r3, [pc, #136]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013f2:	e050      	b.n	8001496 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e04f      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d148      	bne.n	8001496 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001404:	4b1a      	ldr	r3, [pc, #104]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a19      	ldr	r2, [pc, #100]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 800140a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800140e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001410:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	4a16      	ldr	r2, [pc, #88]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001416:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800141a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800141c:	f7ff fb12 	bl	8000a44 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001424:	f7ff fb0e 	bl	8000a44 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e030      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001436:	4b0e      	ldr	r3, [pc, #56]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0x734>
 8001442:	e028      	b.n	8001496 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	2b0c      	cmp	r3, #12
 8001448:	d023      	beq.n	8001492 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b09      	ldr	r3, [pc, #36]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a08      	ldr	r2, [pc, #32]	@ (8001470 <HAL_RCC_OscConfig+0x780>)
 8001450:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001456:	f7ff faf5 	bl	8000a44 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800145c:	e00c      	b.n	8001478 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800145e:	f7ff faf1 	bl	8000a44 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d905      	bls.n	8001478 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e013      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
 8001470:	40021000 	.word	0x40021000
 8001474:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001478:	4b09      	ldr	r3, [pc, #36]	@ (80014a0 <HAL_RCC_OscConfig+0x7b0>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1ec      	bne.n	800145e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <HAL_RCC_OscConfig+0x7b0>)
 8001486:	68da      	ldr	r2, [r3, #12]
 8001488:	4905      	ldr	r1, [pc, #20]	@ (80014a0 <HAL_RCC_OscConfig+0x7b0>)
 800148a:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <HAL_RCC_OscConfig+0x7b4>)
 800148c:	4013      	ands	r3, r2
 800148e:	60cb      	str	r3, [r1, #12]
 8001490:	e001      	b.n	8001496 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3720      	adds	r7, #32
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40021000 	.word	0x40021000
 80014a4:	feeefffc 	.word	0xfeeefffc

080014a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d101      	bne.n	80014bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e0e7      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014bc:	4b75      	ldr	r3, [pc, #468]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 0307 	and.w	r3, r3, #7
 80014c4:	683a      	ldr	r2, [r7, #0]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d910      	bls.n	80014ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ca:	4b72      	ldr	r3, [pc, #456]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f023 0207 	bic.w	r2, r3, #7
 80014d2:	4970      	ldr	r1, [pc, #448]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014da:	4b6e      	ldr	r3, [pc, #440]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	683a      	ldr	r2, [r7, #0]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d001      	beq.n	80014ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e0cf      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d010      	beq.n	800151a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	4b66      	ldr	r3, [pc, #408]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001504:	429a      	cmp	r2, r3
 8001506:	d908      	bls.n	800151a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001508:	4b63      	ldr	r3, [pc, #396]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	4960      	ldr	r1, [pc, #384]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001516:	4313      	orrs	r3, r2
 8001518:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	2b00      	cmp	r3, #0
 8001524:	d04c      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	2b03      	cmp	r3, #3
 800152c:	d107      	bne.n	800153e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800152e:	4b5a      	ldr	r3, [pc, #360]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d121      	bne.n	800157e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e0a6      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	2b02      	cmp	r3, #2
 8001544:	d107      	bne.n	8001556 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001546:	4b54      	ldr	r3, [pc, #336]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d115      	bne.n	800157e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e09a      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d107      	bne.n	800156e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800155e:	4b4e      	ldr	r3, [pc, #312]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d109      	bne.n	800157e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e08e      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800156e:	4b4a      	ldr	r3, [pc, #296]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e086      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800157e:	4b46      	ldr	r3, [pc, #280]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f023 0203 	bic.w	r2, r3, #3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	4943      	ldr	r1, [pc, #268]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 800158c:	4313      	orrs	r3, r2
 800158e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001590:	f7ff fa58 	bl	8000a44 <HAL_GetTick>
 8001594:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001596:	e00a      	b.n	80015ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001598:	f7ff fa54 	bl	8000a44 <HAL_GetTick>
 800159c:	4602      	mov	r2, r0
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e06e      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 020c 	and.w	r2, r3, #12
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	429a      	cmp	r2, r3
 80015be:	d1eb      	bne.n	8001598 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d010      	beq.n	80015ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689a      	ldr	r2, [r3, #8]
 80015d0:	4b31      	ldr	r3, [pc, #196]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015d8:	429a      	cmp	r2, r3
 80015da:	d208      	bcs.n	80015ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	492b      	ldr	r1, [pc, #172]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015ee:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d210      	bcs.n	800161e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015fc:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f023 0207 	bic.w	r2, r3, #7
 8001604:	4923      	ldr	r1, [pc, #140]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	4313      	orrs	r3, r2
 800160a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800160c:	4b21      	ldr	r3, [pc, #132]	@ (8001694 <HAL_RCC_ClockConfig+0x1ec>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0307 	and.w	r3, r3, #7
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	d001      	beq.n	800161e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e036      	b.n	800168c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0304 	and.w	r3, r3, #4
 8001626:	2b00      	cmp	r3, #0
 8001628:	d008      	beq.n	800163c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800162a:	4b1b      	ldr	r3, [pc, #108]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	4918      	ldr	r1, [pc, #96]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001638:	4313      	orrs	r3, r2
 800163a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0308 	and.w	r3, r3, #8
 8001644:	2b00      	cmp	r3, #0
 8001646:	d009      	beq.n	800165c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001648:	4b13      	ldr	r3, [pc, #76]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	4910      	ldr	r1, [pc, #64]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001658:	4313      	orrs	r3, r2
 800165a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800165c:	f000 f824 	bl	80016a8 <HAL_RCC_GetSysClockFreq>
 8001660:	4602      	mov	r2, r0
 8001662:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <HAL_RCC_ClockConfig+0x1f0>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	091b      	lsrs	r3, r3, #4
 8001668:	f003 030f 	and.w	r3, r3, #15
 800166c:	490b      	ldr	r1, [pc, #44]	@ (800169c <HAL_RCC_ClockConfig+0x1f4>)
 800166e:	5ccb      	ldrb	r3, [r1, r3]
 8001670:	f003 031f 	and.w	r3, r3, #31
 8001674:	fa22 f303 	lsr.w	r3, r2, r3
 8001678:	4a09      	ldr	r2, [pc, #36]	@ (80016a0 <HAL_RCC_ClockConfig+0x1f8>)
 800167a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <HAL_RCC_ClockConfig+0x1fc>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff f98f 	bl	80009a4 <HAL_InitTick>
 8001686:	4603      	mov	r3, r0
 8001688:	72fb      	strb	r3, [r7, #11]

  return status;
 800168a:	7afb      	ldrb	r3, [r7, #11]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40022000 	.word	0x40022000
 8001698:	40021000 	.word	0x40021000
 800169c:	080018f8 	.word	0x080018f8
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000004 	.word	0x20000004

080016a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b089      	sub	sp, #36	@ 0x24
 80016ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
 80016b2:	2300      	movs	r3, #0
 80016b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016b6:	4b3e      	ldr	r3, [pc, #248]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016c0:	4b3b      	ldr	r3, [pc, #236]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <HAL_RCC_GetSysClockFreq+0x34>
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	2b0c      	cmp	r3, #12
 80016d4:	d121      	bne.n	800171a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d11e      	bne.n	800171a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016dc:	4b34      	ldr	r3, [pc, #208]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016e8:	4b31      	ldr	r3, [pc, #196]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ee:	0a1b      	lsrs	r3, r3, #8
 80016f0:	f003 030f 	and.w	r3, r3, #15
 80016f4:	61fb      	str	r3, [r7, #28]
 80016f6:	e005      	b.n	8001704 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016f8:	4b2d      	ldr	r3, [pc, #180]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001704:	4a2b      	ldr	r2, [pc, #172]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d10d      	bne.n	8001730 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001714:	69fb      	ldr	r3, [r7, #28]
 8001716:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001718:	e00a      	b.n	8001730 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	2b04      	cmp	r3, #4
 800171e:	d102      	bne.n	8001726 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001720:	4b25      	ldr	r3, [pc, #148]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	e004      	b.n	8001730 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	2b08      	cmp	r3, #8
 800172a:	d101      	bne.n	8001730 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800172c:	4b23      	ldr	r3, [pc, #140]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x114>)
 800172e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	2b0c      	cmp	r3, #12
 8001734:	d134      	bne.n	80017a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001736:	4b1e      	ldr	r3, [pc, #120]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d003      	beq.n	800174e <HAL_RCC_GetSysClockFreq+0xa6>
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	2b03      	cmp	r3, #3
 800174a:	d003      	beq.n	8001754 <HAL_RCC_GetSysClockFreq+0xac>
 800174c:	e005      	b.n	800175a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800174e:	4b1a      	ldr	r3, [pc, #104]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001750:	617b      	str	r3, [r7, #20]
      break;
 8001752:	e005      	b.n	8001760 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001754:	4b19      	ldr	r3, [pc, #100]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x114>)
 8001756:	617b      	str	r3, [r7, #20]
      break;
 8001758:	e002      	b.n	8001760 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	617b      	str	r3, [r7, #20]
      break;
 800175e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001760:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	091b      	lsrs	r3, r3, #4
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	3301      	adds	r3, #1
 800176c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	0a1b      	lsrs	r3, r3, #8
 8001774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001778:	697a      	ldr	r2, [r7, #20]
 800177a:	fb03 f202 	mul.w	r2, r3, r2
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	fbb2 f3f3 	udiv	r3, r2, r3
 8001784:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001786:	4b0a      	ldr	r3, [pc, #40]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	0e5b      	lsrs	r3, r3, #25
 800178c:	f003 0303 	and.w	r3, r3, #3
 8001790:	3301      	adds	r3, #1
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80017a0:	69bb      	ldr	r3, [r7, #24]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	@ 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000
 80017b4:	08001908 	.word	0x08001908
 80017b8:	00f42400 	.word	0x00f42400
 80017bc:	007a1200 	.word	0x007a1200

080017c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80017c8:	2300      	movs	r3, #0
 80017ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001878 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d003      	beq.n	80017e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017d8:	f7ff fa26 	bl	8000c28 <HAL_PWREx_GetVoltageRange>
 80017dc:	6178      	str	r0, [r7, #20]
 80017de:	e014      	b.n	800180a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017e0:	4b25      	ldr	r3, [pc, #148]	@ (8001878 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e4:	4a24      	ldr	r2, [pc, #144]	@ (8001878 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ec:	4b22      	ldr	r3, [pc, #136]	@ (8001878 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017f8:	f7ff fa16 	bl	8000c28 <HAL_PWREx_GetVoltageRange>
 80017fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001878 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001802:	4a1d      	ldr	r2, [pc, #116]	@ (8001878 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001808:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001810:	d10b      	bne.n	800182a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b80      	cmp	r3, #128	@ 0x80
 8001816:	d919      	bls.n	800184c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2ba0      	cmp	r3, #160	@ 0xa0
 800181c:	d902      	bls.n	8001824 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800181e:	2302      	movs	r3, #2
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	e013      	b.n	800184c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001824:	2301      	movs	r3, #1
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	e010      	b.n	800184c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b80      	cmp	r3, #128	@ 0x80
 800182e:	d902      	bls.n	8001836 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001830:	2303      	movs	r3, #3
 8001832:	613b      	str	r3, [r7, #16]
 8001834:	e00a      	b.n	800184c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b80      	cmp	r3, #128	@ 0x80
 800183a:	d102      	bne.n	8001842 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800183c:	2302      	movs	r3, #2
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	e004      	b.n	800184c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b70      	cmp	r3, #112	@ 0x70
 8001846:	d101      	bne.n	800184c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001848:	2301      	movs	r3, #1
 800184a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800184c:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f023 0207 	bic.w	r2, r3, #7
 8001854:	4909      	ldr	r1, [pc, #36]	@ (800187c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800185c:	4b07      	ldr	r3, [pc, #28]	@ (800187c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	429a      	cmp	r2, r3
 8001868:	d001      	beq.n	800186e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000
 800187c:	40022000 	.word	0x40022000

08001880 <memset>:
 8001880:	4402      	add	r2, r0
 8001882:	4603      	mov	r3, r0
 8001884:	4293      	cmp	r3, r2
 8001886:	d100      	bne.n	800188a <memset+0xa>
 8001888:	4770      	bx	lr
 800188a:	f803 1b01 	strb.w	r1, [r3], #1
 800188e:	e7f9      	b.n	8001884 <memset+0x4>

08001890 <__libc_init_array>:
 8001890:	b570      	push	{r4, r5, r6, lr}
 8001892:	4d0d      	ldr	r5, [pc, #52]	@ (80018c8 <__libc_init_array+0x38>)
 8001894:	4c0d      	ldr	r4, [pc, #52]	@ (80018cc <__libc_init_array+0x3c>)
 8001896:	1b64      	subs	r4, r4, r5
 8001898:	10a4      	asrs	r4, r4, #2
 800189a:	2600      	movs	r6, #0
 800189c:	42a6      	cmp	r6, r4
 800189e:	d109      	bne.n	80018b4 <__libc_init_array+0x24>
 80018a0:	4d0b      	ldr	r5, [pc, #44]	@ (80018d0 <__libc_init_array+0x40>)
 80018a2:	4c0c      	ldr	r4, [pc, #48]	@ (80018d4 <__libc_init_array+0x44>)
 80018a4:	f000 f818 	bl	80018d8 <_init>
 80018a8:	1b64      	subs	r4, r4, r5
 80018aa:	10a4      	asrs	r4, r4, #2
 80018ac:	2600      	movs	r6, #0
 80018ae:	42a6      	cmp	r6, r4
 80018b0:	d105      	bne.n	80018be <__libc_init_array+0x2e>
 80018b2:	bd70      	pop	{r4, r5, r6, pc}
 80018b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80018b8:	4798      	blx	r3
 80018ba:	3601      	adds	r6, #1
 80018bc:	e7ee      	b.n	800189c <__libc_init_array+0xc>
 80018be:	f855 3b04 	ldr.w	r3, [r5], #4
 80018c2:	4798      	blx	r3
 80018c4:	3601      	adds	r6, #1
 80018c6:	e7f2      	b.n	80018ae <__libc_init_array+0x1e>
 80018c8:	08001938 	.word	0x08001938
 80018cc:	08001938 	.word	0x08001938
 80018d0:	08001938 	.word	0x08001938
 80018d4:	0800193c 	.word	0x0800193c

080018d8 <_init>:
 80018d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018da:	bf00      	nop
 80018dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018de:	bc08      	pop	{r3}
 80018e0:	469e      	mov	lr, r3
 80018e2:	4770      	bx	lr

080018e4 <_fini>:
 80018e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e6:	bf00      	nop
 80018e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ea:	bc08      	pop	{r3}
 80018ec:	469e      	mov	lr, r3
 80018ee:	4770      	bx	lr
