================================================================================ 
Commit: f8414b2449316541cc9ca725d4abf37732f5b289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:59 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1476_00

Hsd-es-id: N/A
Original commit date: Sat Nov 21 17:49:41 2020 -0800
Change-Id: I47af6354e7328858de37e08c468ddd40dd04d379
Original commit hash: 20824dd47cbb8293bd064489bdfa4be90b063249

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0fb519934151866ccfeaa2f6f645393598c13614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:53 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 21 01:26:01 2020 -0800
Change-Id: Ibcf71a066365205bb3fa6c0561c2da1caf4dbd29
Original commit hash: a29b11ba9fd6621afd572696b5bf5d242e1101f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 278acdec47a058df22b0304c410b9b9f2db6ca17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:48 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1d2c81fccc220473a6022530dc297bd7488742b7)

Sat Nov 21 08:51:18 2020 +0000
Original commit date: Sat Nov 21 08:51:18 2020 +0000
Original commit hash: 6762c509fcc70b0ae97493ec7a774d9d35a465f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f27d52cc1e7be3d6c985cadc0e62a3b8b6768633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:44 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308166926][ADL-S ADL-P | DDR5 LP4 LP5] Enable PBR

1. Enable Per Bank\Same Bank Refresh for ADL-S
2. Configure refresh_abr_release value for all technologies per design recommendation
3. New GetSet item:
 GsmMccRefreshAbrRelease  SC_PBR.Refresh_ABR_release_HSH

Also enable Ddr4OneDpc by default in Setup, MRC policy and UPD.

[
Hsd-es-id: 1308166926
Original commit date: Mon Nov 16 13:19:09 2020 +0200
Change-Id: I3b432db0692d3112a01f61ac6aaa94dbb8b49aab
Original commit hash: 5521deb8594a3dce6c70767b5be1377a2ba0263a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 1a5fb9fd32734b322deacb661ebe04dc30010dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:30 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1475_00

Hsd-es-id: N/A
Original commit date: Fri Nov 20 17:48:43 2020 -0800
Change-Id: I51ce01384e2370d3e95d9438a0578cf2680144ce
Original commit hash: 22298593a746f0f53b37363eb57f45de069cebee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e4f464add18dc0e5123c3726e1b9306d754ed578 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:12 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 18c453e6ee0724d461af17060d9506a2c0675ea2)

Fri Nov 20 21:29:03 2020 +0000
Original commit date: Fri Nov 20 21:29:03 2020 +0000
Original commit hash: 8105f0f58bf92d038233ccf39be55ba4e086feb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bdb4c87808fbcfc03f445ecaa02f021629574be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:17:09 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012170554][ADL-P | DDR5] Add DDR5 1Rx16 SPD table for ADL-P RVP

Changes:
  Add DDR5 1Rx16 SPD table for ADL-P RVP both in BIOS and Mini BIOS flows
Other Changes:
  1) WRDSEQT and RDAPT trainings kept disabled for Lpddr
  2) Remove 'PrintValue' from GetSets in SetupMcMprConfig().

[
Hsd-es-id: 16012170554
Original commit date: Fri Nov 20 18:52:41 2020 +0530
Change-Id: If907beb6a053563e3b35e6f147fda29428d6b013
Original commit hash: 863e04bcf0e0f4a12c43cb550684e9b0e3e1b3a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4dd333d619e9d943f0e3d3a8641e7e980f0a97da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:16:45 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 4d816c2abeec51b1c933b3cdd29fbcc2c03bbc92)

Fri Nov 20 18:49:57 2020 +0000
Original commit date: Fri Nov 20 18:49:57 2020 +0000
Original commit hash: 31ccdf8ee363a664d6be4dab57345bbc3bf7351c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38a6bb8499ea0a2167c460999e74a9aa766749fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:16:40 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308179058][ADL-S | DDR5][Enable Write0 Feature]

Enable Write0 Feature for DDR5
New GetSet items:
 GsmIocWrite0En       DDRSCRAM_CR_DDRMISCCONTROL0.write0_enable
 GsmIocScramWrite0En  DDRSCRAM_CR_DDRMISCCONTROL0.wrp_d5_wr_0
 GsmMccWrite0En       SC_GS_CFG.write0_enable

Additional changes:
 - Re-enable DDR4 SAGV on B-step
 - Add S-10 DDR5 OC RVP support to MiniBios

[
Hsd-es-id: 1308179058
Original commit date: Tue Nov 17 13:36:25 2020 +0200
Change-Id: Ib36bee98f57cde3f93ede76b17fc82450b8c4add
Original commit hash: 49612d04a64bac4199cad7bd9e6b84a06d1c28d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 9009482ccfdbd843d4d943bf34c48ea8a1cd355e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:16:27 2021 -0800 
-------------------------------------------------------------------------------- 
[Legacy Mebx] Adding MEBx version 16.0.0.0001

Added legacy MEBx binaries
Deprecated BpfVersion field.

Hsd-es-id: 18013543880
Original commit date: Fri Oct 30 15:19:53 2020 +0100
Change-Id: Id2480f032acd63a7be9fbc74f981d737cb175507
Original commit hash: 8da93921b57cc157c4f6c55711dc6f29d3488182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/Dxe.dsc
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/MebxBiosParamsDebugDumpDxe.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/ProvisionFile.h
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c

================================================================================ 
Commit: 51d9d72eb9308bc3ceabfc89b2c07580f4c86b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:16:19 2021 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support Update MRC and use common code
Added for ADL-P BEP+ support
 - Updated MRC code snippet
 - Updated to use common code

Hsd-es-id: 16012131137
Original commit date: Fri Nov 20 10:37:42 2020 +0530
Change-Id: I4e083df42392e45923b0654e866cc37e1e352e86
Original commit hash: 6b03fd5f47f758c971c376c5f7ec55e2d6afcf4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 25af5d7d29395f8bd88be969b86782e58156b926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:16:07 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 20 01:27:17 2020 -0800
Change-Id: I5ac52f9e5ddf3e1472a62e647a4af22341b77e13
Original commit hash: 22c4df27c7856f3eba56bb1f56b609af54d44143

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1dc7631dcfc9b09af4976af4152e352475573510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:56 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] AlderLakeBoardPkg/BoardPkg.fdf: Refine the microcode setting.

1. Does not add microcode of ADL-S when building ADL-P.
2. Refine the comments, since it will be used to generate release notes.
3. in ADLReleaseNoteGit.py, filter the generated microcode version
   according current support type.

Hsd-es-id: 1508555346
Original commit date: Thu Nov 19 15:41:28 2020 +0800
Change-Id: I2568d51483674ae9d20b7a31400ec69fe553e31b
Original commit hash: 84a8c0f36f653b2c9929f9074326b91cd25663b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bc58a8a5ba33c1a91746e178e9beaf1da784d68e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:43 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b271a0b405b20398c2d24f08b107befdf59060ab)

Fri Nov 20 07:24:47 2020 +0000
Original commit date: Fri Nov 20 07:24:47 2020 +0000
Original commit hash: 57b6ddab49856e7b1d1616549230f810972494cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b5360fa501a3d6b0bd2bfa9e59dcf5a18b142c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:40 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P | LP5][integration_step_event] Enabling JEDEC WCK training

Changes applied:
1) Replaced MiscControl7 Register from TGL to WckControl1 Register for ADL
2) Program CccClkControls.Bits.CaValidPiGateDisable = 0
3) Added DataControl0 config
4) Set DqRxSdlBypassEn before Wck Sweep
5) Removed Setting of MR18[5] setting as per Lp5 JEDEC Spec
6) For CTE, shift Final WckPi Setting by 2clks (Design Recomendation)

Hsd-es-id: 14011189783
Original commit date: Wed Sep 23 20:05:41 2020 +0530
Change-Id: Ic1eb0d14ab8369c1e305ba8f96d2fbc0020bd863
Original commit hash: d566bd98bdce66db9344097cde34b82f25b11c24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: f351be872f63cb1c79e3bbb115f7d61f3629d49c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:37 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c2181bbff1072f7393fb23242ee0745252008392)

Fri Nov 20 07:04:56 2020 +0000
Original commit date: Fri Nov 20 07:04:56 2020 +0000
Original commit hash: 16eaee9dd1f291afbbff10b1a7cd7b8bfc4df4fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42fd43fd4529c751081436fc9f31b30b2d521d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:31 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][16012156251][ADL-P | LP4] Vddq update for LP4

Changes:
  Update safe mode Vddq to 900 mV.
Other Changes:
  Add ForceRcomp in MrcFrequencySwitch

Hsd-es-id: 16012156251
Original commit date: Wed Nov 18 06:24:01 2020 +0530
Change-Id: Ib1d63edb821236a95222e591f8f1d62fc35449f7
Original commit hash: beeb1f1aa2bfe2f6b32dae09030ebdf595c92aee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 86bf07f0bf01bd3058ae67e84c7a3a95b1034c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add Vsys_crit support in BIOS menu

Add BIOS menu entry to enable Vsys_crit and change settings by using BIOS mailbox.

Hsd-es-id: 16011783441
Original commit date: Thu Nov 5 17:09:14 2020 +0800
Change-Id: Ie8a8d8269bcfdf39039841f96d5c9f5c16d52861
Original commit hash: a75f973337459c2a95bc7424df6b6dfd5ddc92e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 4c052e6c4c4e3e78c31e5621d6cb523cdba4d0ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:22 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [TCSS][ADL] UCMX GPIO setting are not properly defined

Report I2C address and set "Enable UCMC Device" by default.

Hsd-es-id: 1508391285
Original commit date: Tue Oct 6 14:50:15 2020 +0800
Change-Id: I03fdc80c9fcd91edb2278d8daf05793ffbb6748e
Original commit hash: 71906aaf6a2b193a9c65c30d584a32849f1ad328

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 68a00ad99056264bf23d4a77a090ee5cb5b6cdc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:15:16 2021 -0800 
-------------------------------------------------------------------------------- 
Removed checking Max value of IccMax.
 - Already added the MAX ICC value to BIOS Setup Knob

Hsd-es-id: 1308089822
Original commit date: Thu Nov 19 16:18:56 2020 +0530
Change-Id: Iffb00fe476c9aa9bd145f4dad56ebccac0e63408
Original commit hash: b25dbc654940ef707bce05c2116a8219ea81eaf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 66925a1ce4897d4d3f544147afe1e28bc04613c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:14:55 2021 -0800 
-------------------------------------------------------------------------------- 
Use the same max Fsp FV size definitions from FspPkg to BoardPkg

Create Pcd to control Max Size for FSP

Hsd-es-id: 16012020283
Original commit date: Thu Nov 5 10:55:34 2020 +0800
Change-Id: I42e64abc48f06253fc5f445ada919721ccdd28f2
Original commit hash: 267bf8d3d3155fb042573205bad01ea3b5468103

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 80090b2896bfd36d25e8d4f542b688abfe099628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:14:47 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 53e1ad8ad698ed736311c4e6505de94b2fb8d03a)

Fri Nov 20 02:30:31 2020 +0000
Original commit date: Fri Nov 20 02:30:31 2020 +0000
Original commit hash: 25bce9afc6d9498386d205e7566a675bca2d331c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac7e4db2b5ba41489015787f92d2fc407f4e78c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 14:14:39 2021 -0800 
-------------------------------------------------------------------------------- 
Eliminate the direct usage of EFI_CPUID_REGISTER from Client BIOS.

As for as an CPUID register is defined in Cpuid.h. Should leverage the define from there.

Hsd-es-id: 16012145433
Original commit date: Tue Nov 17 14:07:53 2020 +0800
Change-Id: I5f61a22bbedf62a280dbec26b4e09f6db35e1c73
Original commit hash: 1c95e399af877d18de6be0e6485ea4e4574ef394

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuDataStruct.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Microcode.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
