; NOTE: Assertions have been autogenerated by utils/update_tpde_llvm_test_checks.py UTC_ARGS: --tool tpde_llvm --default-march x86-64-v2 --filter-out "int3" --version 5
; SPDX-FileCopyrightText: 2024 Tobias Schwarz <tobias.schwarz@tum.de>
;
; SPDX-License-Identifier: LicenseRef-Proprietary

; RUN: tpde_llvm %s | llvm-objdump -d -r --symbolize-operands --x86-asm-syntax=intel - | FileCheck %s -check-prefixes=X64,CHECK --enable-var-scope --dump-input always
; RUN: tpde_llvm --target=aarch64 %s | llvm-objdump -d -r --no-show-raw-insn --symbolize-operands --no-addresses - | FileCheck %s -check-prefixes=ARM64,CHECK --enable-var-scope --dump-input always

define i32 @empty_switch(i32 %0) {
; X64-LABEL: empty_switch>:
; X64:    0: 55 push rbp
; X64:    1: 48 89 e5 mov rbp, rsp
; X64:    4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    d: 48 81 ec 30 00 00 00 sub rsp, 0x30
; X64:    14: e9 00 00 00 00 jmp <L0>
; X64:  <L0>:
; X64:    19: e9 00 00 00 00 jmp <L1>
; X64:  <L1>:
; X64:    1e: b8 ff ff ff ff mov eax, 0xffffffff
; X64:    23: 48 83 c4 30 add rsp, 0x30
; X64:    27: 5d pop rbp
; X64:    28: c3 ret
; X64:    29: 0f 1f 80 00 00 00 00 nop dword ptr [rax]
;
; ARM64-LABEL: empty_switch>:
; ARM64:    sub sp, sp, #0xb0
; ARM64:    stp x29, x30, [sp]
; ARM64:    mov x29, sp
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    b 0x34 <empty_switch+0x34>
; ARM64:    b 0x38 <empty_switch+0x38>
; ARM64:    mov x0, #0xffffffff // =4294967295
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
entry:
  switch i32 %0, label %default []
default:
  ret i32 -1
}

define i32 @basic_switch(i32 %0) {
; X64-LABEL: basic_switch>:
; X64:    30: 55 push rbp
; X64:    31: 48 89 e5 mov rbp, rsp
; X64:    34: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    3d: 48 81 ec 30 00 00 00 sub rsp, 0x30
; X64:    44: 83 ff 00 cmp edi, 0x0
; X64:    47: 0f 84 1c 00 00 00 je <L0>
; X64:    4d: 83 ff 01 cmp edi, 0x1
; X64:    50: 0f 84 18 00 00 00 je <L1>
; X64:    56: 83 ff 02 cmp edi, 0x2
; X64:    59: 0f 84 14 00 00 00 je <L2>
; X64:    5f: e9 00 00 00 00 jmp <L3>
; X64:  <L3>:
; X64:    64: e9 54 00 00 00 jmp <L4>
; X64:  <L0>:
; X64:    69: e9 0a 00 00 00 jmp <L5>
; X64:  <L1>:
; X64:    6e: e9 1c 00 00 00 jmp <L6>
; X64:  <L2>:
; X64:    73: e9 2e 00 00 00 jmp <L7>
; X64:  <L5>:
; X64:    78: b8 00 00 00 00 mov eax, 0x0
; X64:    7d: 48 83 c4 30 add rsp, 0x30
; X64:    81: 5d pop rbp
; X64:    82: c3 ret
; X64:    83: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    8c: 0f 1f 00 nop dword ptr [rax]
; X64:  <L6>:
; X64:    8f: b8 01 00 00 00 mov eax, 0x1
; X64:    94: 48 83 c4 30 add rsp, 0x30
; X64:    98: 5d pop rbp
; X64:    99: c3 ret
; X64:    9a: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    a3: 0f 1f 00 nop dword ptr [rax]
; X64:  <L7>:
; X64:    a6: b8 02 00 00 00 mov eax, 0x2
; X64:    ab: 48 83 c4 30 add rsp, 0x30
; X64:    af: 5d pop rbp
; X64:    b0: c3 ret
; X64:    b1: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    ba: 0f 1f 00 nop dword ptr [rax]
; X64:  <L4>:
; X64:    bd: b8 ff ff ff ff mov eax, 0xffffffff
; X64:    c2: 48 83 c4 30 add rsp, 0x30
; X64:    c6: 5d pop rbp
; X64:    c7: c3 ret
; X64:    c8: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
;
; ARM64-LABEL: basic_switch>:
; ARM64:    sub sp, sp, #0xb0
; ARM64:    stp x29, x30, [sp]
; ARM64:    mov x29, sp
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    cmp w0, #0x0
; ARM64:    b.eq 0xc0 <basic_switch+0x50>
; ARM64:    cmp w0, #0x1
; ARM64:    b.eq 0xc4 <basic_switch+0x54>
; ARM64:    cmp w0, #0x2
; ARM64:    b.eq 0xc8 <basic_switch+0x58>
; ARM64:    b 0xbc <basic_switch+0x4c>
; ARM64:    b 0x168 <basic_switch+0xf8>
; ARM64:    b 0xcc <basic_switch+0x5c>
; ARM64:    b 0x100 <basic_switch+0x90>
; ARM64:    b 0x134 <basic_switch+0xc4>
; ARM64:    mov w0, #0x0 // =0
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x1 // =1
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x2 // =2
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0xffffffff // =4294967295
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
entry:
  switch i32 %0, label %default [ i32 0, label %eq0
                                  i32 1, label %eq1
                                  i32 2, label %eq2]
eq0:
  ret i32 0
eq1:
  ret i32 1
eq2:
  ret i32 2
default:
  ret i32 -1
}

define i32 @switch_table(i32 %0) {
; x64-label: switch_table>:
; x64:    b0: 55 push rbp
; x64:    b1: 48 89 e5 mov rbp, rsp
; x64:    b4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; x64:    bd: 48 81 ec 10 00 00 00 sub rsp, 0x10
; x64:    c4: 83 ff 06 cmp edi, 0x6
; x64:    c7: 0f 87 2f 00 00 00 ja <l0>
; x64:    cd: 89 ff mov edi, edi
; x64:    cf: 48 8d 05 0a 00 00 00 lea rax, <switch_table+0x30>
; x64:    d6: 48 63 3c b8 movsxd rdi, dword ptr [rax + 4*rdi]
; x64:    da: 48 01 f8 add rax, rdi
; x64:    dd: ff e0 jmp rax
; x64:    df: 00 21 add byte ptr [rcx], ah
; x64:    e1: 00 00 add byte ptr [rax], al
; x64:    e3: 00 26 add byte ptr [rsi], ah
; x64:    e5: 00 00 add byte ptr [rax], al
; x64:    e7: 00 2b add byte ptr [rbx], ch
; x64:    e9: 00 00 add byte ptr [rax], al
; x64:    eb: 00 1c 00 add byte ptr [rax + rax], bl
; x64:    ee: 00 00 add byte ptr [rax], al
; x64:    f0: 30 00 xor byte ptr [rax], al
; x64:    f2: 00 00 add byte ptr [rax], al
; x64:    f4: 35 00 00 00 3a xor eax, 0x3a000000
; x64:    f9: 00 00 add byte ptr [rax], al
; x64:    fb: 00 e9 add cl, ch
; x64:    fd: a8 00 test al, 0x0
; x64:    ff: 00 00 add byte ptr [rax], al
; x64:    101: e9 19 00 00 00 jmp <l1>
; x64:    106: e9 2b 00 00 00 jmp <l2>
; x64:    10b: e9 3d 00 00 00 jmp <l3>
; x64:    110: e9 4f 00 00 00 jmp <l4>
; x64:    115: e9 61 00 00 00 jmp <l5>
; x64:    11a: e9 73 00 00 00 jmp <l6>
; x64:  <l1>:
; x64:    11f: b8 00 00 00 00 mov eax, 0x0
; x64:    124: 48 83 c4 10 add rsp, 0x10
; x64:    128: 5d pop rbp
; x64:    129: c3 ret
; x64:  <l2>:
; x64:    136: b8 01 00 00 00 mov eax, 0x1
; x64:    13b: 48 83 c4 10 add rsp, 0x10
; x64:    13f: 5d pop rbp
; x64:    140: c3 ret
; x64:  <l3>:
; x64:    14d: b8 02 00 00 00 mov eax, 0x2
; x64:    152: 48 83 c4 10 add rsp, 0x10
; x64:    156: 5d pop rbp
; x64:    157: c3 ret
; x64:  <l4>:
; x64:    164: b8 04 00 00 00 mov eax, 0x4
; x64:    169: 48 83 c4 10 add rsp, 0x10
; x64:    16d: 5d pop rbp
; x64:    16e: c3 ret
; x64:  <l5>:
; x64:    17b: b8 05 00 00 00 mov eax, 0x5
; x64:    180: 48 83 c4 10 add rsp, 0x10
; x64:    184: 5d pop rbp
; x64:    185: c3 ret
; x64:  <l6>:
; x64:    192: b8 06 00 00 00 mov eax, 0x6
; x64:    197: 48 83 c4 10 add rsp, 0x10
; x64:    19b: 5d pop rbp
; x64:    19c: c3 ret
; x64:    1a9: b8 ff ff ff ff mov eax, 0xffffffff
; x64:    1ae: 48 83 c4 10 add rsp, 0x10
; x64:    1b2: 5d pop rbp
; x64:    1b3: c3 ret
; x64:     ...
; X64-LABEL: switch_table>:
; X64:    d0: 55 push rbp
; X64:    d1: 48 89 e5 mov rbp, rsp
; X64:    d4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    dd: 48 81 ec 30 00 00 00 sub rsp, 0x30
; X64:    e4: 83 ff 06 cmp edi, 0x6
; X64:    e7: 0f 87 2f 00 00 00 ja <L0>
; X64:    ed: 89 ff mov edi, edi
; X64:    ef: 48 8d 05 0a 00 00 00 lea rax, <switch_table+0x30>
; X64:    f6: 48 63 3c b8 movsxd rdi, dword ptr [rax + 4*rdi]
; X64:    fa: 48 01 f8 add rax, rdi
; X64:    fd: ff e0 jmp rax
; X64:    ff: 90 nop
; X64:    100: 21 00 and dword ptr [rax], eax
; X64:    102: 00 00 add byte ptr [rax], al
; X64:    104: 26 00 00 add byte ptr es:[rax], al
; X64:    107: 00 2b add byte ptr [rbx], ch
; X64:    109: 00 00 add byte ptr [rax], al
; X64:    10b: 00 1c 00 add byte ptr [rax + rax], bl
; X64:    10e: 00 00 add byte ptr [rax], al
; X64:    110: 30 00 xor byte ptr [rax], al
; X64:    112: 00 00 add byte ptr [rax], al
; X64:    114: 35 00 00 00 3a xor eax, 0x3a000000
; X64:    119: 00 00 add byte ptr [rax], al
; X64:    11b: 00 e9 add cl, ch
; X64:    11d: a8 00 test al, 0x0
; X64:    11f: 00 00 add byte ptr [rax], al
; X64:    121: e9 19 00 00 00 jmp <L1>
; X64:    126: e9 2b 00 00 00 jmp <L2>
; X64:    12b: e9 3d 00 00 00 jmp <L3>
; X64:    130: e9 4f 00 00 00 jmp <L4>
; X64:    135: e9 61 00 00 00 jmp <L5>
; X64:    13a: e9 73 00 00 00 jmp <L6>
; X64:  <L1>:
; X64:    13f: b8 00 00 00 00 mov eax, 0x0
; X64:    144: 48 83 c4 30 add rsp, 0x30
; X64:    148: 5d pop rbp
; X64:    149: c3 ret
; X64:    14a: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    153: 0f 1f 00 nop dword ptr [rax]
; X64:  <L2>:
; X64:    156: b8 01 00 00 00 mov eax, 0x1
; X64:    15b: 48 83 c4 30 add rsp, 0x30
; X64:    15f: 5d pop rbp
; X64:    160: c3 ret
; X64:    161: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    16a: 0f 1f 00 nop dword ptr [rax]
; X64:  <L3>:
; X64:    16d: b8 02 00 00 00 mov eax, 0x2
; X64:    172: 48 83 c4 30 add rsp, 0x30
; X64:    176: 5d pop rbp
; X64:    177: c3 ret
; X64:    178: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    181: 0f 1f 00 nop dword ptr [rax]
; X64:  <L4>:
; X64:    184: b8 04 00 00 00 mov eax, 0x4
; X64:    189: 48 83 c4 30 add rsp, 0x30
; X64:    18d: 5d pop rbp
; X64:    18e: c3 ret
; X64:    18f: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    198: 0f 1f 00 nop dword ptr [rax]
; X64:  <L5>:
; X64:    19b: b8 05 00 00 00 mov eax, 0x5
; X64:    1a0: 48 83 c4 30 add rsp, 0x30
; X64:    1a4: 5d pop rbp
; X64:    1a5: c3 ret
; X64:    1a6: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    1af: 0f 1f 00 nop dword ptr [rax]
; X64:  <L6>:
; X64:    1b2: b8 06 00 00 00 mov eax, 0x6
; X64:    1b7: 48 83 c4 30 add rsp, 0x30
; X64:    1bb: 5d pop rbp
; X64:    1bc: c3 ret
; X64:    1bd: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    1c6: 0f 1f 00 nop dword ptr [rax]
; X64:    1c9: b8 ff ff ff ff mov eax, 0xffffffff
; X64:    1ce: 48 83 c4 30 add rsp, 0x30
; X64:    1d2: 5d pop rbp
; X64:    1d3: c3 ret
; X64:    1d4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    1dd: 0f 1f 00 nop dword ptr [rax]
;
; ARM64-LABEL: switch_table>:
; ARM64:    sub sp, sp, #0xb0
; ARM64:    stp x29, x30, [sp]
; ARM64:    mov x29, sp
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    cmp w0, #0x4
; ARM64:    b.eq 0x21c <switch_table+0x7c>
; ARM64:    b.hi 0x1f8 <switch_table+0x58>
; ARM64:    cmp w0, #0x0
; ARM64:    b.eq 0x210 <switch_table+0x70>
; ARM64:    cmp w0, #0x1
; ARM64:    b.eq 0x214 <switch_table+0x74>
; ARM64:    cmp w0, #0x2
; ARM64:    b.eq 0x218 <switch_table+0x78>
; ARM64:    b 0x20c <switch_table+0x6c>
; ARM64:    cmp w0, #0x5
; ARM64:    b.eq 0x220 <switch_table+0x80>
; ARM64:    cmp w0, #0x6
; ARM64:    b.eq 0x224 <switch_table+0x84>
; ARM64:    b 0x20c <switch_table+0x6c>
; ARM64:    b 0x360 <switch_table+0x1c0>
; ARM64:    b 0x228 <switch_table+0x88>
; ARM64:    b 0x25c <switch_table+0xbc>
; ARM64:    b 0x290 <switch_table+0xf0>
; ARM64:    b 0x2c4 <switch_table+0x124>
; ARM64:    b 0x2f8 <switch_table+0x158>
; ARM64:    b 0x32c <switch_table+0x18c>
; ARM64:    mov w0, #0x0 // =0
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x1 // =1
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x2 // =2
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x4 // =4
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x5 // =5
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x6 // =6
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0xffffffff // =4294967295
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
entry:
  switch i32 %0, label %default [
    i32 0, label %eq0
    i32 1, label %eq1
    i32 2, label %eq2
    i32 4, label %eq4
    i32 5, label %eq5
    i32 6, label %eq6]
eq0:
  ret i32 0
eq1:
  ret i32 1
eq2:
  ret i32 2
eq4:
  ret i32 4
eq5:
  ret i32 5
eq6:
  ret i32 6
default:
  ret i32 -1
}

define i32 @switch_table2(i32 %0) {
; X64-LABEL: switch_table2>:
; X64:    1e0: 55 push rbp
; X64:    1e1: 48 89 e5 mov rbp, rsp
; X64:    1e4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    1ed: 48 81 ec 30 00 00 00 sub rsp, 0x30
; X64:    1f4: 83 ff 03 cmp edi, 0x3
; X64:    1f7: 0f 82 3b 00 00 00 jb <L0>
; X64:    1fd: 83 ff 09 cmp edi, 0x9
; X64:    200: 0f 87 32 00 00 00 ja <L0>
; X64:    206: 89 ff mov edi, edi
; X64:    208: 48 83 ef 03 sub rdi, 0x3
; X64:    20c: 48 8d 05 09 00 00 00 lea rax, <switch_table2+0x3c>
; X64:    213: 48 63 3c b8 movsxd rdi, dword ptr [rax + 4*rdi]
; X64:    217: 48 01 f8 add rax, rdi
; X64:    21a: ff e0 jmp rax
; X64:    21c: 21 00 and dword ptr [rax], eax
; X64:    21e: 00 00 add byte ptr [rax], al
; X64:    220: 26 00 00 add byte ptr es:[rax], al
; X64:    223: 00 2b add byte ptr [rbx], ch
; X64:    225: 00 00 add byte ptr [rax], al
; X64:    227: 00 1c 00 add byte ptr [rax + rax], bl
; X64:    22a: 00 00 add byte ptr [rax], al
; X64:    22c: 30 00 xor byte ptr [rax], al
; X64:    22e: 00 00 add byte ptr [rax], al
; X64:    230: 35 00 00 00 3a xor eax, 0x3a000000
; X64:    235: 00 00 add byte ptr [rax], al
; X64:    237: 00 e9 add cl, ch
; X64:    239: a8 00 test al, 0x0
; X64:    23b: 00 00 add byte ptr [rax], al
; X64:    23d: e9 19 00 00 00 jmp <L1>
; X64:    242: e9 2b 00 00 00 jmp <L2>
; X64:    247: e9 3d 00 00 00 jmp <L3>
; X64:    24c: e9 4f 00 00 00 jmp <L4>
; X64:    251: e9 61 00 00 00 jmp <L5>
; X64:    256: e9 73 00 00 00 jmp <L6>
; X64:  <L1>:
; X64:    25b: b8 03 00 00 00 mov eax, 0x3
; X64:    260: 48 83 c4 30 add rsp, 0x30
; X64:    264: 5d pop rbp
; X64:    265: c3 ret
; X64:    266: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    26f: 0f 1f 00 nop dword ptr [rax]
; X64:  <L2>:
; X64:    272: b8 04 00 00 00 mov eax, 0x4
; X64:    277: 48 83 c4 30 add rsp, 0x30
; X64:    27b: 5d pop rbp
; X64:    27c: c3 ret
; X64:    27d: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    286: 0f 1f 00 nop dword ptr [rax]
; X64:  <L3>:
; X64:    289: b8 05 00 00 00 mov eax, 0x5
; X64:    28e: 48 83 c4 30 add rsp, 0x30
; X64:    292: 5d pop rbp
; X64:    293: c3 ret
; X64:    294: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    29d: 0f 1f 00 nop dword ptr [rax]
; X64:  <L4>:
; X64:    2a0: b8 07 00 00 00 mov eax, 0x7
; X64:    2a5: 48 83 c4 30 add rsp, 0x30
; X64:    2a9: 5d pop rbp
; X64:    2aa: c3 ret
; X64:    2ab: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    2b4: 0f 1f 00 nop dword ptr [rax]
; X64:  <L5>:
; X64:    2b7: b8 08 00 00 00 mov eax, 0x8
; X64:    2bc: 48 83 c4 30 add rsp, 0x30
; X64:    2c0: 5d pop rbp
; X64:    2c1: c3 ret
; X64:    2c2: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    2cb: 0f 1f 00 nop dword ptr [rax]
; X64:  <L6>:
; X64:    2ce: b8 09 00 00 00 mov eax, 0x9
; X64:    2d3: 48 83 c4 30 add rsp, 0x30
; X64:    2d7: 5d pop rbp
; X64:    2d8: c3 ret
; X64:    2d9: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    2e2: 0f 1f 00 nop dword ptr [rax]
; X64:    2e5: b8 ff ff ff ff mov eax, 0xffffffff
; X64:    2ea: 48 83 c4 30 add rsp, 0x30
; X64:    2ee: 5d pop rbp
; X64:    2ef: c3 ret
;
; ARM64-LABEL: switch_table2>:
; ARM64:    sub sp, sp, #0xb0
; ARM64:    stp x29, x30, [sp]
; ARM64:    mov x29, sp
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    cmp w0, #0x7
; ARM64:    b.eq 0x41c <switch_table2+0x7c>
; ARM64:    b.hi 0x3f8 <switch_table2+0x58>
; ARM64:    cmp w0, #0x3
; ARM64:    b.eq 0x410 <switch_table2+0x70>
; ARM64:    cmp w0, #0x4
; ARM64:    b.eq 0x414 <switch_table2+0x74>
; ARM64:    cmp w0, #0x5
; ARM64:    b.eq 0x418 <switch_table2+0x78>
; ARM64:    b 0x40c <switch_table2+0x6c>
; ARM64:    cmp w0, #0x8
; ARM64:    b.eq 0x420 <switch_table2+0x80>
; ARM64:    cmp w0, #0x9
; ARM64:    b.eq 0x424 <switch_table2+0x84>
; ARM64:    b 0x40c <switch_table2+0x6c>
; ARM64:    b 0x560 <switch_table2+0x1c0>
; ARM64:    b 0x428 <switch_table2+0x88>
; ARM64:    b 0x45c <switch_table2+0xbc>
; ARM64:    b 0x490 <switch_table2+0xf0>
; ARM64:    b 0x4c4 <switch_table2+0x124>
; ARM64:    b 0x4f8 <switch_table2+0x158>
; ARM64:    b 0x52c <switch_table2+0x18c>
; ARM64:    mov x0, #0x3 // =3
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x4 // =4
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x5 // =5
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x7 // =7
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x8 // =8
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x9 // =9
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0xffffffff // =4294967295
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
entry:
  switch i32 %0, label %default [
    i32 3, label %eq3
    i32 4, label %eq4
    i32 5, label %eq5
    i32 7, label %eq7
    i32 8, label %eq8
    i32 9, label %eq9]
eq3:
  ret i32 3
eq4:
  ret i32 4
eq5:
  ret i32 5
eq7:
  ret i32 7
eq8:
  ret i32 8
eq9:
  ret i32 9
default:
  ret i32 -1
}


define i32 @switch_binsearch(i32 %0) {
; X64-LABEL: switch_binsearch>:
; X64:    2f0: 55 push rbp
; X64:    2f1: 48 89 e5 mov rbp, rsp
; X64:    2f4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    2fd: 48 81 ec 30 00 00 00 sub rsp, 0x30
; X64:    304: 83 ff 03 cmp edi, 0x3
; X64:    307: 0f 84 43 00 00 00 je <L0>
; X64:    30d: 0f 87 17 00 00 00 ja <L1>
; X64:    313: 83 ff 01 cmp edi, 0x1
; X64:    316: 0f 84 2a 00 00 00 je <L2>
; X64:    31c: 83 ff 02 cmp edi, 0x2
; X64:    31f: 0f 84 26 00 00 00 je <L3>
; X64:    325: e9 17 00 00 00 jmp <L4>
; X64:  <L1>:
; X64:    32a: 83 ff 64 cmp edi, 0x64
; X64:    32d: 0f 84 22 00 00 00 je <L5>
; X64:    333: 83 ff 65 cmp edi, 0x65
; X64:    336: 0f 84 1e 00 00 00 je <L6>
; X64:    33c: e9 00 00 00 00 jmp <L4>
; X64:  <L4>:
; X64:    341: e9 8c 00 00 00 jmp <L7>
; X64:  <L2>:
; X64:    346: e9 14 00 00 00 jmp <L8>
; X64:  <L3>:
; X64:    34b: e9 26 00 00 00 jmp <L9>
; X64:  <L0>:
; X64:    350: e9 38 00 00 00 jmp <L10>
; X64:  <L5>:
; X64:    355: e9 4a 00 00 00 jmp <L11>
; X64:  <L6>:
; X64:    35a: e9 5c 00 00 00 jmp <L12>
; X64:  <L8>:
; X64:    35f: b8 01 00 00 00 mov eax, 0x1
; X64:    364: 48 83 c4 30 add rsp, 0x30
; X64:    368: 5d pop rbp
; X64:    369: c3 ret
; X64:    36a: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    373: 0f 1f 00 nop dword ptr [rax]
; X64:  <L9>:
; X64:    376: b8 02 00 00 00 mov eax, 0x2
; X64:    37b: 48 83 c4 30 add rsp, 0x30
; X64:    37f: 5d pop rbp
; X64:    380: c3 ret
; X64:    381: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    38a: 0f 1f 00 nop dword ptr [rax]
; X64:  <L10>:
; X64:    38d: b8 03 00 00 00 mov eax, 0x3
; X64:    392: 48 83 c4 30 add rsp, 0x30
; X64:    396: 5d pop rbp
; X64:    397: c3 ret
; X64:    398: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    3a1: 0f 1f 00 nop dword ptr [rax]
; X64:  <L11>:
; X64:    3a4: b8 64 00 00 00 mov eax, 0x64
; X64:    3a9: 48 83 c4 30 add rsp, 0x30
; X64:    3ad: 5d pop rbp
; X64:    3ae: c3 ret
; X64:    3af: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    3b8: 0f 1f 00 nop dword ptr [rax]
; X64:  <L12>:
; X64:    3bb: b8 65 00 00 00 mov eax, 0x65
; X64:    3c0: 48 83 c4 30 add rsp, 0x30
; X64:    3c4: 5d pop rbp
; X64:    3c5: c3 ret
; X64:    3c6: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    3cf: 0f 1f 00 nop dword ptr [rax]
; X64:  <L7>:
; X64:    3d2: b8 ff ff ff ff mov eax, 0xffffffff
; X64:    3d7: 48 83 c4 30 add rsp, 0x30
; X64:    3db: 5d pop rbp
; X64:    3dc: c3 ret
; X64:    3dd: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64:    3e6: 0f 1f 00 nop dword ptr [rax]
; X64:     ...
; X64:    3ffd: 00 00 add byte ptr [rax], al
; X64:    3fff: 00 <unknown>
;
; ARM64-LABEL: switch_binsearch>:
; ARM64:    sub sp, sp, #0xb0
; ARM64:    stp x29, x30, [sp]
; ARM64:    mov x29, sp
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    nop
; ARM64:    cmp w0, #0x3
; ARM64:    b.eq 0x610 <switch_binsearch+0x70>
; ARM64:    b.hi 0x5f0 <switch_binsearch+0x50>
; ARM64:    cmp w0, #0x1
; ARM64:    b.eq 0x608 <switch_binsearch+0x68>
; ARM64:    cmp w0, #0x2
; ARM64:    b.eq 0x60c <switch_binsearch+0x6c>
; ARM64:    b 0x604 <switch_binsearch+0x64>
; ARM64:    cmp w0, #0x64
; ARM64:    b.eq 0x614 <switch_binsearch+0x74>
; ARM64:    cmp w0, #0x65
; ARM64:    b.eq 0x618 <switch_binsearch+0x78>
; ARM64:    b 0x604 <switch_binsearch+0x64>
; ARM64:    b 0x720 <switch_binsearch+0x180>
; ARM64:    b 0x61c <switch_binsearch+0x7c>
; ARM64:    b 0x650 <switch_binsearch+0xb0>
; ARM64:    b 0x684 <switch_binsearch+0xe4>
; ARM64:    b 0x6b8 <switch_binsearch+0x118>
; ARM64:    b 0x6ec <switch_binsearch+0x14c>
; ARM64:    mov x0, #0x1 // =1
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x2 // =2
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x3 // =3
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x64 // =100
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0x65 // =101
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
; ARM64:    mov x0, #0xffffffff // =4294967295
; ARM64:    ldp x29, x30, [sp]
; ARM64:    add sp, sp, #0xb0
; ARM64:    ret
; ARM64:     ...
entry:
  switch i32 %0, label %default [
    i32 1, label %eq1
    i32 2, label %eq2
    i32 3, label %eq3
    i32 100, label %eq100
    i32 101, label %eq101
  ]
eq1:
  ret i32 1
eq2:
  ret i32 2
eq3:
  ret i32 3
eq100:
  ret i32 100
eq101:
  ret i32 101
default:
  ret i32 -1
}

;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CHECK: {{.*}}
