$comment
	File created using the following command:
		vcd file ula_mips.msim.vcd -direction
$end
$date
	Fri Nov 23 20:17:35 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mips_teste_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " entrada1_ULA [31] $end
$var wire 1 # entrada1_ULA [30] $end
$var wire 1 $ entrada1_ULA [29] $end
$var wire 1 % entrada1_ULA [28] $end
$var wire 1 & entrada1_ULA [27] $end
$var wire 1 ' entrada1_ULA [26] $end
$var wire 1 ( entrada1_ULA [25] $end
$var wire 1 ) entrada1_ULA [24] $end
$var wire 1 * entrada1_ULA [23] $end
$var wire 1 + entrada1_ULA [22] $end
$var wire 1 , entrada1_ULA [21] $end
$var wire 1 - entrada1_ULA [20] $end
$var wire 1 . entrada1_ULA [19] $end
$var wire 1 / entrada1_ULA [18] $end
$var wire 1 0 entrada1_ULA [17] $end
$var wire 1 1 entrada1_ULA [16] $end
$var wire 1 2 entrada1_ULA [15] $end
$var wire 1 3 entrada1_ULA [14] $end
$var wire 1 4 entrada1_ULA [13] $end
$var wire 1 5 entrada1_ULA [12] $end
$var wire 1 6 entrada1_ULA [11] $end
$var wire 1 7 entrada1_ULA [10] $end
$var wire 1 8 entrada1_ULA [9] $end
$var wire 1 9 entrada1_ULA [8] $end
$var wire 1 : entrada1_ULA [7] $end
$var wire 1 ; entrada1_ULA [6] $end
$var wire 1 < entrada1_ULA [5] $end
$var wire 1 = entrada1_ULA [4] $end
$var wire 1 > entrada1_ULA [3] $end
$var wire 1 ? entrada1_ULA [2] $end
$var wire 1 @ entrada1_ULA [1] $end
$var wire 1 A entrada1_ULA [0] $end
$var wire 1 B entrada2_ULA [31] $end
$var wire 1 C entrada2_ULA [30] $end
$var wire 1 D entrada2_ULA [29] $end
$var wire 1 E entrada2_ULA [28] $end
$var wire 1 F entrada2_ULA [27] $end
$var wire 1 G entrada2_ULA [26] $end
$var wire 1 H entrada2_ULA [25] $end
$var wire 1 I entrada2_ULA [24] $end
$var wire 1 J entrada2_ULA [23] $end
$var wire 1 K entrada2_ULA [22] $end
$var wire 1 L entrada2_ULA [21] $end
$var wire 1 M entrada2_ULA [20] $end
$var wire 1 N entrada2_ULA [19] $end
$var wire 1 O entrada2_ULA [18] $end
$var wire 1 P entrada2_ULA [17] $end
$var wire 1 Q entrada2_ULA [16] $end
$var wire 1 R entrada2_ULA [15] $end
$var wire 1 S entrada2_ULA [14] $end
$var wire 1 T entrada2_ULA [13] $end
$var wire 1 U entrada2_ULA [12] $end
$var wire 1 V entrada2_ULA [11] $end
$var wire 1 W entrada2_ULA [10] $end
$var wire 1 X entrada2_ULA [9] $end
$var wire 1 Y entrada2_ULA [8] $end
$var wire 1 Z entrada2_ULA [7] $end
$var wire 1 [ entrada2_ULA [6] $end
$var wire 1 \ entrada2_ULA [5] $end
$var wire 1 ] entrada2_ULA [4] $end
$var wire 1 ^ entrada2_ULA [3] $end
$var wire 1 _ entrada2_ULA [2] $end
$var wire 1 ` entrada2_ULA [1] $end
$var wire 1 a entrada2_ULA [0] $end
$var wire 1 b HEX0 [6] $end
$var wire 1 c HEX0 [5] $end
$var wire 1 d HEX0 [4] $end
$var wire 1 e HEX0 [3] $end
$var wire 1 f HEX0 [2] $end
$var wire 1 g HEX0 [1] $end
$var wire 1 h HEX0 [0] $end
$var wire 1 i HEX1 [6] $end
$var wire 1 j HEX1 [5] $end
$var wire 1 k HEX1 [4] $end
$var wire 1 l HEX1 [3] $end
$var wire 1 m HEX1 [2] $end
$var wire 1 n HEX1 [1] $end
$var wire 1 o HEX1 [0] $end
$var wire 1 p HEX2 [6] $end
$var wire 1 q HEX2 [5] $end
$var wire 1 r HEX2 [4] $end
$var wire 1 s HEX2 [3] $end
$var wire 1 t HEX2 [2] $end
$var wire 1 u HEX2 [1] $end
$var wire 1 v HEX2 [0] $end
$var wire 1 w HEX4 [6] $end
$var wire 1 x HEX4 [5] $end
$var wire 1 y HEX4 [4] $end
$var wire 1 z HEX4 [3] $end
$var wire 1 { HEX4 [2] $end
$var wire 1 | HEX4 [1] $end
$var wire 1 } HEX4 [0] $end
$var wire 1 ~ HEX6 [6] $end
$var wire 1 !! HEX6 [5] $end
$var wire 1 "! HEX6 [4] $end
$var wire 1 #! HEX6 [3] $end
$var wire 1 $! HEX6 [2] $end
$var wire 1 %! HEX6 [1] $end
$var wire 1 &! HEX6 [0] $end
$var wire 1 '! imm [2] $end
$var wire 1 (! imm [1] $end
$var wire 1 )! imm [0] $end
$var wire 1 *! LEDR [17] $end
$var wire 1 +! LEDR [16] $end
$var wire 1 ,! LEDR [15] $end
$var wire 1 -! LEDR [14] $end
$var wire 1 .! LEDR [13] $end
$var wire 1 /! LEDR [12] $end
$var wire 1 0! LEDR [11] $end
$var wire 1 1! LEDR [10] $end
$var wire 1 2! LEDR [9] $end
$var wire 1 3! LEDR [8] $end
$var wire 1 4! LEDR [7] $end
$var wire 1 5! LEDR [6] $end
$var wire 1 6! LEDR [5] $end
$var wire 1 7! LEDR [4] $end
$var wire 1 8! LEDR [3] $end
$var wire 1 9! LEDR [2] $end
$var wire 1 :! LEDR [1] $end
$var wire 1 ;! LEDR [0] $end
$var wire 1 <! saida [31] $end
$var wire 1 =! saida [30] $end
$var wire 1 >! saida [29] $end
$var wire 1 ?! saida [28] $end
$var wire 1 @! saida [27] $end
$var wire 1 A! saida [26] $end
$var wire 1 B! saida [25] $end
$var wire 1 C! saida [24] $end
$var wire 1 D! saida [23] $end
$var wire 1 E! saida [22] $end
$var wire 1 F! saida [21] $end
$var wire 1 G! saida [20] $end
$var wire 1 H! saida [19] $end
$var wire 1 I! saida [18] $end
$var wire 1 J! saida [17] $end
$var wire 1 K! saida [16] $end
$var wire 1 L! saida [15] $end
$var wire 1 M! saida [14] $end
$var wire 1 N! saida [13] $end
$var wire 1 O! saida [12] $end
$var wire 1 P! saida [11] $end
$var wire 1 Q! saida [10] $end
$var wire 1 R! saida [9] $end
$var wire 1 S! saida [8] $end
$var wire 1 T! saida [7] $end
$var wire 1 U! saida [6] $end
$var wire 1 V! saida [5] $end
$var wire 1 W! saida [4] $end
$var wire 1 X! saida [3] $end
$var wire 1 Y! saida [2] $end
$var wire 1 Z! saida [1] $end
$var wire 1 [! saida [0] $end
$var wire 1 \! ula_control [3] $end
$var wire 1 ]! ula_control [2] $end
$var wire 1 ^! ula_control [1] $end
$var wire 1 _! ula_control [0] $end

$scope module i1 $end
$var wire 1 `! gnd $end
$var wire 1 a! vcc $end
$var wire 1 b! unknown $end
$var wire 1 c! devoe $end
$var wire 1 d! devclrn $end
$var wire 1 e! devpor $end
$var wire 1 f! ww_devoe $end
$var wire 1 g! ww_devclrn $end
$var wire 1 h! ww_devpor $end
$var wire 1 i! ww_entrada1_ULA [31] $end
$var wire 1 j! ww_entrada1_ULA [30] $end
$var wire 1 k! ww_entrada1_ULA [29] $end
$var wire 1 l! ww_entrada1_ULA [28] $end
$var wire 1 m! ww_entrada1_ULA [27] $end
$var wire 1 n! ww_entrada1_ULA [26] $end
$var wire 1 o! ww_entrada1_ULA [25] $end
$var wire 1 p! ww_entrada1_ULA [24] $end
$var wire 1 q! ww_entrada1_ULA [23] $end
$var wire 1 r! ww_entrada1_ULA [22] $end
$var wire 1 s! ww_entrada1_ULA [21] $end
$var wire 1 t! ww_entrada1_ULA [20] $end
$var wire 1 u! ww_entrada1_ULA [19] $end
$var wire 1 v! ww_entrada1_ULA [18] $end
$var wire 1 w! ww_entrada1_ULA [17] $end
$var wire 1 x! ww_entrada1_ULA [16] $end
$var wire 1 y! ww_entrada1_ULA [15] $end
$var wire 1 z! ww_entrada1_ULA [14] $end
$var wire 1 {! ww_entrada1_ULA [13] $end
$var wire 1 |! ww_entrada1_ULA [12] $end
$var wire 1 }! ww_entrada1_ULA [11] $end
$var wire 1 ~! ww_entrada1_ULA [10] $end
$var wire 1 !" ww_entrada1_ULA [9] $end
$var wire 1 "" ww_entrada1_ULA [8] $end
$var wire 1 #" ww_entrada1_ULA [7] $end
$var wire 1 $" ww_entrada1_ULA [6] $end
$var wire 1 %" ww_entrada1_ULA [5] $end
$var wire 1 &" ww_entrada1_ULA [4] $end
$var wire 1 '" ww_entrada1_ULA [3] $end
$var wire 1 (" ww_entrada1_ULA [2] $end
$var wire 1 )" ww_entrada1_ULA [1] $end
$var wire 1 *" ww_entrada1_ULA [0] $end
$var wire 1 +" ww_entrada2_ULA [31] $end
$var wire 1 ," ww_entrada2_ULA [30] $end
$var wire 1 -" ww_entrada2_ULA [29] $end
$var wire 1 ." ww_entrada2_ULA [28] $end
$var wire 1 /" ww_entrada2_ULA [27] $end
$var wire 1 0" ww_entrada2_ULA [26] $end
$var wire 1 1" ww_entrada2_ULA [25] $end
$var wire 1 2" ww_entrada2_ULA [24] $end
$var wire 1 3" ww_entrada2_ULA [23] $end
$var wire 1 4" ww_entrada2_ULA [22] $end
$var wire 1 5" ww_entrada2_ULA [21] $end
$var wire 1 6" ww_entrada2_ULA [20] $end
$var wire 1 7" ww_entrada2_ULA [19] $end
$var wire 1 8" ww_entrada2_ULA [18] $end
$var wire 1 9" ww_entrada2_ULA [17] $end
$var wire 1 :" ww_entrada2_ULA [16] $end
$var wire 1 ;" ww_entrada2_ULA [15] $end
$var wire 1 <" ww_entrada2_ULA [14] $end
$var wire 1 =" ww_entrada2_ULA [13] $end
$var wire 1 >" ww_entrada2_ULA [12] $end
$var wire 1 ?" ww_entrada2_ULA [11] $end
$var wire 1 @" ww_entrada2_ULA [10] $end
$var wire 1 A" ww_entrada2_ULA [9] $end
$var wire 1 B" ww_entrada2_ULA [8] $end
$var wire 1 C" ww_entrada2_ULA [7] $end
$var wire 1 D" ww_entrada2_ULA [6] $end
$var wire 1 E" ww_entrada2_ULA [5] $end
$var wire 1 F" ww_entrada2_ULA [4] $end
$var wire 1 G" ww_entrada2_ULA [3] $end
$var wire 1 H" ww_entrada2_ULA [2] $end
$var wire 1 I" ww_entrada2_ULA [1] $end
$var wire 1 J" ww_entrada2_ULA [0] $end
$var wire 1 K" ww_saida [31] $end
$var wire 1 L" ww_saida [30] $end
$var wire 1 M" ww_saida [29] $end
$var wire 1 N" ww_saida [28] $end
$var wire 1 O" ww_saida [27] $end
$var wire 1 P" ww_saida [26] $end
$var wire 1 Q" ww_saida [25] $end
$var wire 1 R" ww_saida [24] $end
$var wire 1 S" ww_saida [23] $end
$var wire 1 T" ww_saida [22] $end
$var wire 1 U" ww_saida [21] $end
$var wire 1 V" ww_saida [20] $end
$var wire 1 W" ww_saida [19] $end
$var wire 1 X" ww_saida [18] $end
$var wire 1 Y" ww_saida [17] $end
$var wire 1 Z" ww_saida [16] $end
$var wire 1 [" ww_saida [15] $end
$var wire 1 \" ww_saida [14] $end
$var wire 1 ]" ww_saida [13] $end
$var wire 1 ^" ww_saida [12] $end
$var wire 1 _" ww_saida [11] $end
$var wire 1 `" ww_saida [10] $end
$var wire 1 a" ww_saida [9] $end
$var wire 1 b" ww_saida [8] $end
$var wire 1 c" ww_saida [7] $end
$var wire 1 d" ww_saida [6] $end
$var wire 1 e" ww_saida [5] $end
$var wire 1 f" ww_saida [4] $end
$var wire 1 g" ww_saida [3] $end
$var wire 1 h" ww_saida [2] $end
$var wire 1 i" ww_saida [1] $end
$var wire 1 j" ww_saida [0] $end
$var wire 1 k" ww_imm [2] $end
$var wire 1 l" ww_imm [1] $end
$var wire 1 m" ww_imm [0] $end
$var wire 1 n" ww_ula_control [3] $end
$var wire 1 o" ww_ula_control [2] $end
$var wire 1 p" ww_ula_control [1] $end
$var wire 1 q" ww_ula_control [0] $end
$var wire 1 r" ww_LEDR [17] $end
$var wire 1 s" ww_LEDR [16] $end
$var wire 1 t" ww_LEDR [15] $end
$var wire 1 u" ww_LEDR [14] $end
$var wire 1 v" ww_LEDR [13] $end
$var wire 1 w" ww_LEDR [12] $end
$var wire 1 x" ww_LEDR [11] $end
$var wire 1 y" ww_LEDR [10] $end
$var wire 1 z" ww_LEDR [9] $end
$var wire 1 {" ww_LEDR [8] $end
$var wire 1 |" ww_LEDR [7] $end
$var wire 1 }" ww_LEDR [6] $end
$var wire 1 ~" ww_LEDR [5] $end
$var wire 1 !# ww_LEDR [4] $end
$var wire 1 "# ww_LEDR [3] $end
$var wire 1 ## ww_LEDR [2] $end
$var wire 1 $# ww_LEDR [1] $end
$var wire 1 %# ww_LEDR [0] $end
$var wire 1 &# ww_HEX0 [6] $end
$var wire 1 '# ww_HEX0 [5] $end
$var wire 1 (# ww_HEX0 [4] $end
$var wire 1 )# ww_HEX0 [3] $end
$var wire 1 *# ww_HEX0 [2] $end
$var wire 1 +# ww_HEX0 [1] $end
$var wire 1 ,# ww_HEX0 [0] $end
$var wire 1 -# ww_HEX1 [6] $end
$var wire 1 .# ww_HEX1 [5] $end
$var wire 1 /# ww_HEX1 [4] $end
$var wire 1 0# ww_HEX1 [3] $end
$var wire 1 1# ww_HEX1 [2] $end
$var wire 1 2# ww_HEX1 [1] $end
$var wire 1 3# ww_HEX1 [0] $end
$var wire 1 4# ww_HEX2 [6] $end
$var wire 1 5# ww_HEX2 [5] $end
$var wire 1 6# ww_HEX2 [4] $end
$var wire 1 7# ww_HEX2 [3] $end
$var wire 1 8# ww_HEX2 [2] $end
$var wire 1 9# ww_HEX2 [1] $end
$var wire 1 :# ww_HEX2 [0] $end
$var wire 1 ;# ww_HEX4 [6] $end
$var wire 1 <# ww_HEX4 [5] $end
$var wire 1 =# ww_HEX4 [4] $end
$var wire 1 ># ww_HEX4 [3] $end
$var wire 1 ?# ww_HEX4 [2] $end
$var wire 1 @# ww_HEX4 [1] $end
$var wire 1 A# ww_HEX4 [0] $end
$var wire 1 B# ww_HEX6 [6] $end
$var wire 1 C# ww_HEX6 [5] $end
$var wire 1 D# ww_HEX6 [4] $end
$var wire 1 E# ww_HEX6 [3] $end
$var wire 1 F# ww_HEX6 [2] $end
$var wire 1 G# ww_HEX6 [1] $end
$var wire 1 H# ww_HEX6 [0] $end
$var wire 1 I# ww_CLOCK_50 $end
$var wire 1 J# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 K# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 L# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 M# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 N# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 O# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 P# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 Q# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [5] $end
$var wire 1 R# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [4] $end
$var wire 1 S# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 T# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 U# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 V# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 W# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 Y# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 Z# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 [# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 \# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 ]# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 ^# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 _# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [5] $end
$var wire 1 `# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [4] $end
$var wire 1 a# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 b# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 c# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 d# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 e# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 g# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 h# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 i# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 j# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 k# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 l# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 m# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 n# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 o# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 p# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 q# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 r# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 s# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 u# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 v# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 w# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 x# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 y# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 z# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 {# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [5] $end
$var wire 1 |# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [4] $end
$var wire 1 }# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 ~# \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 !$ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 "$ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 #$ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 %$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 &$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 '$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ($ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 )$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 *$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 +$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 ,$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 -$ \regs|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 /$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 0$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 1$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 2$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 3$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 4$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 5$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 6$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 7$ \regs|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 8$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 9$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 :$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 ;$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 <$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 =$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 >$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 ?$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 @$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 A$ \regs|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 B$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 C$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 D$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 E$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 F$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 G$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 H$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 I$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 J$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 K$ \regs|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 L$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 M$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 N$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 O$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 P$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 Q$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 R$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 S$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 T$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 U$ \regs|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 W$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 X$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 Y$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 Z$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 [$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 \$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 ]$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 ^$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 _$ \regs|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 a$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 b$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 c$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 d$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 e$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 f$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 g$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 h$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 i$ \regs|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 k$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 l$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 m$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 n$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 o$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 p$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 q$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 r$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 s$ \regs|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 u$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 v$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 w$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 x$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 y$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 z$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 {$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 |$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 }$ \regs|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~$ \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 !% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 "% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 #% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 $% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 %% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 &% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 '% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 (% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 )% \regs|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 *% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 +% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 ,% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 -% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 .% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 /% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 0% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 1% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 2% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 3% \regs|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 4% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 5% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 6% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 7% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 8% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 9% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 :% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 ;% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 <% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 =% \regs|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 >% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 ?% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 @% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 A% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 B% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 C% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 D% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 E% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 F% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 G% \regs|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 I% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 J% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 K% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 L% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 M% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 N% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 O% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 P% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 Q% \regs|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 S% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 T% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 U% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 V% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 W% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 X% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 Y% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 Z% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 [% \regs|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 ]% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 ^% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 _% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 `% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 a% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 b% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 c% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 d% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 e% \regs|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 g% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 h% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 i% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 j% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 k% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 l% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 m% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 n% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 o% \regs|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 q% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 r% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 s% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 t% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 u% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 v% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 w% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 x% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 y% \regs|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 z% \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 {% \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 |% \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 }% \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 ~% \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 !& \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 "& \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 #& \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 $& \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 %& \regs|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 && \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 '& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 (& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 )& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 *& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 +& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 ,& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 -& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 .& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 /& \regs|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 0& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 1& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 2& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 3& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 4& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 5& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 6& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 7& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 8& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 9& \regs|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 ;& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 <& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 =& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 >& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 ?& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 @& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 A& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 B& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 C& \regs|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 E& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 F& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 G& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 H& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 I& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 J& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 K& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 L& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 M& \regs|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 O& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 P& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 Q& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 R& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 S& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 T& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 U& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 V& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 W& \regs|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 Y& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 Z& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 [& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 \& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 ]& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 ^& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 _& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 `& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 a& \regs|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 b& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 c& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 d& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 e& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 f& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 g& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 h& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 i& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 j& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 k& \regs|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 l& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 m& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 n& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 o& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 p& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 q& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 r& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 s& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 t& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 u& \regs|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 v& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 w& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 x& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 y& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 z& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 {& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 |& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 }& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 ~& \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 !' \regs|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 "' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 #' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 $' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 %' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 &' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 '' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 (' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 )' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 *' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 +' \regs|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 -' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 .' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 /' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 0' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 1' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 2' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 3' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 4' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 5' \regs|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 6' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 7' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 8' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 9' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 :' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 ;' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 <' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 =' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 >' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 ?' \regs|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 A' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 B' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 C' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 D' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 E' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 F' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 G' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 H' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 I' \regs|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 J' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 K' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 L' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 M' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 N' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 O' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 P' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 Q' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 R' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 S' \regs|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 T' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 U' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 V' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 W' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 X' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 Y' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [3] $end
$var wire 1 Z' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [2] $end
$var wire 1 [' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [1] $end
$var wire 1 \' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBADDR_bus\ [0] $end
$var wire 1 ]' \regs|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ^' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 _' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 `' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 a' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 b' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 c' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [3] $end
$var wire 1 d' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [2] $end
$var wire 1 e' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [1] $end
$var wire 1 f' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBADDR_bus\ [0] $end
$var wire 1 g' \regs|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ [0] $end
$var wire 1 h' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTADATAIN_bus\ [0] $end
$var wire 1 i' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 j' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 k' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 l' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 m' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [3] $end
$var wire 1 n' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [2] $end
$var wire 1 o' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [1] $end
$var wire 1 p' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBADDR_bus\ [0] $end
$var wire 1 q' \regs|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 s' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 t' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 u' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 v' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 w' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 x' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 y' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 z' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 {' \regs|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |' \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 }' \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 ~' \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 !( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 "( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 #( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 $( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 %( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 &( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 '( \regs|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 (( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 )( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 *( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 +( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 ,( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 -( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 .( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 /( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 0( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 1( \regs|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 2( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 3( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 4( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 5( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 6( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 7( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 8( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 9( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 :( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 ;( \regs|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 =( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 >( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 ?( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 @( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 A( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 B( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 C( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 D( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 E( \regs|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 G( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 H( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 I( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 J( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 K( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 L( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 M( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 N( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 O( \regs|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 P( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 Q( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 R( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 S( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 T( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 U( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 V( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 W( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 X( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 Y( \regs|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Z( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 [( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 \( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 ]( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 ^( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 _( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 `( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 a( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 b( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 c( \regs|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 d( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 e( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 f( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 g( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 h( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 i( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 j( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 k( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 l( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 m( \regs|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 n( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 o( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 p( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 q( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 r( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 s( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 t( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 u( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 v( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 w( \regs|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 y( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 z( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 {( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 |( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 }( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 ~( \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 !) \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 ") \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 #) \regs|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 %) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 &) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 ') \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 () \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 )) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 *) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 +) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 ,) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 -) \regs|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 /) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 0) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 1) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 2) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 3) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 4) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 5) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 6) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 7) \regs|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 8) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 9) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 :) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 ;) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 <) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 =) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 >) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 ?) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 @) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 A) \regs|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 B) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 C) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 D) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 E) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 F) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 G) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 H) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 I) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 J) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 K) \regs|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 L) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 M) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 N) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 O) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 P) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 Q) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 R) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 S) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 T) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 U) \regs|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 W) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 X) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 Y) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 Z) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 [) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 \) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 ]) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 ^) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 _) \regs|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 a) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 b) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 c) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 d) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 e) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 f) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 g) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 h) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 i) \regs|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 k) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 l) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 m) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 n) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 o) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 p) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 q) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 r) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 s) \regs|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 u) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 v) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 w) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 x) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 y) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 z) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 {) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 |) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 }) \regs|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~) \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 !* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 "* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 #* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 $* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 %* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 &* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 '* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 (* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 )* \regs|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ** \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 +* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 ,* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 -* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 .* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 /* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 0* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 1* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 2* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 3* \regs|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 4* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 5* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 6* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 7* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 8* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 9* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 :* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 ;* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 <* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 =* \regs|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 >* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 ?* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 @* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 A* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 B* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 C* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 D* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 E* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 F* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 G* \regs|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 I* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 J* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 K* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 L* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 M* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 N* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 O* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 P* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 Q* \regs|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 S* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 T* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 U* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 V* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 W* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 X* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 Y* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 Z* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 [* \regs|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 ]* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 ^* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 _* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 `* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 a* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 b* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 c* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 d* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 e* \regs|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 g* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 h* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 i* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 j* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 k* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 l* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 m* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 n* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 o* \regs|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 p* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 q* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 r* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 s* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 t* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 u* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 v* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 w* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [5] $end
$var wire 1 x* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 y* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 z* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 {* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 |* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 }* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ~* \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAIN_bus\ [0] $end
$var wire 1 !+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 "+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 #+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 $+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 %+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 &+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 '+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [5] $end
$var wire 1 (+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [4] $end
$var wire 1 )+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [3] $end
$var wire 1 *+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [2] $end
$var wire 1 ++ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [1] $end
$var wire 1 ,+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBADDR_bus\ [0] $end
$var wire 1 -+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ [0] $end
$var wire 1 .+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 /+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 0+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 1+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 2+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 3+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 4+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 5+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [5] $end
$var wire 1 6+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [4] $end
$var wire 1 7+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [3] $end
$var wire 1 8+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [2] $end
$var wire 1 9+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [1] $end
$var wire 1 :+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBADDR_bus\ [0] $end
$var wire 1 ;+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ [0] $end
$var wire 1 <+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAIN_bus\ [0] $end
$var wire 1 =+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 >+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 ?+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 @+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 A+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 B+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 C+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [5] $end
$var wire 1 D+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [4] $end
$var wire 1 E+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [3] $end
$var wire 1 F+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [2] $end
$var wire 1 G+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [1] $end
$var wire 1 H+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBADDR_bus\ [0] $end
$var wire 1 I+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ [0] $end
$var wire 1 J+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ [0] $end
$var wire 1 K+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 L+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 M+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 N+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 O+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 P+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 Q+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [5] $end
$var wire 1 R+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [4] $end
$var wire 1 S+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [3] $end
$var wire 1 T+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [2] $end
$var wire 1 U+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [1] $end
$var wire 1 V+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ [0] $end
$var wire 1 W+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ [0] $end
$var wire 1 X+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAIN_bus\ [0] $end
$var wire 1 Y+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 Z+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 [+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 \+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 ]+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 ^+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 _+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [5] $end
$var wire 1 `+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [4] $end
$var wire 1 a+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [3] $end
$var wire 1 b+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [2] $end
$var wire 1 c+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [1] $end
$var wire 1 d+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBADDR_bus\ [0] $end
$var wire 1 e+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ [0] $end
$var wire 1 f+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAIN_bus\ [0] $end
$var wire 1 g+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 h+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 i+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 j+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 k+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 l+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 m+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [5] $end
$var wire 1 n+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [4] $end
$var wire 1 o+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [3] $end
$var wire 1 p+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [2] $end
$var wire 1 q+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [1] $end
$var wire 1 r+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBADDR_bus\ [0] $end
$var wire 1 s+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ [0] $end
$var wire 1 t+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAIN_bus\ [0] $end
$var wire 1 u+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 v+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 w+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 x+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 y+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 z+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 {+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [5] $end
$var wire 1 |+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [4] $end
$var wire 1 }+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [3] $end
$var wire 1 ~+ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [2] $end
$var wire 1 !, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [1] $end
$var wire 1 ", \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBADDR_bus\ [0] $end
$var wire 1 #, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ [0] $end
$var wire 1 $, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ [0] $end
$var wire 1 %, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 &, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 ', \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 (, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 ), \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 *, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 +, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [5] $end
$var wire 1 ,, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [4] $end
$var wire 1 -, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [3] $end
$var wire 1 ., \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [2] $end
$var wire 1 /, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [1] $end
$var wire 1 0, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ [0] $end
$var wire 1 1, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ [0] $end
$var wire 1 2, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAIN_bus\ [0] $end
$var wire 1 3, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 4, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 5, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 6, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 7, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 8, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 9, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [5] $end
$var wire 1 :, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [4] $end
$var wire 1 ;, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [3] $end
$var wire 1 <, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [2] $end
$var wire 1 =, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [1] $end
$var wire 1 >, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBADDR_bus\ [0] $end
$var wire 1 ?, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ [0] $end
$var wire 1 @, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAIN_bus\ [0] $end
$var wire 1 A, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 B, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 C, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 D, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 E, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 F, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 G, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [5] $end
$var wire 1 H, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [4] $end
$var wire 1 I, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [3] $end
$var wire 1 J, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [2] $end
$var wire 1 K, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [1] $end
$var wire 1 L, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBADDR_bus\ [0] $end
$var wire 1 M, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ [0] $end
$var wire 1 N, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAIN_bus\ [0] $end
$var wire 1 O, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 P, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 Q, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 R, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 S, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 T, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 U, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [5] $end
$var wire 1 V, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [4] $end
$var wire 1 W, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [3] $end
$var wire 1 X, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [2] $end
$var wire 1 Y, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [1] $end
$var wire 1 Z, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBADDR_bus\ [0] $end
$var wire 1 [, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ [0] $end
$var wire 1 \, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ [0] $end
$var wire 1 ], \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [5] $end
$var wire 1 ^, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [4] $end
$var wire 1 _, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [3] $end
$var wire 1 `, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [2] $end
$var wire 1 a, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [1] $end
$var wire 1 b, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ [0] $end
$var wire 1 c, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [5] $end
$var wire 1 d, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [4] $end
$var wire 1 e, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [3] $end
$var wire 1 f, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [2] $end
$var wire 1 g, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [1] $end
$var wire 1 h, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ [0] $end
$var wire 1 i, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAIN_bus\ [0] $end
$var wire 1 k, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [5] $end
$var wire 1 l, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [4] $end
$var wire 1 m, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [3] $end
$var wire 1 n, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [2] $end
$var wire 1 o, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [1] $end
$var wire 1 p, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ [0] $end
$var wire 1 q, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [5] $end
$var wire 1 r, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [4] $end
$var wire 1 s, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [3] $end
$var wire 1 t, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [2] $end
$var wire 1 u, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [1] $end
$var wire 1 v, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBADDR_bus\ [0] $end
$var wire 1 w, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 y, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [5] $end
$var wire 1 z, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 {, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 |, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 }, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 ~, \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 !- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [5] $end
$var wire 1 "- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [4] $end
$var wire 1 #- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 $- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 %- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 &- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 '- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 (- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAIN_bus\ [0] $end
$var wire 1 )- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [5] $end
$var wire 1 *- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [4] $end
$var wire 1 +- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [3] $end
$var wire 1 ,- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [2] $end
$var wire 1 -- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [1] $end
$var wire 1 .- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ [0] $end
$var wire 1 /- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [5] $end
$var wire 1 0- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [4] $end
$var wire 1 1- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [3] $end
$var wire 1 2- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [2] $end
$var wire 1 3- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [1] $end
$var wire 1 4- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBADDR_bus\ [0] $end
$var wire 1 5- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ [0] $end
$var wire 1 6- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ [0] $end
$var wire 1 7- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [5] $end
$var wire 1 8- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [4] $end
$var wire 1 9- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [3] $end
$var wire 1 :- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [2] $end
$var wire 1 ;- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [1] $end
$var wire 1 <- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ [0] $end
$var wire 1 =- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [5] $end
$var wire 1 >- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [4] $end
$var wire 1 ?- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [3] $end
$var wire 1 @- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [2] $end
$var wire 1 A- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [1] $end
$var wire 1 B- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ [0] $end
$var wire 1 C- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAIN_bus\ [0] $end
$var wire 1 E- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [5] $end
$var wire 1 F- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [4] $end
$var wire 1 G- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [3] $end
$var wire 1 H- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [2] $end
$var wire 1 I- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [1] $end
$var wire 1 J- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ [0] $end
$var wire 1 K- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [5] $end
$var wire 1 L- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [4] $end
$var wire 1 M- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [3] $end
$var wire 1 N- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [2] $end
$var wire 1 O- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [1] $end
$var wire 1 P- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBADDR_bus\ [0] $end
$var wire 1 Q- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ [0] $end
$var wire 1 R- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAIN_bus\ [0] $end
$var wire 1 S- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [5] $end
$var wire 1 T- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [4] $end
$var wire 1 U- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [3] $end
$var wire 1 V- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [2] $end
$var wire 1 W- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [1] $end
$var wire 1 X- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ [0] $end
$var wire 1 Y- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [5] $end
$var wire 1 Z- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [4] $end
$var wire 1 [- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [3] $end
$var wire 1 \- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [2] $end
$var wire 1 ]- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [1] $end
$var wire 1 ^- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBADDR_bus\ [0] $end
$var wire 1 _- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ [0] $end
$var wire 1 `- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAIN_bus\ [0] $end
$var wire 1 a- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [5] $end
$var wire 1 b- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [4] $end
$var wire 1 c- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [3] $end
$var wire 1 d- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [2] $end
$var wire 1 e- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [1] $end
$var wire 1 f- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ [0] $end
$var wire 1 g- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [5] $end
$var wire 1 h- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [4] $end
$var wire 1 i- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [3] $end
$var wire 1 j- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [2] $end
$var wire 1 k- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [1] $end
$var wire 1 l- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBADDR_bus\ [0] $end
$var wire 1 m- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ [0] $end
$var wire 1 n- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ [0] $end
$var wire 1 o- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [5] $end
$var wire 1 p- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [4] $end
$var wire 1 q- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [3] $end
$var wire 1 r- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [2] $end
$var wire 1 s- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [1] $end
$var wire 1 t- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ [0] $end
$var wire 1 u- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [5] $end
$var wire 1 v- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [4] $end
$var wire 1 w- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [3] $end
$var wire 1 x- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [2] $end
$var wire 1 y- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [1] $end
$var wire 1 z- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ [0] $end
$var wire 1 {- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAIN_bus\ [0] $end
$var wire 1 }- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [5] $end
$var wire 1 ~- \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [4] $end
$var wire 1 !. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [3] $end
$var wire 1 ". \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [2] $end
$var wire 1 #. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [1] $end
$var wire 1 $. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ [0] $end
$var wire 1 %. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [5] $end
$var wire 1 &. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [4] $end
$var wire 1 '. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [3] $end
$var wire 1 (. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [2] $end
$var wire 1 ). \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [1] $end
$var wire 1 *. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBADDR_bus\ [0] $end
$var wire 1 +. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ [0] $end
$var wire 1 ,. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAIN_bus\ [0] $end
$var wire 1 -. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [5] $end
$var wire 1 .. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [4] $end
$var wire 1 /. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [3] $end
$var wire 1 0. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [2] $end
$var wire 1 1. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [1] $end
$var wire 1 2. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ [0] $end
$var wire 1 3. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [5] $end
$var wire 1 4. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [4] $end
$var wire 1 5. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [3] $end
$var wire 1 6. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [2] $end
$var wire 1 7. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [1] $end
$var wire 1 8. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBADDR_bus\ [0] $end
$var wire 1 9. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ [0] $end
$var wire 1 :. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAIN_bus\ [0] $end
$var wire 1 ;. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [5] $end
$var wire 1 <. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [4] $end
$var wire 1 =. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [3] $end
$var wire 1 >. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [2] $end
$var wire 1 ?. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [1] $end
$var wire 1 @. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ [0] $end
$var wire 1 A. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [5] $end
$var wire 1 B. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [4] $end
$var wire 1 C. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [3] $end
$var wire 1 D. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [2] $end
$var wire 1 E. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [1] $end
$var wire 1 F. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBADDR_bus\ [0] $end
$var wire 1 G. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ [0] $end
$var wire 1 H. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ [0] $end
$var wire 1 I. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [5] $end
$var wire 1 J. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [4] $end
$var wire 1 K. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [3] $end
$var wire 1 L. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [2] $end
$var wire 1 M. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [1] $end
$var wire 1 N. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ [0] $end
$var wire 1 O. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [5] $end
$var wire 1 P. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [4] $end
$var wire 1 Q. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [3] $end
$var wire 1 R. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [2] $end
$var wire 1 S. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [1] $end
$var wire 1 T. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ [0] $end
$var wire 1 U. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ [0] $end
$var wire 1 V. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAIN_bus\ [0] $end
$var wire 1 W. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [5] $end
$var wire 1 X. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [4] $end
$var wire 1 Y. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [3] $end
$var wire 1 Z. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [2] $end
$var wire 1 [. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [1] $end
$var wire 1 \. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ [0] $end
$var wire 1 ]. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [5] $end
$var wire 1 ^. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [4] $end
$var wire 1 _. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [3] $end
$var wire 1 `. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [2] $end
$var wire 1 a. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [1] $end
$var wire 1 b. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBADDR_bus\ [0] $end
$var wire 1 c. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ [0] $end
$var wire 1 d. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAIN_bus\ [0] $end
$var wire 1 e. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [5] $end
$var wire 1 f. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [4] $end
$var wire 1 g. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [3] $end
$var wire 1 h. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [2] $end
$var wire 1 i. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [1] $end
$var wire 1 j. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ [0] $end
$var wire 1 k. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [5] $end
$var wire 1 l. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [4] $end
$var wire 1 m. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [3] $end
$var wire 1 n. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [2] $end
$var wire 1 o. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [1] $end
$var wire 1 p. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBADDR_bus\ [0] $end
$var wire 1 q. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ [0] $end
$var wire 1 r. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAIN_bus\ [0] $end
$var wire 1 s. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [5] $end
$var wire 1 t. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [4] $end
$var wire 1 u. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [3] $end
$var wire 1 v. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [2] $end
$var wire 1 w. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [1] $end
$var wire 1 x. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ [0] $end
$var wire 1 y. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [5] $end
$var wire 1 z. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [4] $end
$var wire 1 {. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [3] $end
$var wire 1 |. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [2] $end
$var wire 1 }. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [1] $end
$var wire 1 ~. \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBADDR_bus\ [0] $end
$var wire 1 !/ \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ [0] $end
$var wire 1 "/ \entrada1_ULA[0]~output_o\ $end
$var wire 1 #/ \entrada1_ULA[1]~output_o\ $end
$var wire 1 $/ \entrada1_ULA[2]~output_o\ $end
$var wire 1 %/ \entrada1_ULA[3]~output_o\ $end
$var wire 1 &/ \entrada1_ULA[4]~output_o\ $end
$var wire 1 '/ \entrada1_ULA[5]~output_o\ $end
$var wire 1 (/ \entrada1_ULA[6]~output_o\ $end
$var wire 1 )/ \entrada1_ULA[7]~output_o\ $end
$var wire 1 */ \entrada1_ULA[8]~output_o\ $end
$var wire 1 +/ \entrada1_ULA[9]~output_o\ $end
$var wire 1 ,/ \entrada1_ULA[10]~output_o\ $end
$var wire 1 -/ \entrada1_ULA[11]~output_o\ $end
$var wire 1 ./ \entrada1_ULA[12]~output_o\ $end
$var wire 1 // \entrada1_ULA[13]~output_o\ $end
$var wire 1 0/ \entrada1_ULA[14]~output_o\ $end
$var wire 1 1/ \entrada1_ULA[15]~output_o\ $end
$var wire 1 2/ \entrada1_ULA[16]~output_o\ $end
$var wire 1 3/ \entrada1_ULA[17]~output_o\ $end
$var wire 1 4/ \entrada1_ULA[18]~output_o\ $end
$var wire 1 5/ \entrada1_ULA[19]~output_o\ $end
$var wire 1 6/ \entrada1_ULA[20]~output_o\ $end
$var wire 1 7/ \entrada1_ULA[21]~output_o\ $end
$var wire 1 8/ \entrada1_ULA[22]~output_o\ $end
$var wire 1 9/ \entrada1_ULA[23]~output_o\ $end
$var wire 1 :/ \entrada1_ULA[24]~output_o\ $end
$var wire 1 ;/ \entrada1_ULA[25]~output_o\ $end
$var wire 1 </ \entrada1_ULA[26]~output_o\ $end
$var wire 1 =/ \entrada1_ULA[27]~output_o\ $end
$var wire 1 >/ \entrada1_ULA[28]~output_o\ $end
$var wire 1 ?/ \entrada1_ULA[29]~output_o\ $end
$var wire 1 @/ \entrada1_ULA[30]~output_o\ $end
$var wire 1 A/ \entrada1_ULA[31]~output_o\ $end
$var wire 1 B/ \entrada2_ULA[0]~output_o\ $end
$var wire 1 C/ \entrada2_ULA[1]~output_o\ $end
$var wire 1 D/ \entrada2_ULA[2]~output_o\ $end
$var wire 1 E/ \entrada2_ULA[3]~output_o\ $end
$var wire 1 F/ \entrada2_ULA[4]~output_o\ $end
$var wire 1 G/ \entrada2_ULA[5]~output_o\ $end
$var wire 1 H/ \entrada2_ULA[6]~output_o\ $end
$var wire 1 I/ \entrada2_ULA[7]~output_o\ $end
$var wire 1 J/ \entrada2_ULA[8]~output_o\ $end
$var wire 1 K/ \entrada2_ULA[9]~output_o\ $end
$var wire 1 L/ \entrada2_ULA[10]~output_o\ $end
$var wire 1 M/ \entrada2_ULA[11]~output_o\ $end
$var wire 1 N/ \entrada2_ULA[12]~output_o\ $end
$var wire 1 O/ \entrada2_ULA[13]~output_o\ $end
$var wire 1 P/ \entrada2_ULA[14]~output_o\ $end
$var wire 1 Q/ \entrada2_ULA[15]~output_o\ $end
$var wire 1 R/ \entrada2_ULA[16]~output_o\ $end
$var wire 1 S/ \entrada2_ULA[17]~output_o\ $end
$var wire 1 T/ \entrada2_ULA[18]~output_o\ $end
$var wire 1 U/ \entrada2_ULA[19]~output_o\ $end
$var wire 1 V/ \entrada2_ULA[20]~output_o\ $end
$var wire 1 W/ \entrada2_ULA[21]~output_o\ $end
$var wire 1 X/ \entrada2_ULA[22]~output_o\ $end
$var wire 1 Y/ \entrada2_ULA[23]~output_o\ $end
$var wire 1 Z/ \entrada2_ULA[24]~output_o\ $end
$var wire 1 [/ \entrada2_ULA[25]~output_o\ $end
$var wire 1 \/ \entrada2_ULA[26]~output_o\ $end
$var wire 1 ]/ \entrada2_ULA[27]~output_o\ $end
$var wire 1 ^/ \entrada2_ULA[28]~output_o\ $end
$var wire 1 _/ \entrada2_ULA[29]~output_o\ $end
$var wire 1 `/ \entrada2_ULA[30]~output_o\ $end
$var wire 1 a/ \entrada2_ULA[31]~output_o\ $end
$var wire 1 b/ \saida[0]~output_o\ $end
$var wire 1 c/ \saida[1]~output_o\ $end
$var wire 1 d/ \saida[2]~output_o\ $end
$var wire 1 e/ \saida[3]~output_o\ $end
$var wire 1 f/ \saida[4]~output_o\ $end
$var wire 1 g/ \saida[5]~output_o\ $end
$var wire 1 h/ \saida[6]~output_o\ $end
$var wire 1 i/ \saida[7]~output_o\ $end
$var wire 1 j/ \saida[8]~output_o\ $end
$var wire 1 k/ \saida[9]~output_o\ $end
$var wire 1 l/ \saida[10]~output_o\ $end
$var wire 1 m/ \saida[11]~output_o\ $end
$var wire 1 n/ \saida[12]~output_o\ $end
$var wire 1 o/ \saida[13]~output_o\ $end
$var wire 1 p/ \saida[14]~output_o\ $end
$var wire 1 q/ \saida[15]~output_o\ $end
$var wire 1 r/ \saida[16]~output_o\ $end
$var wire 1 s/ \saida[17]~output_o\ $end
$var wire 1 t/ \saida[18]~output_o\ $end
$var wire 1 u/ \saida[19]~output_o\ $end
$var wire 1 v/ \saida[20]~output_o\ $end
$var wire 1 w/ \saida[21]~output_o\ $end
$var wire 1 x/ \saida[22]~output_o\ $end
$var wire 1 y/ \saida[23]~output_o\ $end
$var wire 1 z/ \saida[24]~output_o\ $end
$var wire 1 {/ \saida[25]~output_o\ $end
$var wire 1 |/ \saida[26]~output_o\ $end
$var wire 1 }/ \saida[27]~output_o\ $end
$var wire 1 ~/ \saida[28]~output_o\ $end
$var wire 1 !0 \saida[29]~output_o\ $end
$var wire 1 "0 \saida[30]~output_o\ $end
$var wire 1 #0 \saida[31]~output_o\ $end
$var wire 1 $0 \imm[0]~output_o\ $end
$var wire 1 %0 \imm[1]~output_o\ $end
$var wire 1 &0 \imm[2]~output_o\ $end
$var wire 1 '0 \ula_control[0]~output_o\ $end
$var wire 1 (0 \ula_control[1]~output_o\ $end
$var wire 1 )0 \ula_control[2]~output_o\ $end
$var wire 1 *0 \ula_control[3]~output_o\ $end
$var wire 1 +0 \LEDR[0]~output_o\ $end
$var wire 1 ,0 \LEDR[1]~output_o\ $end
$var wire 1 -0 \LEDR[2]~output_o\ $end
$var wire 1 .0 \LEDR[3]~output_o\ $end
$var wire 1 /0 \LEDR[4]~output_o\ $end
$var wire 1 00 \LEDR[5]~output_o\ $end
$var wire 1 10 \LEDR[6]~output_o\ $end
$var wire 1 20 \LEDR[7]~output_o\ $end
$var wire 1 30 \LEDR[8]~output_o\ $end
$var wire 1 40 \LEDR[9]~output_o\ $end
$var wire 1 50 \LEDR[10]~output_o\ $end
$var wire 1 60 \LEDR[11]~output_o\ $end
$var wire 1 70 \LEDR[12]~output_o\ $end
$var wire 1 80 \LEDR[13]~output_o\ $end
$var wire 1 90 \LEDR[14]~output_o\ $end
$var wire 1 :0 \LEDR[15]~output_o\ $end
$var wire 1 ;0 \LEDR[16]~output_o\ $end
$var wire 1 <0 \LEDR[17]~output_o\ $end
$var wire 1 =0 \HEX0[0]~output_o\ $end
$var wire 1 >0 \HEX0[1]~output_o\ $end
$var wire 1 ?0 \HEX0[2]~output_o\ $end
$var wire 1 @0 \HEX0[3]~output_o\ $end
$var wire 1 A0 \HEX0[4]~output_o\ $end
$var wire 1 B0 \HEX0[5]~output_o\ $end
$var wire 1 C0 \HEX0[6]~output_o\ $end
$var wire 1 D0 \HEX1[0]~output_o\ $end
$var wire 1 E0 \HEX1[1]~output_o\ $end
$var wire 1 F0 \HEX1[2]~output_o\ $end
$var wire 1 G0 \HEX1[3]~output_o\ $end
$var wire 1 H0 \HEX1[4]~output_o\ $end
$var wire 1 I0 \HEX1[5]~output_o\ $end
$var wire 1 J0 \HEX1[6]~output_o\ $end
$var wire 1 K0 \HEX2[0]~output_o\ $end
$var wire 1 L0 \HEX2[1]~output_o\ $end
$var wire 1 M0 \HEX2[2]~output_o\ $end
$var wire 1 N0 \HEX2[3]~output_o\ $end
$var wire 1 O0 \HEX2[4]~output_o\ $end
$var wire 1 P0 \HEX2[5]~output_o\ $end
$var wire 1 Q0 \HEX2[6]~output_o\ $end
$var wire 1 R0 \HEX4[0]~output_o\ $end
$var wire 1 S0 \HEX4[1]~output_o\ $end
$var wire 1 T0 \HEX4[2]~output_o\ $end
$var wire 1 U0 \HEX4[3]~output_o\ $end
$var wire 1 V0 \HEX4[4]~output_o\ $end
$var wire 1 W0 \HEX4[5]~output_o\ $end
$var wire 1 X0 \HEX4[6]~output_o\ $end
$var wire 1 Y0 \HEX6[0]~output_o\ $end
$var wire 1 Z0 \HEX6[1]~output_o\ $end
$var wire 1 [0 \HEX6[2]~output_o\ $end
$var wire 1 \0 \HEX6[3]~output_o\ $end
$var wire 1 ]0 \HEX6[4]~output_o\ $end
$var wire 1 ^0 \HEX6[5]~output_o\ $end
$var wire 1 _0 \HEX6[6]~output_o\ $end
$var wire 1 `0 \CLOCK_50~input_o\ $end
$var wire 1 a0 \somador1|Y[2]~0_combout\ $end
$var wire 1 b0 \memoriaInst|rom~0_combout\ $end
$var wire 1 c0 \somador1|Y[6]~9\ $end
$var wire 1 d0 \somador1|Y[7]~10_combout\ $end
$var wire 1 e0 \memoriaInst|rom~7_combout\ $end
$var wire 1 f0 \memoriaInst|rom~8_combout\ $end
$var wire 1 g0 \memoriaInst|rom~9_combout\ $end
$var wire 1 h0 \memoriaInst|rom~5_combout\ $end
$var wire 1 i0 \memoriaInst|rom~6_combout\ $end
$var wire 1 j0 \memoriaInst|rom~3_combout\ $end
$var wire 1 k0 \memoriaInst|rom~4_combout\ $end
$var wire 1 l0 \EX_MEM|q[72]~9\ $end
$var wire 1 m0 \EX_MEM|q[73]~11\ $end
$var wire 1 n0 \EX_MEM|q[74]~13\ $end
$var wire 1 o0 \EX_MEM|q[75]~15\ $end
$var wire 1 p0 \EX_MEM|q[76]~17\ $end
$var wire 1 q0 \EX_MEM|q[77]~18_combout\ $end
$var wire 1 r0 \memoriaInst|rom~12_combout\ $end
$var wire 1 s0 \memoriaInst|rom~13_combout\ $end
$var wire 1 t0 \memoriaInst|rom~10_combout\ $end
$var wire 1 u0 \memoriaInst|rom~11_combout\ $end
$var wire 1 v0 \memoriaInst|rom~17_combout\ $end
$var wire 1 w0 \memoriaInst|rom~18_combout\ $end
$var wire 1 x0 \fd_ctrl|Equal0~0_combout\ $end
$var wire 1 y0 \fd_ctrl|Equal0~1_combout\ $end
$var wire 1 z0 \fd_ctrl|Equal1~0_combout\ $end
$var wire 1 {0 \fd_ctrl|Equal7~0_combout\ $end
$var wire 1 |0 \fd_ctrl|saida_fluxo[8]~16_combout\ $end
$var wire 1 }0 \fd_ctrl|op_code_aux~0_combout\ $end
$var wire 1 ~0 \memoriaInst|rom~21_combout\ $end
$var wire 1 !1 \memoriaInst|rom~22_combout\ $end
$var wire 1 "1 \memoriaInst|rom~23_combout\ $end
$var wire 1 #1 \mux_RtRd|Y[0]~0_combout\ $end
$var wire 1 $1 \memoriaInst|rom~26_combout\ $end
$var wire 1 %1 \memoriaInst|rom~27_combout\ $end
$var wire 1 &1 \memoriaInst|rom~28_combout\ $end
$var wire 1 '1 \mux_RtRd|Y[1]~1_combout\ $end
$var wire 1 (1 \memoriaInst|rom~19_combout\ $end
$var wire 1 )1 \memoriaInst|rom~20_combout\ $end
$var wire 1 *1 \memoriaInst|rom~14_combout\ $end
$var wire 1 +1 \memoriaInst|rom~24_combout\ $end
$var wire 1 ,1 \mux_RtRd|Y[2]~2_combout\ $end
$var wire 1 -1 \mux_RtRd|Y[3]~3_combout\ $end
$var wire 1 .1 \regs|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 /1 \regs|registrador~41_combout\ $end
$var wire 1 01 \regs|registrador~42_combout\ $end
$var wire 1 11 \regs|registrador~43_combout\ $end
$var wire 1 21 \regs|Equal1~0_combout\ $end
$var wire 1 31 \regs|saidaB[31]~31_combout\ $end
$var wire 1 41 \regs|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 51 \regs|saidaB[2]~2_combout\ $end
$var wire 1 61 \regs|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 71 \regs|saidaB[3]~3_combout\ $end
$var wire 1 81 \regs|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 91 \regs|saidaB[4]~4_combout\ $end
$var wire 1 :1 \regs|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 ;1 \regs|saidaB[5]~5_combout\ $end
$var wire 1 <1 \regs|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 =1 \regs|saidaB[6]~6_combout\ $end
$var wire 1 >1 \regs|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 ?1 \regs|saidaB[7]~7_combout\ $end
$var wire 1 @1 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 A1 \memoriaDados|ram~39_combout\ $end
$var wire 1 B1 \memoriaDados|ram~40_combout\ $end
$var wire 1 C1 \memoriaDados|ram~41_combout\ $end
$var wire 1 D1 \memoriaDados|ram~42_combout\ $end
$var wire 1 E1 \memoriaDados|ram~50_combout\ $end
$var wire 1 F1 \fd_ctrl|Equal1~1_combout\ $end
$var wire 1 G1 \mux_ULA|Y[7]~7_combout\ $end
$var wire 1 H1 \memoriaInst|rom~25_combout\ $end
$var wire 1 I1 \regs|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout\ $end
$var wire 1 J1 \regs|registrador~38_combout\ $end
$var wire 1 K1 \regs|registrador~39_combout\ $end
$var wire 1 L1 \regs|registrador~40_combout\ $end
$var wire 1 M1 \regs|Equal0~0_combout\ $end
$var wire 1 N1 \regs|saidaA[7]~7_combout\ $end
$var wire 1 O1 \fd_ctrl|saida_fluxo[1]~15_combout\ $end
$var wire 1 P1 \ula_ctrl|ula_ctrl~4_combout\ $end
$var wire 1 Q1 \fd_ctrl|Equal5~0_combout\ $end
$var wire 1 R1 \fd_ctrl|saida_fluxo[2]~14_combout\ $end
$var wire 1 S1 \ula_ctrl|ula_ctrl~5_combout\ $end
$var wire 1 T1 \ula_ctrl|Equal7~0_combout\ $end
$var wire 1 U1 \fd_ctrl|Equal9~0_combout\ $end
$var wire 1 V1 \fd_ctrl|Equal7~1_combout\ $end
$var wire 1 W1 \fd_ctrl|saida_fluxo[10]~12_combout\ $end
$var wire 1 X1 \fd_ctrl|saida_fluxo[11]~13_combout\ $end
$var wire 1 Y1 \ula_ctrl|ula_ctrl~6_combout\ $end
$var wire 1 Z1 \ula_ctrl|ula_ctrl~7_combout\ $end
$var wire 1 [1 \ula_ctrl|ula_ctrl~8_combout\ $end
$var wire 1 \1 \ula_ctrl|ula_ctrl~9_combout\ $end
$var wire 1 ]1 \ula_ctrl|ula_ctrl[0]~10_combout\ $end
$var wire 1 ^1 \ula_ctrl|Equal12~0_combout\ $end
$var wire 1 _1 \ula_ctrl|ula_ctrl~1_combout\ $end
$var wire 1 `1 \ula_ctrl|ula_ctrl~2_combout\ $end
$var wire 1 a1 \ula_ctrl|ula_ctrl[0]~0_combout\ $end
$var wire 1 b1 \ula_ctrl|Equal12~1_combout\ $end
$var wire 1 c1 \ula_ctrl|ula_ctrl~3_combout\ $end
$var wire 1 d1 \ula_ctrl|ula_ctrl[0]~14_combout\ $end
$var wire 1 e1 \ula_ctrl|ula_ctrl[1]~11_combout\ $end
$var wire 1 f1 \mux_Rt_im|Y[7]~7_combout\ $end
$var wire 1 g1 \ula_ctrl|ula_ctrl[2]~12_combout\ $end
$var wire 1 h1 \ula_ctrl|ula_ctrl[2]~13_combout\ $end
$var wire 1 i1 \ula_ctrl|ula_ctrl[2]~15_combout\ $end
$var wire 1 j1 \mux_Rt_im|Y[6]~6_combout\ $end
$var wire 1 k1 \mux_Rt_im|Y[5]~5_combout\ $end
$var wire 1 l1 \mux_Rt_im|Y[4]~4_combout\ $end
$var wire 1 m1 \mux_Rt_im|Y[3]~3_combout\ $end
$var wire 1 n1 \mux_Rt_im|Y[2]~2_combout\ $end
$var wire 1 o1 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 p1 \memoriaDados|ram~43_combout\ $end
$var wire 1 q1 \regs|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 r1 \regs|saidaA[1]~1_combout\ $end
$var wire 1 s1 \regs|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 t1 \regs|saidaB[0]~0_combout\ $end
$var wire 1 u1 \mux_Rt_im|Y[0]~0_combout\ $end
$var wire 1 v1 \ula|full_adder|c_out[0]~0_combout\ $end
$var wire 1 w1 \ula|mux4|Mux30~0_combout\ $end
$var wire 1 x1 \ula|mux4|Mux30~1_combout\ $end
$var wire 1 y1 \mux_ULA|Y[1]~0_combout\ $end
$var wire 1 z1 \regs|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout\ $end
$var wire 1 {1 \regs|saidaB[1]~1_combout\ $end
$var wire 1 |1 \mux_Rt_im|Y[1]~1_combout\ $end
$var wire 1 }1 \ula|full_adder|c_out[1]~1_combout\ $end
$var wire 1 ~1 \ula|full_adder|c_out[2]~2_combout\ $end
$var wire 1 !2 \ula|full_adder|c_out[3]~3_combout\ $end
$var wire 1 "2 \ula|full_adder|c_out[4]~4_combout\ $end
$var wire 1 #2 \ula|full_adder|c_out[5]~5_combout\ $end
$var wire 1 $2 \ula|full_adder|c_out[6]~6_combout\ $end
$var wire 1 %2 \ula|mux4|Mux24~0_combout\ $end
$var wire 1 &2 \ula|mux4|Mux24~1_combout\ $end
$var wire 1 '2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 (2 \memoriaDados|ram~49_combout\ $end
$var wire 1 )2 \mux_ULA|Y[6]~6_combout\ $end
$var wire 1 *2 \regs|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout\ $end
$var wire 1 +2 \regs|saidaA[6]~6_combout\ $end
$var wire 1 ,2 \ula|mux4|Mux25~0_combout\ $end
$var wire 1 -2 \ula|mux4|Mux25~1_combout\ $end
$var wire 1 .2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 /2 \memoriaDados|ram~48_combout\ $end
$var wire 1 02 \mux_ULA|Y[5]~5_combout\ $end
$var wire 1 12 \regs|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout\ $end
$var wire 1 22 \regs|saidaA[5]~5_combout\ $end
$var wire 1 32 \ula|mux4|Mux26~0_combout\ $end
$var wire 1 42 \ula|mux4|Mux26~1_combout\ $end
$var wire 1 52 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 62 \memoriaDados|ram~47_combout\ $end
$var wire 1 72 \mux_ULA|Y[4]~4_combout\ $end
$var wire 1 82 \regs|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout\ $end
$var wire 1 92 \regs|saidaA[4]~4_combout\ $end
$var wire 1 :2 \ula|mux4|Mux27~0_combout\ $end
$var wire 1 ;2 \ula|mux4|Mux27~1_combout\ $end
$var wire 1 <2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 =2 \memoriaDados|ram~44_combout\ $end
$var wire 1 >2 \mux_ULA|Y[3]~1_combout\ $end
$var wire 1 ?2 \regs|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout\ $end
$var wire 1 @2 \regs|saidaA[3]~3_combout\ $end
$var wire 1 A2 \ula|mux4|Mux28~0_combout\ $end
$var wire 1 B2 \ula|mux4|Mux28~1_combout\ $end
$var wire 1 C2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 D2 \memoriaDados|ram~46_combout\ $end
$var wire 1 E2 \mux_ULA|Y[2]~3_combout\ $end
$var wire 1 F2 \regs|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout\ $end
$var wire 1 G2 \regs|saidaA[2]~2_combout\ $end
$var wire 1 H2 \ula|mux4|Mux29~0_combout\ $end
$var wire 1 I2 \ula|mux4|Mux29~1_combout\ $end
$var wire 1 J2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 K2 \memoriaDados|ram~74_combout\ $end
$var wire 1 L2 \mux_ULA|Y[31]~31_combout\ $end
$var wire 1 M2 \regs|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout\ $end
$var wire 1 N2 \regs|saidaA[31]~31_combout\ $end
$var wire 1 O2 \mux_Rt_im|Y[31]~31_combout\ $end
$var wire 1 P2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 Q2 \memoriaDados|ram~73_combout\ $end
$var wire 1 R2 \regs|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 S2 \regs|saidaA[30]~30_combout\ $end
$var wire 1 T2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 U2 \memoriaDados|ram~72_combout\ $end
$var wire 1 V2 \regs|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 W2 \regs|saidaA[29]~29_combout\ $end
$var wire 1 X2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 Y2 \memoriaDados|ram~71_combout\ $end
$var wire 1 Z2 \regs|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 [2 \regs|saidaA[28]~28_combout\ $end
$var wire 1 \2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 ]2 \memoriaDados|ram~70_combout\ $end
$var wire 1 ^2 \regs|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 _2 \regs|saidaA[27]~27_combout\ $end
$var wire 1 `2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 a2 \memoriaDados|ram~69_combout\ $end
$var wire 1 b2 \regs|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 c2 \regs|saidaA[26]~26_combout\ $end
$var wire 1 d2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 e2 \memoriaDados|ram~68_combout\ $end
$var wire 1 f2 \regs|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 g2 \regs|saidaA[25]~25_combout\ $end
$var wire 1 h2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 i2 \memoriaDados|ram~67_combout\ $end
$var wire 1 j2 \regs|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 k2 \regs|saidaA[24]~24_combout\ $end
$var wire 1 l2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 m2 \memoriaDados|ram~66_combout\ $end
$var wire 1 n2 \regs|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 o2 \regs|saidaA[23]~23_combout\ $end
$var wire 1 p2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 q2 \memoriaDados|ram~65_combout\ $end
$var wire 1 r2 \regs|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 s2 \regs|saidaA[22]~22_combout\ $end
$var wire 1 t2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 u2 \memoriaDados|ram~64_combout\ $end
$var wire 1 v2 \regs|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 w2 \regs|saidaA[21]~21_combout\ $end
$var wire 1 x2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 y2 \memoriaDados|ram~63_combout\ $end
$var wire 1 z2 \regs|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 {2 \regs|saidaA[20]~20_combout\ $end
$var wire 1 |2 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 }2 \memoriaDados|ram~62_combout\ $end
$var wire 1 ~2 \regs|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 !3 \regs|saidaA[19]~19_combout\ $end
$var wire 1 "3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 #3 \memoriaDados|ram~61_combout\ $end
$var wire 1 $3 \regs|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 %3 \regs|saidaA[18]~18_combout\ $end
$var wire 1 &3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 '3 \memoriaDados|ram~60_combout\ $end
$var wire 1 (3 \regs|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 )3 \regs|saidaA[17]~17_combout\ $end
$var wire 1 *3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 +3 \memoriaDados|ram~59_combout\ $end
$var wire 1 ,3 \regs|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 -3 \regs|saidaA[16]~16_combout\ $end
$var wire 1 .3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 /3 \memoriaDados|ram~58_combout\ $end
$var wire 1 03 \regs|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 13 \regs|saidaA[15]~15_combout\ $end
$var wire 1 23 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 33 \memoriaDados|ram~57_combout\ $end
$var wire 1 43 \regs|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 53 \regs|saidaA[14]~14_combout\ $end
$var wire 1 63 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 73 \memoriaDados|ram~56_combout\ $end
$var wire 1 83 \regs|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 93 \regs|saidaA[13]~13_combout\ $end
$var wire 1 :3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 ;3 \memoriaDados|ram~55_combout\ $end
$var wire 1 <3 \regs|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 =3 \regs|saidaA[12]~12_combout\ $end
$var wire 1 >3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 ?3 \memoriaDados|ram~54_combout\ $end
$var wire 1 @3 \regs|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 A3 \regs|saidaA[11]~11_combout\ $end
$var wire 1 B3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 C3 \memoriaDados|ram~53_combout\ $end
$var wire 1 D3 \regs|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 E3 \regs|saidaA[10]~10_combout\ $end
$var wire 1 F3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 G3 \memoriaDados|ram~52_combout\ $end
$var wire 1 H3 \regs|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 I3 \regs|saidaA[9]~9_combout\ $end
$var wire 1 J3 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 K3 \memoriaDados|ram~51_combout\ $end
$var wire 1 L3 \regs|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 M3 \regs|saidaA[8]~8_combout\ $end
$var wire 1 N3 \ula|full_adder|c_out[7]~7_combout\ $end
$var wire 1 O3 \ula|mux4|Mux23~0_combout\ $end
$var wire 1 P3 \ula|mux4|Mux23~1_combout\ $end
$var wire 1 Q3 \mux_ULA|Y[8]~8_combout\ $end
$var wire 1 R3 \regs|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout\ $end
$var wire 1 S3 \regs|saidaB[8]~8_combout\ $end
$var wire 1 T3 \mux_Rt_im|Y[8]~8_combout\ $end
$var wire 1 U3 \ula|full_adder|c_out[8]~8_combout\ $end
$var wire 1 V3 \ula|mux4|Mux22~0_combout\ $end
$var wire 1 W3 \ula|mux4|Mux22~1_combout\ $end
$var wire 1 X3 \mux_ULA|Y[9]~9_combout\ $end
$var wire 1 Y3 \regs|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout\ $end
$var wire 1 Z3 \regs|saidaB[9]~9_combout\ $end
$var wire 1 [3 \mux_Rt_im|Y[9]~9_combout\ $end
$var wire 1 \3 \ula|full_adder|c_out[9]~9_combout\ $end
$var wire 1 ]3 \ula|mux4|Mux21~0_combout\ $end
$var wire 1 ^3 \ula|mux4|Mux21~1_combout\ $end
$var wire 1 _3 \mux_ULA|Y[10]~10_combout\ $end
$var wire 1 `3 \regs|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout\ $end
$var wire 1 a3 \regs|saidaB[10]~10_combout\ $end
$var wire 1 b3 \mux_Rt_im|Y[10]~10_combout\ $end
$var wire 1 c3 \ula|full_adder|c_out[10]~10_combout\ $end
$var wire 1 d3 \ula|mux4|Mux20~0_combout\ $end
$var wire 1 e3 \ula|mux4|Mux20~1_combout\ $end
$var wire 1 f3 \mux_ULA|Y[11]~11_combout\ $end
$var wire 1 g3 \regs|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout\ $end
$var wire 1 h3 \regs|saidaB[11]~11_combout\ $end
$var wire 1 i3 \mux_Rt_im|Y[11]~11_combout\ $end
$var wire 1 j3 \ula|full_adder|c_out[11]~11_combout\ $end
$var wire 1 k3 \ula|mux4|Mux19~0_combout\ $end
$var wire 1 l3 \ula|mux4|Mux19~1_combout\ $end
$var wire 1 m3 \mux_ULA|Y[12]~12_combout\ $end
$var wire 1 n3 \regs|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout\ $end
$var wire 1 o3 \regs|saidaB[12]~12_combout\ $end
$var wire 1 p3 \mux_Rt_im|Y[12]~12_combout\ $end
$var wire 1 q3 \ula|full_adder|c_out[12]~12_combout\ $end
$var wire 1 r3 \ula|mux4|Mux18~0_combout\ $end
$var wire 1 s3 \ula|mux4|Mux18~1_combout\ $end
$var wire 1 t3 \mux_ULA|Y[13]~13_combout\ $end
$var wire 1 u3 \regs|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout\ $end
$var wire 1 v3 \regs|saidaB[13]~13_combout\ $end
$var wire 1 w3 \mux_Rt_im|Y[13]~13_combout\ $end
$var wire 1 x3 \ula|full_adder|c_out[13]~13_combout\ $end
$var wire 1 y3 \ula|mux4|Mux17~0_combout\ $end
$var wire 1 z3 \ula|mux4|Mux17~1_combout\ $end
$var wire 1 {3 \mux_ULA|Y[14]~14_combout\ $end
$var wire 1 |3 \regs|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout\ $end
$var wire 1 }3 \regs|saidaB[14]~14_combout\ $end
$var wire 1 ~3 \mux_Rt_im|Y[14]~14_combout\ $end
$var wire 1 !4 \ula|full_adder|c_out[14]~14_combout\ $end
$var wire 1 "4 \ula|mux4|Mux16~0_combout\ $end
$var wire 1 #4 \ula|mux4|Mux16~1_combout\ $end
$var wire 1 $4 \mux_ULA|Y[15]~15_combout\ $end
$var wire 1 %4 \regs|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout\ $end
$var wire 1 &4 \regs|saidaB[15]~15_combout\ $end
$var wire 1 '4 \mux_Rt_im|Y[15]~15_combout\ $end
$var wire 1 (4 \ula|full_adder|c_out[15]~15_combout\ $end
$var wire 1 )4 \ula|mux4|Mux15~0_combout\ $end
$var wire 1 *4 \ula|mux4|Mux15~1_combout\ $end
$var wire 1 +4 \mux_ULA|Y[16]~16_combout\ $end
$var wire 1 ,4 \regs|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout\ $end
$var wire 1 -4 \regs|saidaB[16]~16_combout\ $end
$var wire 1 .4 \mux_Rt_im|Y[16]~16_combout\ $end
$var wire 1 /4 \ula|full_adder|c_out[16]~16_combout\ $end
$var wire 1 04 \ula|mux4|Mux14~0_combout\ $end
$var wire 1 14 \ula|mux4|Mux14~1_combout\ $end
$var wire 1 24 \mux_ULA|Y[17]~17_combout\ $end
$var wire 1 34 \regs|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout\ $end
$var wire 1 44 \regs|saidaB[17]~17_combout\ $end
$var wire 1 54 \mux_Rt_im|Y[17]~17_combout\ $end
$var wire 1 64 \ula|full_adder|c_out[17]~17_combout\ $end
$var wire 1 74 \ula|mux4|Mux13~0_combout\ $end
$var wire 1 84 \ula|mux4|Mux13~1_combout\ $end
$var wire 1 94 \mux_ULA|Y[18]~18_combout\ $end
$var wire 1 :4 \regs|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 ;4 \regs|saidaB[18]~18_combout\ $end
$var wire 1 <4 \mux_Rt_im|Y[18]~18_combout\ $end
$var wire 1 =4 \ula|full_adder|c_out[18]~18_combout\ $end
$var wire 1 >4 \ula|mux4|Mux12~0_combout\ $end
$var wire 1 ?4 \ula|mux4|Mux12~1_combout\ $end
$var wire 1 @4 \mux_ULA|Y[19]~19_combout\ $end
$var wire 1 A4 \regs|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout\ $end
$var wire 1 B4 \regs|saidaB[19]~19_combout\ $end
$var wire 1 C4 \mux_Rt_im|Y[19]~19_combout\ $end
$var wire 1 D4 \ula|full_adder|c_out[19]~19_combout\ $end
$var wire 1 E4 \ula|mux4|Mux11~0_combout\ $end
$var wire 1 F4 \ula|mux4|Mux11~1_combout\ $end
$var wire 1 G4 \mux_ULA|Y[20]~20_combout\ $end
$var wire 1 H4 \regs|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout\ $end
$var wire 1 I4 \regs|saidaB[20]~20_combout\ $end
$var wire 1 J4 \mux_Rt_im|Y[20]~20_combout\ $end
$var wire 1 K4 \ula|full_adder|c_out[20]~20_combout\ $end
$var wire 1 L4 \ula|mux4|Mux10~0_combout\ $end
$var wire 1 M4 \ula|mux4|Mux10~1_combout\ $end
$var wire 1 N4 \mux_ULA|Y[21]~21_combout\ $end
$var wire 1 O4 \regs|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout\ $end
$var wire 1 P4 \regs|saidaB[21]~21_combout\ $end
$var wire 1 Q4 \mux_Rt_im|Y[21]~21_combout\ $end
$var wire 1 R4 \ula|full_adder|c_out[21]~21_combout\ $end
$var wire 1 S4 \ula|mux4|Mux9~0_combout\ $end
$var wire 1 T4 \ula|mux4|Mux9~1_combout\ $end
$var wire 1 U4 \mux_ULA|Y[22]~22_combout\ $end
$var wire 1 V4 \regs|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout\ $end
$var wire 1 W4 \regs|saidaB[22]~22_combout\ $end
$var wire 1 X4 \mux_Rt_im|Y[22]~22_combout\ $end
$var wire 1 Y4 \ula|full_adder|c_out[22]~22_combout\ $end
$var wire 1 Z4 \ula|mux4|Mux8~0_combout\ $end
$var wire 1 [4 \ula|mux4|Mux8~1_combout\ $end
$var wire 1 \4 \mux_ULA|Y[23]~23_combout\ $end
$var wire 1 ]4 \regs|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout\ $end
$var wire 1 ^4 \regs|saidaB[23]~23_combout\ $end
$var wire 1 _4 \mux_Rt_im|Y[23]~23_combout\ $end
$var wire 1 `4 \ula|full_adder|c_out[23]~23_combout\ $end
$var wire 1 a4 \ula|mux4|Mux7~0_combout\ $end
$var wire 1 b4 \ula|mux4|Mux7~1_combout\ $end
$var wire 1 c4 \mux_ULA|Y[24]~24_combout\ $end
$var wire 1 d4 \regs|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout\ $end
$var wire 1 e4 \regs|saidaB[24]~24_combout\ $end
$var wire 1 f4 \mux_Rt_im|Y[24]~24_combout\ $end
$var wire 1 g4 \ula|full_adder|c_out[24]~24_combout\ $end
$var wire 1 h4 \ula|mux4|Mux6~0_combout\ $end
$var wire 1 i4 \ula|mux4|Mux6~1_combout\ $end
$var wire 1 j4 \mux_ULA|Y[25]~25_combout\ $end
$var wire 1 k4 \regs|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout\ $end
$var wire 1 l4 \regs|saidaB[25]~25_combout\ $end
$var wire 1 m4 \mux_Rt_im|Y[25]~25_combout\ $end
$var wire 1 n4 \ula|full_adder|c_out[25]~25_combout\ $end
$var wire 1 o4 \ula|mux4|Mux5~0_combout\ $end
$var wire 1 p4 \ula|mux4|Mux5~1_combout\ $end
$var wire 1 q4 \mux_ULA|Y[26]~26_combout\ $end
$var wire 1 r4 \regs|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout\ $end
$var wire 1 s4 \regs|saidaB[26]~26_combout\ $end
$var wire 1 t4 \mux_Rt_im|Y[26]~26_combout\ $end
$var wire 1 u4 \ula|full_adder|c_out[26]~26_combout\ $end
$var wire 1 v4 \ula|mux4|Mux4~0_combout\ $end
$var wire 1 w4 \ula|mux4|Mux4~1_combout\ $end
$var wire 1 x4 \mux_ULA|Y[27]~27_combout\ $end
$var wire 1 y4 \regs|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout\ $end
$var wire 1 z4 \regs|saidaB[27]~27_combout\ $end
$var wire 1 {4 \mux_Rt_im|Y[27]~27_combout\ $end
$var wire 1 |4 \ula|full_adder|c_out[27]~27_combout\ $end
$var wire 1 }4 \ula|mux4|Mux3~0_combout\ $end
$var wire 1 ~4 \ula|mux4|Mux3~1_combout\ $end
$var wire 1 !5 \mux_ULA|Y[28]~28_combout\ $end
$var wire 1 "5 \regs|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout\ $end
$var wire 1 #5 \regs|saidaB[28]~28_combout\ $end
$var wire 1 $5 \mux_Rt_im|Y[28]~28_combout\ $end
$var wire 1 %5 \ula|full_adder|c_out[28]~28_combout\ $end
$var wire 1 &5 \ula|mux4|Mux2~0_combout\ $end
$var wire 1 '5 \ula|mux4|Mux2~1_combout\ $end
$var wire 1 (5 \mux_ULA|Y[29]~29_combout\ $end
$var wire 1 )5 \regs|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout\ $end
$var wire 1 *5 \regs|saidaB[29]~29_combout\ $end
$var wire 1 +5 \mux_Rt_im|Y[29]~29_combout\ $end
$var wire 1 ,5 \ula|full_adder|c_out[29]~29_combout\ $end
$var wire 1 -5 \ula|mux4|Mux1~0_combout\ $end
$var wire 1 .5 \ula|mux4|Mux1~1_combout\ $end
$var wire 1 /5 \mux_ULA|Y[30]~30_combout\ $end
$var wire 1 05 \regs|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout\ $end
$var wire 1 15 \regs|saidaB[30]~30_combout\ $end
$var wire 1 25 \mux_Rt_im|Y[30]~30_combout\ $end
$var wire 1 35 \ula|full_adder|c_out[30]~30_combout\ $end
$var wire 1 45 \ula|mux4|Mux0~0_combout\ $end
$var wire 1 55 \ula|mux4|Mux0~1_combout\ $end
$var wire 1 65 \ula|mux2B|Y[0]~0_combout\ $end
$var wire 1 75 \ula|mux4|Mux31~0_combout\ $end
$var wire 1 85 \ula|result_slt[0]~0_combout\ $end
$var wire 1 95 \ula|full_adder|result[0]~0_combout\ $end
$var wire 1 :5 \ula|zero~0_combout\ $end
$var wire 1 ;5 \ula|zero~1_combout\ $end
$var wire 1 <5 \ula|zero~2_combout\ $end
$var wire 1 =5 \ula|zero~3_combout\ $end
$var wire 1 >5 \ula|zero~4_combout\ $end
$var wire 1 ?5 \ula|zero~5_combout\ $end
$var wire 1 @5 \ula|zero~6_combout\ $end
$var wire 1 A5 \ula|zero~7_combout\ $end
$var wire 1 B5 \ula|zero~8_combout\ $end
$var wire 1 C5 \ula|zero~9_combout\ $end
$var wire 1 D5 \ula|zero~10_combout\ $end
$var wire 1 E5 \ula|zero~11_combout\ $end
$var wire 1 F5 \ula|zero~12_combout\ $end
$var wire 1 G5 \and_beq~combout\ $end
$var wire 1 H5 \PC|q[7]~3_combout\ $end
$var wire 1 I5 \somador1|Y[7]~11\ $end
$var wire 1 J5 \somador1|Y[8]~12_combout\ $end
$var wire 1 K5 \EX_MEM|q[77]~19\ $end
$var wire 1 L5 \EX_MEM|q[78]~20_combout\ $end
$var wire 1 M5 \mux_PC|Y[8]~2_combout\ $end
$var wire 1 N5 \somador1|Y[8]~13\ $end
$var wire 1 O5 \somador1|Y[9]~14_combout\ $end
$var wire 1 P5 \EX_MEM|q[78]~21\ $end
$var wire 1 Q5 \EX_MEM|q[79]~22_combout\ $end
$var wire 1 R5 \mux_PC|Y[9]~3_combout\ $end
$var wire 1 S5 \memoriaInst|rom~1_combout\ $end
$var wire 1 T5 \memoriaInst|rom~2_combout\ $end
$var wire 1 U5 \EX_MEM|q[72]~8_combout\ $end
$var wire 1 V5 \PC|q[2]~0_combout\ $end
$var wire 1 W5 \somador1|Y[2]~1\ $end
$var wire 1 X5 \somador1|Y[3]~2_combout\ $end
$var wire 1 Y5 \EX_MEM|q[73]~10_combout\ $end
$var wire 1 Z5 \PC|q[3]~1_combout\ $end
$var wire 1 [5 \somador1|Y[3]~3\ $end
$var wire 1 \5 \somador1|Y[4]~4_combout\ $end
$var wire 1 ]5 \EX_MEM|q[74]~12_combout\ $end
$var wire 1 ^5 \PC|q[4]~2_combout\ $end
$var wire 1 _5 \somador1|Y[4]~5\ $end
$var wire 1 `5 \somador1|Y[5]~6_combout\ $end
$var wire 1 a5 \EX_MEM|q[75]~14_combout\ $end
$var wire 1 b5 \mux_PC|Y[5]~0_combout\ $end
$var wire 1 c5 \somador1|Y[5]~7\ $end
$var wire 1 d5 \somador1|Y[6]~8_combout\ $end
$var wire 1 e5 \EX_MEM|q[76]~16_combout\ $end
$var wire 1 f5 \mux_PC|Y[6]~1_combout\ $end
$var wire 1 g5 \memoriaInst|rom~15_combout\ $end
$var wire 1 h5 \memoriaInst|rom~16_combout\ $end
$var wire 1 i5 \fd_ctrl|Equal4~0_combout\ $end
$var wire 1 j5 \memoriaDados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 k5 \memoriaDados|ram_rtl_0_bypass[13]~0_combout\ $end
$var wire 1 l5 \memoriaDados|ram~45_combout\ $end
$var wire 1 m5 \ula|mux4|Mux31~1_combout\ $end
$var wire 1 n5 \mux_ULA|Y[0]~2_combout\ $end
$var wire 1 o5 \regs|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 p5 \regs|saidaA[0]~0_combout\ $end
$var wire 1 q5 \display0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 r5 \display0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 s5 \display0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 t5 \display0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 u5 \display0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 v5 \display0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 w5 \display0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 x5 \display1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 y5 \display1|rascSaida7seg[0]~1_combout\ $end
$var wire 1 z5 \display1|rascSaida7seg[0]~2_combout\ $end
$var wire 1 {5 \display1|rascSaida7seg[0]~3_combout\ $end
$var wire 1 |5 \display1|rascSaida7seg[0]~4_combout\ $end
$var wire 1 }5 \display1|rascSaida7seg[0]~5_combout\ $end
$var wire 1 ~5 \display1|rascSaida7seg[0]~6_combout\ $end
$var wire 1 !6 \display1|rascSaida7seg[1]~7_combout\ $end
$var wire 1 "6 \display1|rascSaida7seg[2]~8_combout\ $end
$var wire 1 #6 \display1|rascSaida7seg[3]~9_combout\ $end
$var wire 1 $6 \display1|rascSaida7seg[0]~10_combout\ $end
$var wire 1 %6 \display1|rascSaida7seg[4]~11_combout\ $end
$var wire 1 &6 \display1|rascSaida7seg[0]~12_combout\ $end
$var wire 1 '6 \display1|rascSaida7seg[4]~13_combout\ $end
$var wire 1 (6 \display1|rascSaida7seg[5]~14_combout\ $end
$var wire 1 )6 \display1|rascSaida7seg[6]~15_combout\ $end
$var wire 1 *6 \display1|rascSaida7seg[6]~16_combout\ $end
$var wire 1 +6 \display2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ,6 \display2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 -6 \display2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 .6 \display2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 /6 \display2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 06 \display2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 16 \display2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 26 \display4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 36 \display4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 46 \display4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 56 \display4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 66 \display4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 76 \display4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 86 \display4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 96 \display6|rascSaida7seg[0]~0_combout\ $end
$var wire 1 :6 \display6|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ;6 \display6|rascSaida7seg[2]~2_combout\ $end
$var wire 1 <6 \display6|rascSaida7seg[3]~3_combout\ $end
$var wire 1 =6 \display6|rascSaida7seg[4]~4_combout\ $end
$var wire 1 >6 \display6|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ?6 \display6|rascSaida7seg[6]~6_combout\ $end
$var wire 1 @6 \MEM_WB|q\ [70] $end
$var wire 1 A6 \MEM_WB|q\ [69] $end
$var wire 1 B6 \MEM_WB|q\ [68] $end
$var wire 1 C6 \MEM_WB|q\ [67] $end
$var wire 1 D6 \MEM_WB|q\ [66] $end
$var wire 1 E6 \MEM_WB|q\ [65] $end
$var wire 1 F6 \MEM_WB|q\ [64] $end
$var wire 1 G6 \MEM_WB|q\ [63] $end
$var wire 1 H6 \MEM_WB|q\ [62] $end
$var wire 1 I6 \MEM_WB|q\ [61] $end
$var wire 1 J6 \MEM_WB|q\ [60] $end
$var wire 1 K6 \MEM_WB|q\ [59] $end
$var wire 1 L6 \MEM_WB|q\ [58] $end
$var wire 1 M6 \MEM_WB|q\ [57] $end
$var wire 1 N6 \MEM_WB|q\ [56] $end
$var wire 1 O6 \MEM_WB|q\ [55] $end
$var wire 1 P6 \MEM_WB|q\ [54] $end
$var wire 1 Q6 \MEM_WB|q\ [53] $end
$var wire 1 R6 \MEM_WB|q\ [52] $end
$var wire 1 S6 \MEM_WB|q\ [51] $end
$var wire 1 T6 \MEM_WB|q\ [50] $end
$var wire 1 U6 \MEM_WB|q\ [49] $end
$var wire 1 V6 \MEM_WB|q\ [48] $end
$var wire 1 W6 \MEM_WB|q\ [47] $end
$var wire 1 X6 \MEM_WB|q\ [46] $end
$var wire 1 Y6 \MEM_WB|q\ [45] $end
$var wire 1 Z6 \MEM_WB|q\ [44] $end
$var wire 1 [6 \MEM_WB|q\ [43] $end
$var wire 1 \6 \MEM_WB|q\ [42] $end
$var wire 1 ]6 \MEM_WB|q\ [41] $end
$var wire 1 ^6 \MEM_WB|q\ [40] $end
$var wire 1 _6 \MEM_WB|q\ [39] $end
$var wire 1 `6 \MEM_WB|q\ [38] $end
$var wire 1 a6 \MEM_WB|q\ [37] $end
$var wire 1 b6 \MEM_WB|q\ [36] $end
$var wire 1 c6 \MEM_WB|q\ [35] $end
$var wire 1 d6 \MEM_WB|q\ [34] $end
$var wire 1 e6 \MEM_WB|q\ [33] $end
$var wire 1 f6 \MEM_WB|q\ [32] $end
$var wire 1 g6 \MEM_WB|q\ [31] $end
$var wire 1 h6 \MEM_WB|q\ [30] $end
$var wire 1 i6 \MEM_WB|q\ [29] $end
$var wire 1 j6 \MEM_WB|q\ [28] $end
$var wire 1 k6 \MEM_WB|q\ [27] $end
$var wire 1 l6 \MEM_WB|q\ [26] $end
$var wire 1 m6 \MEM_WB|q\ [25] $end
$var wire 1 n6 \MEM_WB|q\ [24] $end
$var wire 1 o6 \MEM_WB|q\ [23] $end
$var wire 1 p6 \MEM_WB|q\ [22] $end
$var wire 1 q6 \MEM_WB|q\ [21] $end
$var wire 1 r6 \MEM_WB|q\ [20] $end
$var wire 1 s6 \MEM_WB|q\ [19] $end
$var wire 1 t6 \MEM_WB|q\ [18] $end
$var wire 1 u6 \MEM_WB|q\ [17] $end
$var wire 1 v6 \MEM_WB|q\ [16] $end
$var wire 1 w6 \MEM_WB|q\ [15] $end
$var wire 1 x6 \MEM_WB|q\ [14] $end
$var wire 1 y6 \MEM_WB|q\ [13] $end
$var wire 1 z6 \MEM_WB|q\ [12] $end
$var wire 1 {6 \MEM_WB|q\ [11] $end
$var wire 1 |6 \MEM_WB|q\ [10] $end
$var wire 1 }6 \MEM_WB|q\ [9] $end
$var wire 1 ~6 \MEM_WB|q\ [8] $end
$var wire 1 !7 \MEM_WB|q\ [7] $end
$var wire 1 "7 \MEM_WB|q\ [6] $end
$var wire 1 #7 \MEM_WB|q\ [5] $end
$var wire 1 $7 \MEM_WB|q\ [4] $end
$var wire 1 %7 \MEM_WB|q\ [3] $end
$var wire 1 &7 \MEM_WB|q\ [2] $end
$var wire 1 '7 \MEM_WB|q\ [1] $end
$var wire 1 (7 \MEM_WB|q\ [0] $end
$var wire 1 )7 \EX_MEM|q\ [106] $end
$var wire 1 *7 \EX_MEM|q\ [105] $end
$var wire 1 +7 \EX_MEM|q\ [104] $end
$var wire 1 ,7 \EX_MEM|q\ [103] $end
$var wire 1 -7 \EX_MEM|q\ [102] $end
$var wire 1 .7 \EX_MEM|q\ [101] $end
$var wire 1 /7 \EX_MEM|q\ [100] $end
$var wire 1 07 \EX_MEM|q\ [99] $end
$var wire 1 17 \EX_MEM|q\ [98] $end
$var wire 1 27 \EX_MEM|q\ [97] $end
$var wire 1 37 \EX_MEM|q\ [96] $end
$var wire 1 47 \EX_MEM|q\ [95] $end
$var wire 1 57 \EX_MEM|q\ [94] $end
$var wire 1 67 \EX_MEM|q\ [93] $end
$var wire 1 77 \EX_MEM|q\ [92] $end
$var wire 1 87 \EX_MEM|q\ [91] $end
$var wire 1 97 \EX_MEM|q\ [90] $end
$var wire 1 :7 \EX_MEM|q\ [89] $end
$var wire 1 ;7 \EX_MEM|q\ [88] $end
$var wire 1 <7 \EX_MEM|q\ [87] $end
$var wire 1 =7 \EX_MEM|q\ [86] $end
$var wire 1 >7 \EX_MEM|q\ [85] $end
$var wire 1 ?7 \EX_MEM|q\ [84] $end
$var wire 1 @7 \EX_MEM|q\ [83] $end
$var wire 1 A7 \EX_MEM|q\ [82] $end
$var wire 1 B7 \EX_MEM|q\ [81] $end
$var wire 1 C7 \EX_MEM|q\ [80] $end
$var wire 1 D7 \EX_MEM|q\ [79] $end
$var wire 1 E7 \EX_MEM|q\ [78] $end
$var wire 1 F7 \EX_MEM|q\ [77] $end
$var wire 1 G7 \EX_MEM|q\ [76] $end
$var wire 1 H7 \EX_MEM|q\ [75] $end
$var wire 1 I7 \EX_MEM|q\ [74] $end
$var wire 1 J7 \EX_MEM|q\ [73] $end
$var wire 1 K7 \EX_MEM|q\ [72] $end
$var wire 1 L7 \EX_MEM|q\ [71] $end
$var wire 1 M7 \EX_MEM|q\ [70] $end
$var wire 1 N7 \EX_MEM|q\ [69] $end
$var wire 1 O7 \EX_MEM|q\ [68] $end
$var wire 1 P7 \EX_MEM|q\ [67] $end
$var wire 1 Q7 \EX_MEM|q\ [66] $end
$var wire 1 R7 \EX_MEM|q\ [65] $end
$var wire 1 S7 \EX_MEM|q\ [64] $end
$var wire 1 T7 \EX_MEM|q\ [63] $end
$var wire 1 U7 \EX_MEM|q\ [62] $end
$var wire 1 V7 \EX_MEM|q\ [61] $end
$var wire 1 W7 \EX_MEM|q\ [60] $end
$var wire 1 X7 \EX_MEM|q\ [59] $end
$var wire 1 Y7 \EX_MEM|q\ [58] $end
$var wire 1 Z7 \EX_MEM|q\ [57] $end
$var wire 1 [7 \EX_MEM|q\ [56] $end
$var wire 1 \7 \EX_MEM|q\ [55] $end
$var wire 1 ]7 \EX_MEM|q\ [54] $end
$var wire 1 ^7 \EX_MEM|q\ [53] $end
$var wire 1 _7 \EX_MEM|q\ [52] $end
$var wire 1 `7 \EX_MEM|q\ [51] $end
$var wire 1 a7 \EX_MEM|q\ [50] $end
$var wire 1 b7 \EX_MEM|q\ [49] $end
$var wire 1 c7 \EX_MEM|q\ [48] $end
$var wire 1 d7 \EX_MEM|q\ [47] $end
$var wire 1 e7 \EX_MEM|q\ [46] $end
$var wire 1 f7 \EX_MEM|q\ [45] $end
$var wire 1 g7 \EX_MEM|q\ [44] $end
$var wire 1 h7 \EX_MEM|q\ [43] $end
$var wire 1 i7 \EX_MEM|q\ [42] $end
$var wire 1 j7 \EX_MEM|q\ [41] $end
$var wire 1 k7 \EX_MEM|q\ [40] $end
$var wire 1 l7 \EX_MEM|q\ [39] $end
$var wire 1 m7 \EX_MEM|q\ [38] $end
$var wire 1 n7 \EX_MEM|q\ [37] $end
$var wire 1 o7 \EX_MEM|q\ [36] $end
$var wire 1 p7 \EX_MEM|q\ [35] $end
$var wire 1 q7 \EX_MEM|q\ [34] $end
$var wire 1 r7 \EX_MEM|q\ [33] $end
$var wire 1 s7 \EX_MEM|q\ [32] $end
$var wire 1 t7 \EX_MEM|q\ [31] $end
$var wire 1 u7 \EX_MEM|q\ [30] $end
$var wire 1 v7 \EX_MEM|q\ [29] $end
$var wire 1 w7 \EX_MEM|q\ [28] $end
$var wire 1 x7 \EX_MEM|q\ [27] $end
$var wire 1 y7 \EX_MEM|q\ [26] $end
$var wire 1 z7 \EX_MEM|q\ [25] $end
$var wire 1 {7 \EX_MEM|q\ [24] $end
$var wire 1 |7 \EX_MEM|q\ [23] $end
$var wire 1 }7 \EX_MEM|q\ [22] $end
$var wire 1 ~7 \EX_MEM|q\ [21] $end
$var wire 1 !8 \EX_MEM|q\ [20] $end
$var wire 1 "8 \EX_MEM|q\ [19] $end
$var wire 1 #8 \EX_MEM|q\ [18] $end
$var wire 1 $8 \EX_MEM|q\ [17] $end
$var wire 1 %8 \EX_MEM|q\ [16] $end
$var wire 1 &8 \EX_MEM|q\ [15] $end
$var wire 1 '8 \EX_MEM|q\ [14] $end
$var wire 1 (8 \EX_MEM|q\ [13] $end
$var wire 1 )8 \EX_MEM|q\ [12] $end
$var wire 1 *8 \EX_MEM|q\ [11] $end
$var wire 1 +8 \EX_MEM|q\ [10] $end
$var wire 1 ,8 \EX_MEM|q\ [9] $end
$var wire 1 -8 \EX_MEM|q\ [8] $end
$var wire 1 .8 \EX_MEM|q\ [7] $end
$var wire 1 /8 \EX_MEM|q\ [6] $end
$var wire 1 08 \EX_MEM|q\ [5] $end
$var wire 1 18 \EX_MEM|q\ [4] $end
$var wire 1 28 \EX_MEM|q\ [3] $end
$var wire 1 38 \EX_MEM|q\ [2] $end
$var wire 1 48 \EX_MEM|q\ [1] $end
$var wire 1 58 \EX_MEM|q\ [0] $end
$var wire 1 68 \PC|q\ [31] $end
$var wire 1 78 \PC|q\ [30] $end
$var wire 1 88 \PC|q\ [29] $end
$var wire 1 98 \PC|q\ [28] $end
$var wire 1 :8 \PC|q\ [27] $end
$var wire 1 ;8 \PC|q\ [26] $end
$var wire 1 <8 \PC|q\ [25] $end
$var wire 1 =8 \PC|q\ [24] $end
$var wire 1 >8 \PC|q\ [23] $end
$var wire 1 ?8 \PC|q\ [22] $end
$var wire 1 @8 \PC|q\ [21] $end
$var wire 1 A8 \PC|q\ [20] $end
$var wire 1 B8 \PC|q\ [19] $end
$var wire 1 C8 \PC|q\ [18] $end
$var wire 1 D8 \PC|q\ [17] $end
$var wire 1 E8 \PC|q\ [16] $end
$var wire 1 F8 \PC|q\ [15] $end
$var wire 1 G8 \PC|q\ [14] $end
$var wire 1 H8 \PC|q\ [13] $end
$var wire 1 I8 \PC|q\ [12] $end
$var wire 1 J8 \PC|q\ [11] $end
$var wire 1 K8 \PC|q\ [10] $end
$var wire 1 L8 \PC|q\ [9] $end
$var wire 1 M8 \PC|q\ [8] $end
$var wire 1 N8 \PC|q\ [7] $end
$var wire 1 O8 \PC|q\ [6] $end
$var wire 1 P8 \PC|q\ [5] $end
$var wire 1 Q8 \PC|q\ [4] $end
$var wire 1 R8 \PC|q\ [3] $end
$var wire 1 S8 \PC|q\ [2] $end
$var wire 1 T8 \PC|q\ [1] $end
$var wire 1 U8 \PC|q\ [0] $end
$var wire 1 V8 \ID_EX|q\ [149] $end
$var wire 1 W8 \ID_EX|q\ [148] $end
$var wire 1 X8 \ID_EX|q\ [147] $end
$var wire 1 Y8 \ID_EX|q\ [146] $end
$var wire 1 Z8 \ID_EX|q\ [145] $end
$var wire 1 [8 \ID_EX|q\ [144] $end
$var wire 1 \8 \ID_EX|q\ [143] $end
$var wire 1 ]8 \ID_EX|q\ [142] $end
$var wire 1 ^8 \ID_EX|q\ [141] $end
$var wire 1 _8 \ID_EX|q\ [140] $end
$var wire 1 `8 \ID_EX|q\ [139] $end
$var wire 1 a8 \ID_EX|q\ [138] $end
$var wire 1 b8 \ID_EX|q\ [137] $end
$var wire 1 c8 \ID_EX|q\ [136] $end
$var wire 1 d8 \ID_EX|q\ [135] $end
$var wire 1 e8 \ID_EX|q\ [134] $end
$var wire 1 f8 \ID_EX|q\ [133] $end
$var wire 1 g8 \ID_EX|q\ [132] $end
$var wire 1 h8 \ID_EX|q\ [131] $end
$var wire 1 i8 \ID_EX|q\ [130] $end
$var wire 1 j8 \ID_EX|q\ [129] $end
$var wire 1 k8 \ID_EX|q\ [128] $end
$var wire 1 l8 \ID_EX|q\ [127] $end
$var wire 1 m8 \ID_EX|q\ [126] $end
$var wire 1 n8 \ID_EX|q\ [125] $end
$var wire 1 o8 \ID_EX|q\ [124] $end
$var wire 1 p8 \ID_EX|q\ [123] $end
$var wire 1 q8 \ID_EX|q\ [122] $end
$var wire 1 r8 \ID_EX|q\ [121] $end
$var wire 1 s8 \ID_EX|q\ [120] $end
$var wire 1 t8 \ID_EX|q\ [119] $end
$var wire 1 u8 \ID_EX|q\ [118] $end
$var wire 1 v8 \ID_EX|q\ [117] $end
$var wire 1 w8 \ID_EX|q\ [116] $end
$var wire 1 x8 \ID_EX|q\ [115] $end
$var wire 1 y8 \ID_EX|q\ [114] $end
$var wire 1 z8 \ID_EX|q\ [113] $end
$var wire 1 {8 \ID_EX|q\ [112] $end
$var wire 1 |8 \ID_EX|q\ [111] $end
$var wire 1 }8 \ID_EX|q\ [110] $end
$var wire 1 ~8 \ID_EX|q\ [109] $end
$var wire 1 !9 \ID_EX|q\ [108] $end
$var wire 1 "9 \ID_EX|q\ [107] $end
$var wire 1 #9 \ID_EX|q\ [106] $end
$var wire 1 $9 \ID_EX|q\ [105] $end
$var wire 1 %9 \ID_EX|q\ [104] $end
$var wire 1 &9 \ID_EX|q\ [103] $end
$var wire 1 '9 \ID_EX|q\ [102] $end
$var wire 1 (9 \ID_EX|q\ [101] $end
$var wire 1 )9 \ID_EX|q\ [100] $end
$var wire 1 *9 \ID_EX|q\ [99] $end
$var wire 1 +9 \ID_EX|q\ [98] $end
$var wire 1 ,9 \ID_EX|q\ [97] $end
$var wire 1 -9 \ID_EX|q\ [96] $end
$var wire 1 .9 \ID_EX|q\ [95] $end
$var wire 1 /9 \ID_EX|q\ [94] $end
$var wire 1 09 \ID_EX|q\ [93] $end
$var wire 1 19 \ID_EX|q\ [92] $end
$var wire 1 29 \ID_EX|q\ [91] $end
$var wire 1 39 \ID_EX|q\ [90] $end
$var wire 1 49 \ID_EX|q\ [89] $end
$var wire 1 59 \ID_EX|q\ [88] $end
$var wire 1 69 \ID_EX|q\ [87] $end
$var wire 1 79 \ID_EX|q\ [86] $end
$var wire 1 89 \ID_EX|q\ [85] $end
$var wire 1 99 \ID_EX|q\ [84] $end
$var wire 1 :9 \ID_EX|q\ [83] $end
$var wire 1 ;9 \ID_EX|q\ [82] $end
$var wire 1 <9 \ID_EX|q\ [81] $end
$var wire 1 =9 \ID_EX|q\ [80] $end
$var wire 1 >9 \ID_EX|q\ [79] $end
$var wire 1 ?9 \ID_EX|q\ [78] $end
$var wire 1 @9 \ID_EX|q\ [77] $end
$var wire 1 A9 \ID_EX|q\ [76] $end
$var wire 1 B9 \ID_EX|q\ [75] $end
$var wire 1 C9 \ID_EX|q\ [74] $end
$var wire 1 D9 \ID_EX|q\ [73] $end
$var wire 1 E9 \ID_EX|q\ [72] $end
$var wire 1 F9 \ID_EX|q\ [71] $end
$var wire 1 G9 \ID_EX|q\ [70] $end
$var wire 1 H9 \ID_EX|q\ [69] $end
$var wire 1 I9 \ID_EX|q\ [68] $end
$var wire 1 J9 \ID_EX|q\ [67] $end
$var wire 1 K9 \ID_EX|q\ [66] $end
$var wire 1 L9 \ID_EX|q\ [65] $end
$var wire 1 M9 \ID_EX|q\ [64] $end
$var wire 1 N9 \ID_EX|q\ [63] $end
$var wire 1 O9 \ID_EX|q\ [62] $end
$var wire 1 P9 \ID_EX|q\ [61] $end
$var wire 1 Q9 \ID_EX|q\ [60] $end
$var wire 1 R9 \ID_EX|q\ [59] $end
$var wire 1 S9 \ID_EX|q\ [58] $end
$var wire 1 T9 \ID_EX|q\ [57] $end
$var wire 1 U9 \ID_EX|q\ [56] $end
$var wire 1 V9 \ID_EX|q\ [55] $end
$var wire 1 W9 \ID_EX|q\ [54] $end
$var wire 1 X9 \ID_EX|q\ [53] $end
$var wire 1 Y9 \ID_EX|q\ [52] $end
$var wire 1 Z9 \ID_EX|q\ [51] $end
$var wire 1 [9 \ID_EX|q\ [50] $end
$var wire 1 \9 \ID_EX|q\ [49] $end
$var wire 1 ]9 \ID_EX|q\ [48] $end
$var wire 1 ^9 \ID_EX|q\ [47] $end
$var wire 1 _9 \ID_EX|q\ [46] $end
$var wire 1 `9 \ID_EX|q\ [45] $end
$var wire 1 a9 \ID_EX|q\ [44] $end
$var wire 1 b9 \ID_EX|q\ [43] $end
$var wire 1 c9 \ID_EX|q\ [42] $end
$var wire 1 d9 \ID_EX|q\ [41] $end
$var wire 1 e9 \ID_EX|q\ [40] $end
$var wire 1 f9 \ID_EX|q\ [39] $end
$var wire 1 g9 \ID_EX|q\ [38] $end
$var wire 1 h9 \ID_EX|q\ [37] $end
$var wire 1 i9 \ID_EX|q\ [36] $end
$var wire 1 j9 \ID_EX|q\ [35] $end
$var wire 1 k9 \ID_EX|q\ [34] $end
$var wire 1 l9 \ID_EX|q\ [33] $end
$var wire 1 m9 \ID_EX|q\ [32] $end
$var wire 1 n9 \ID_EX|q\ [31] $end
$var wire 1 o9 \ID_EX|q\ [30] $end
$var wire 1 p9 \ID_EX|q\ [29] $end
$var wire 1 q9 \ID_EX|q\ [28] $end
$var wire 1 r9 \ID_EX|q\ [27] $end
$var wire 1 s9 \ID_EX|q\ [26] $end
$var wire 1 t9 \ID_EX|q\ [25] $end
$var wire 1 u9 \ID_EX|q\ [24] $end
$var wire 1 v9 \ID_EX|q\ [23] $end
$var wire 1 w9 \ID_EX|q\ [22] $end
$var wire 1 x9 \ID_EX|q\ [21] $end
$var wire 1 y9 \ID_EX|q\ [20] $end
$var wire 1 z9 \ID_EX|q\ [19] $end
$var wire 1 {9 \ID_EX|q\ [18] $end
$var wire 1 |9 \ID_EX|q\ [17] $end
$var wire 1 }9 \ID_EX|q\ [16] $end
$var wire 1 ~9 \ID_EX|q\ [15] $end
$var wire 1 !: \ID_EX|q\ [14] $end
$var wire 1 ": \ID_EX|q\ [13] $end
$var wire 1 #: \ID_EX|q\ [12] $end
$var wire 1 $: \ID_EX|q\ [11] $end
$var wire 1 %: \ID_EX|q\ [10] $end
$var wire 1 &: \ID_EX|q\ [9] $end
$var wire 1 ': \ID_EX|q\ [8] $end
$var wire 1 (: \ID_EX|q\ [7] $end
$var wire 1 ): \ID_EX|q\ [6] $end
$var wire 1 *: \ID_EX|q\ [5] $end
$var wire 1 +: \ID_EX|q\ [4] $end
$var wire 1 ,: \ID_EX|q\ [3] $end
$var wire 1 -: \ID_EX|q\ [2] $end
$var wire 1 .: \ID_EX|q\ [1] $end
$var wire 1 /: \ID_EX|q\ [0] $end
$var wire 1 0: \IF_ID|q\ [63] $end
$var wire 1 1: \IF_ID|q\ [62] $end
$var wire 1 2: \IF_ID|q\ [61] $end
$var wire 1 3: \IF_ID|q\ [60] $end
$var wire 1 4: \IF_ID|q\ [59] $end
$var wire 1 5: \IF_ID|q\ [58] $end
$var wire 1 6: \IF_ID|q\ [57] $end
$var wire 1 7: \IF_ID|q\ [56] $end
$var wire 1 8: \IF_ID|q\ [55] $end
$var wire 1 9: \IF_ID|q\ [54] $end
$var wire 1 :: \IF_ID|q\ [53] $end
$var wire 1 ;: \IF_ID|q\ [52] $end
$var wire 1 <: \IF_ID|q\ [51] $end
$var wire 1 =: \IF_ID|q\ [50] $end
$var wire 1 >: \IF_ID|q\ [49] $end
$var wire 1 ?: \IF_ID|q\ [48] $end
$var wire 1 @: \IF_ID|q\ [47] $end
$var wire 1 A: \IF_ID|q\ [46] $end
$var wire 1 B: \IF_ID|q\ [45] $end
$var wire 1 C: \IF_ID|q\ [44] $end
$var wire 1 D: \IF_ID|q\ [43] $end
$var wire 1 E: \IF_ID|q\ [42] $end
$var wire 1 F: \IF_ID|q\ [41] $end
$var wire 1 G: \IF_ID|q\ [40] $end
$var wire 1 H: \IF_ID|q\ [39] $end
$var wire 1 I: \IF_ID|q\ [38] $end
$var wire 1 J: \IF_ID|q\ [37] $end
$var wire 1 K: \IF_ID|q\ [36] $end
$var wire 1 L: \IF_ID|q\ [35] $end
$var wire 1 M: \IF_ID|q\ [34] $end
$var wire 1 N: \IF_ID|q\ [33] $end
$var wire 1 O: \IF_ID|q\ [32] $end
$var wire 1 P: \IF_ID|q\ [31] $end
$var wire 1 Q: \IF_ID|q\ [30] $end
$var wire 1 R: \IF_ID|q\ [29] $end
$var wire 1 S: \IF_ID|q\ [28] $end
$var wire 1 T: \IF_ID|q\ [27] $end
$var wire 1 U: \IF_ID|q\ [26] $end
$var wire 1 V: \IF_ID|q\ [25] $end
$var wire 1 W: \IF_ID|q\ [24] $end
$var wire 1 X: \IF_ID|q\ [23] $end
$var wire 1 Y: \IF_ID|q\ [22] $end
$var wire 1 Z: \IF_ID|q\ [21] $end
$var wire 1 [: \IF_ID|q\ [20] $end
$var wire 1 \: \IF_ID|q\ [19] $end
$var wire 1 ]: \IF_ID|q\ [18] $end
$var wire 1 ^: \IF_ID|q\ [17] $end
$var wire 1 _: \IF_ID|q\ [16] $end
$var wire 1 `: \IF_ID|q\ [15] $end
$var wire 1 a: \IF_ID|q\ [14] $end
$var wire 1 b: \IF_ID|q\ [13] $end
$var wire 1 c: \IF_ID|q\ [12] $end
$var wire 1 d: \IF_ID|q\ [11] $end
$var wire 1 e: \IF_ID|q\ [10] $end
$var wire 1 f: \IF_ID|q\ [9] $end
$var wire 1 g: \IF_ID|q\ [8] $end
$var wire 1 h: \IF_ID|q\ [7] $end
$var wire 1 i: \IF_ID|q\ [6] $end
$var wire 1 j: \IF_ID|q\ [5] $end
$var wire 1 k: \IF_ID|q\ [4] $end
$var wire 1 l: \IF_ID|q\ [3] $end
$var wire 1 m: \IF_ID|q\ [2] $end
$var wire 1 n: \IF_ID|q\ [1] $end
$var wire 1 o: \IF_ID|q\ [0] $end
$var wire 1 p: \regs|registrador_rtl_1_bypass\ [0] $end
$var wire 1 q: \regs|registrador_rtl_1_bypass\ [1] $end
$var wire 1 r: \regs|registrador_rtl_1_bypass\ [2] $end
$var wire 1 s: \regs|registrador_rtl_1_bypass\ [3] $end
$var wire 1 t: \regs|registrador_rtl_1_bypass\ [4] $end
$var wire 1 u: \regs|registrador_rtl_1_bypass\ [5] $end
$var wire 1 v: \regs|registrador_rtl_1_bypass\ [6] $end
$var wire 1 w: \regs|registrador_rtl_1_bypass\ [7] $end
$var wire 1 x: \regs|registrador_rtl_1_bypass\ [8] $end
$var wire 1 y: \regs|registrador_rtl_1_bypass\ [9] $end
$var wire 1 z: \regs|registrador_rtl_1_bypass\ [10] $end
$var wire 1 {: \regs|registrador_rtl_1_bypass\ [11] $end
$var wire 1 |: \regs|registrador_rtl_1_bypass\ [12] $end
$var wire 1 }: \regs|registrador_rtl_1_bypass\ [13] $end
$var wire 1 ~: \regs|registrador_rtl_1_bypass\ [14] $end
$var wire 1 !; \regs|registrador_rtl_1_bypass\ [15] $end
$var wire 1 "; \regs|registrador_rtl_1_bypass\ [16] $end
$var wire 1 #; \regs|registrador_rtl_1_bypass\ [17] $end
$var wire 1 $; \regs|registrador_rtl_1_bypass\ [18] $end
$var wire 1 %; \regs|registrador_rtl_1_bypass\ [19] $end
$var wire 1 &; \regs|registrador_rtl_1_bypass\ [20] $end
$var wire 1 '; \regs|registrador_rtl_1_bypass\ [21] $end
$var wire 1 (; \regs|registrador_rtl_1_bypass\ [22] $end
$var wire 1 ); \regs|registrador_rtl_1_bypass\ [23] $end
$var wire 1 *; \regs|registrador_rtl_1_bypass\ [24] $end
$var wire 1 +; \regs|registrador_rtl_1_bypass\ [25] $end
$var wire 1 ,; \regs|registrador_rtl_1_bypass\ [26] $end
$var wire 1 -; \regs|registrador_rtl_1_bypass\ [27] $end
$var wire 1 .; \regs|registrador_rtl_1_bypass\ [28] $end
$var wire 1 /; \regs|registrador_rtl_1_bypass\ [29] $end
$var wire 1 0; \regs|registrador_rtl_1_bypass\ [30] $end
$var wire 1 1; \regs|registrador_rtl_1_bypass\ [31] $end
$var wire 1 2; \regs|registrador_rtl_1_bypass\ [32] $end
$var wire 1 3; \regs|registrador_rtl_1_bypass\ [33] $end
$var wire 1 4; \regs|registrador_rtl_1_bypass\ [34] $end
$var wire 1 5; \regs|registrador_rtl_1_bypass\ [35] $end
$var wire 1 6; \regs|registrador_rtl_1_bypass\ [36] $end
$var wire 1 7; \regs|registrador_rtl_1_bypass\ [37] $end
$var wire 1 8; \regs|registrador_rtl_1_bypass\ [38] $end
$var wire 1 9; \regs|registrador_rtl_1_bypass\ [39] $end
$var wire 1 :; \regs|registrador_rtl_1_bypass\ [40] $end
$var wire 1 ;; \regs|registrador_rtl_1_bypass\ [41] $end
$var wire 1 <; \regs|registrador_rtl_1_bypass\ [42] $end
$var wire 1 =; \memoriaDados|ram_rtl_0_bypass\ [0] $end
$var wire 1 >; \memoriaDados|ram_rtl_0_bypass\ [1] $end
$var wire 1 ?; \memoriaDados|ram_rtl_0_bypass\ [2] $end
$var wire 1 @; \memoriaDados|ram_rtl_0_bypass\ [3] $end
$var wire 1 A; \memoriaDados|ram_rtl_0_bypass\ [4] $end
$var wire 1 B; \memoriaDados|ram_rtl_0_bypass\ [5] $end
$var wire 1 C; \memoriaDados|ram_rtl_0_bypass\ [6] $end
$var wire 1 D; \memoriaDados|ram_rtl_0_bypass\ [7] $end
$var wire 1 E; \memoriaDados|ram_rtl_0_bypass\ [8] $end
$var wire 1 F; \memoriaDados|ram_rtl_0_bypass\ [9] $end
$var wire 1 G; \memoriaDados|ram_rtl_0_bypass\ [10] $end
$var wire 1 H; \memoriaDados|ram_rtl_0_bypass\ [11] $end
$var wire 1 I; \memoriaDados|ram_rtl_0_bypass\ [12] $end
$var wire 1 J; \memoriaDados|ram_rtl_0_bypass\ [13] $end
$var wire 1 K; \memoriaDados|ram_rtl_0_bypass\ [14] $end
$var wire 1 L; \memoriaDados|ram_rtl_0_bypass\ [15] $end
$var wire 1 M; \memoriaDados|ram_rtl_0_bypass\ [16] $end
$var wire 1 N; \memoriaDados|ram_rtl_0_bypass\ [17] $end
$var wire 1 O; \memoriaDados|ram_rtl_0_bypass\ [18] $end
$var wire 1 P; \memoriaDados|ram_rtl_0_bypass\ [19] $end
$var wire 1 Q; \memoriaDados|ram_rtl_0_bypass\ [20] $end
$var wire 1 R; \memoriaDados|ram_rtl_0_bypass\ [21] $end
$var wire 1 S; \memoriaDados|ram_rtl_0_bypass\ [22] $end
$var wire 1 T; \memoriaDados|ram_rtl_0_bypass\ [23] $end
$var wire 1 U; \memoriaDados|ram_rtl_0_bypass\ [24] $end
$var wire 1 V; \memoriaDados|ram_rtl_0_bypass\ [25] $end
$var wire 1 W; \memoriaDados|ram_rtl_0_bypass\ [26] $end
$var wire 1 X; \memoriaDados|ram_rtl_0_bypass\ [27] $end
$var wire 1 Y; \memoriaDados|ram_rtl_0_bypass\ [28] $end
$var wire 1 Z; \memoriaDados|ram_rtl_0_bypass\ [29] $end
$var wire 1 [; \memoriaDados|ram_rtl_0_bypass\ [30] $end
$var wire 1 \; \memoriaDados|ram_rtl_0_bypass\ [31] $end
$var wire 1 ]; \memoriaDados|ram_rtl_0_bypass\ [32] $end
$var wire 1 ^; \memoriaDados|ram_rtl_0_bypass\ [33] $end
$var wire 1 _; \memoriaDados|ram_rtl_0_bypass\ [34] $end
$var wire 1 `; \memoriaDados|ram_rtl_0_bypass\ [35] $end
$var wire 1 a; \memoriaDados|ram_rtl_0_bypass\ [36] $end
$var wire 1 b; \memoriaDados|ram_rtl_0_bypass\ [37] $end
$var wire 1 c; \memoriaDados|ram_rtl_0_bypass\ [38] $end
$var wire 1 d; \memoriaDados|ram_rtl_0_bypass\ [39] $end
$var wire 1 e; \memoriaDados|ram_rtl_0_bypass\ [40] $end
$var wire 1 f; \memoriaDados|ram_rtl_0_bypass\ [41] $end
$var wire 1 g; \memoriaDados|ram_rtl_0_bypass\ [42] $end
$var wire 1 h; \memoriaDados|ram_rtl_0_bypass\ [43] $end
$var wire 1 i; \memoriaDados|ram_rtl_0_bypass\ [44] $end
$var wire 1 j; \memoriaDados|ram_rtl_0_bypass\ [45] $end
$var wire 1 k; \memoriaDados|ram_rtl_0_bypass\ [46] $end
$var wire 1 l; \memoriaDados|ram_rtl_0_bypass\ [47] $end
$var wire 1 m; \memoriaDados|ram_rtl_0_bypass\ [48] $end
$var wire 1 n; \memoriaDados|ram_rtl_0_bypass\ [49] $end
$var wire 1 o; \memoriaDados|ram_rtl_0_bypass\ [50] $end
$var wire 1 p; \memoriaDados|ram_rtl_0_bypass\ [51] $end
$var wire 1 q; \memoriaDados|ram_rtl_0_bypass\ [52] $end
$var wire 1 r; \memoriaDados|ram_rtl_0_bypass\ [53] $end
$var wire 1 s; \memoriaDados|ram_rtl_0_bypass\ [54] $end
$var wire 1 t; \memoriaDados|ram_rtl_0_bypass\ [55] $end
$var wire 1 u; \memoriaDados|ram_rtl_0_bypass\ [56] $end
$var wire 1 v; \memoriaDados|ram_rtl_0_bypass\ [57] $end
$var wire 1 w; \memoriaDados|ram_rtl_0_bypass\ [58] $end
$var wire 1 x; \memoriaDados|ram_rtl_0_bypass\ [59] $end
$var wire 1 y; \memoriaDados|ram_rtl_0_bypass\ [60] $end
$var wire 1 z; \memoriaDados|ram_rtl_0_bypass\ [61] $end
$var wire 1 {; \memoriaDados|ram_rtl_0_bypass\ [62] $end
$var wire 1 |; \memoriaDados|ram_rtl_0_bypass\ [63] $end
$var wire 1 }; \memoriaDados|ram_rtl_0_bypass\ [64] $end
$var wire 1 ~; \memoriaDados|ram_rtl_0_bypass\ [65] $end
$var wire 1 !< \memoriaDados|ram_rtl_0_bypass\ [66] $end
$var wire 1 "< \memoriaDados|ram_rtl_0_bypass\ [67] $end
$var wire 1 #< \memoriaDados|ram_rtl_0_bypass\ [68] $end
$var wire 1 $< \memoriaDados|ram_rtl_0_bypass\ [69] $end
$var wire 1 %< \memoriaDados|ram_rtl_0_bypass\ [70] $end
$var wire 1 &< \memoriaDados|ram_rtl_0_bypass\ [71] $end
$var wire 1 '< \memoriaDados|ram_rtl_0_bypass\ [72] $end
$var wire 1 (< \memoriaDados|ram_rtl_0_bypass\ [73] $end
$var wire 1 )< \memoriaDados|ram_rtl_0_bypass\ [74] $end
$var wire 1 *< \memoriaDados|ram_rtl_0_bypass\ [75] $end
$var wire 1 +< \memoriaDados|ram_rtl_0_bypass\ [76] $end
$var wire 1 ,< \regs|registrador_rtl_0_bypass\ [0] $end
$var wire 1 -< \regs|registrador_rtl_0_bypass\ [1] $end
$var wire 1 .< \regs|registrador_rtl_0_bypass\ [2] $end
$var wire 1 /< \regs|registrador_rtl_0_bypass\ [3] $end
$var wire 1 0< \regs|registrador_rtl_0_bypass\ [4] $end
$var wire 1 1< \regs|registrador_rtl_0_bypass\ [5] $end
$var wire 1 2< \regs|registrador_rtl_0_bypass\ [6] $end
$var wire 1 3< \regs|registrador_rtl_0_bypass\ [7] $end
$var wire 1 4< \regs|registrador_rtl_0_bypass\ [8] $end
$var wire 1 5< \regs|registrador_rtl_0_bypass\ [9] $end
$var wire 1 6< \regs|registrador_rtl_0_bypass\ [10] $end
$var wire 1 7< \regs|registrador_rtl_0_bypass\ [11] $end
$var wire 1 8< \regs|registrador_rtl_0_bypass\ [12] $end
$var wire 1 9< \regs|registrador_rtl_0_bypass\ [13] $end
$var wire 1 :< \regs|registrador_rtl_0_bypass\ [14] $end
$var wire 1 ;< \regs|registrador_rtl_0_bypass\ [15] $end
$var wire 1 << \regs|registrador_rtl_0_bypass\ [16] $end
$var wire 1 =< \regs|registrador_rtl_0_bypass\ [17] $end
$var wire 1 >< \regs|registrador_rtl_0_bypass\ [18] $end
$var wire 1 ?< \regs|registrador_rtl_0_bypass\ [19] $end
$var wire 1 @< \regs|registrador_rtl_0_bypass\ [20] $end
$var wire 1 A< \regs|registrador_rtl_0_bypass\ [21] $end
$var wire 1 B< \regs|registrador_rtl_0_bypass\ [22] $end
$var wire 1 C< \regs|registrador_rtl_0_bypass\ [23] $end
$var wire 1 D< \regs|registrador_rtl_0_bypass\ [24] $end
$var wire 1 E< \regs|registrador_rtl_0_bypass\ [25] $end
$var wire 1 F< \regs|registrador_rtl_0_bypass\ [26] $end
$var wire 1 G< \regs|registrador_rtl_0_bypass\ [27] $end
$var wire 1 H< \regs|registrador_rtl_0_bypass\ [28] $end
$var wire 1 I< \regs|registrador_rtl_0_bypass\ [29] $end
$var wire 1 J< \regs|registrador_rtl_0_bypass\ [30] $end
$var wire 1 K< \regs|registrador_rtl_0_bypass\ [31] $end
$var wire 1 L< \regs|registrador_rtl_0_bypass\ [32] $end
$var wire 1 M< \regs|registrador_rtl_0_bypass\ [33] $end
$var wire 1 N< \regs|registrador_rtl_0_bypass\ [34] $end
$var wire 1 O< \regs|registrador_rtl_0_bypass\ [35] $end
$var wire 1 P< \regs|registrador_rtl_0_bypass\ [36] $end
$var wire 1 Q< \regs|registrador_rtl_0_bypass\ [37] $end
$var wire 1 R< \regs|registrador_rtl_0_bypass\ [38] $end
$var wire 1 S< \regs|registrador_rtl_0_bypass\ [39] $end
$var wire 1 T< \regs|registrador_rtl_0_bypass\ [40] $end
$var wire 1 U< \regs|registrador_rtl_0_bypass\ [41] $end
$var wire 1 V< \regs|registrador_rtl_0_bypass\ [42] $end
$var wire 1 W< \fd_ctrl|saida_fluxo\ [12] $end
$var wire 1 X< \fd_ctrl|saida_fluxo\ [11] $end
$var wire 1 Y< \fd_ctrl|saida_fluxo\ [10] $end
$var wire 1 Z< \fd_ctrl|saida_fluxo\ [9] $end
$var wire 1 [< \fd_ctrl|saida_fluxo\ [8] $end
$var wire 1 \< \fd_ctrl|saida_fluxo\ [7] $end
$var wire 1 ]< \fd_ctrl|saida_fluxo\ [6] $end
$var wire 1 ^< \fd_ctrl|saida_fluxo\ [5] $end
$var wire 1 _< \fd_ctrl|saida_fluxo\ [4] $end
$var wire 1 `< \fd_ctrl|saida_fluxo\ [3] $end
$var wire 1 a< \fd_ctrl|saida_fluxo\ [2] $end
$var wire 1 b< \fd_ctrl|saida_fluxo\ [1] $end
$var wire 1 c< \fd_ctrl|saida_fluxo\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
0u
0v
1w
1x
1y
1z
0{
0|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0/$
00$
01$
02$
03$
04$
05$
06$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
01&
02&
03&
04&
05&
06&
07&
08&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0-'
0.'
0/'
00'
01'
02'
03'
04'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
03(
04(
05(
06(
07(
08(
09(
0:(
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
14#
05#
06#
07#
08#
09#
0:#
1;#
1<#
1=#
1>#
0?#
0@#
1A#
1B#
0C#
0D#
0E#
0F#
0G#
0H#
0J#
0W#
0X#
0e#
0f#
0s#
0t#
0#$
0$$
0-$
0.$
07$
08$
0A$
0B$
0K$
0L$
0U$
0V$
0_$
0`$
0i$
0j$
0s$
0t$
0}$
0~$
0)%
0*%
03%
04%
0=%
0>%
0G%
0H%
0Q%
0R%
0[%
0\%
0e%
0f%
0o%
0p%
0y%
0z%
0%&
0&&
0/&
00&
09&
0:&
0C&
0D&
0M&
0N&
0W&
0X&
0a&
0b&
0k&
0l&
0u&
0v&
0!'
0"'
0+'
0,'
05'
06'
0?'
0@'
0I'
0J'
0S'
0T'
0]'
0^'
0g'
0h'
0q'
0r'
0{'
0|'
0'(
0((
01(
02(
0;(
0<(
0E(
0F(
0O(
0P(
0Y(
0Z(
0c(
0d(
0m(
0n(
0w(
0x(
0#)
0$)
0-)
0.)
07)
08)
0A)
0B)
0K)
0L)
0U)
0V)
0_)
0`)
0i)
0j)
0s)
0t)
0})
0~)
0)*
0**
03*
04*
0=*
0>*
0G*
0H*
0Q*
0R*
0[*
0\*
0e*
0f*
0o*
0p*
0}*
0~*
0-+
0.+
0;+
0<+
0I+
0J+
0W+
0X+
0e+
0f+
0s+
0t+
0#,
0$,
01,
02,
0?,
0@,
0M,
0N,
0[,
0\,
0i,
0j,
0w,
0x,
0'-
0(-
05-
06-
0C-
0D-
0Q-
0R-
0_-
0`-
0m-
0n-
0{-
0|-
0+.
0,.
09.
0:.
0G.
0H.
0U.
0V.
0c.
0d.
0q.
0r.
0!/
0@6
0A6
0B6
0C6
0D6
0E6
0F6
0G6
0H6
0I6
0J6
0K6
0L6
0M6
0N6
0O6
0P6
0Q6
0R6
0S6
0T6
0U6
0V6
0W6
0X6
0Y6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
0w6
0x6
0y6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
0#7
x$7
0%7
0&7
0'7
0(7
0)7
0*7
0+7
x,7
0-7
x.7
x/7
x07
x17
x27
x37
x47
x57
x67
x77
x87
x97
x:7
x;7
x<7
x=7
x>7
x?7
x@7
xA7
xB7
xC7
0D7
0E7
0F7
0G7
0H7
0I7
0J7
0K7
xL7
xM7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
0[7
0\7
0]7
0^7
0_7
0`7
0a7
0b7
0c7
0d7
0e7
0f7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
x18
028
038
048
058
x68
x78
x88
x98
x:8
x;8
x<8
x=8
x>8
x?8
x@8
xA8
xB8
xC8
xD8
xE8
xF8
xG8
xH8
xI8
xJ8
xK8
0L8
0M8
0N8
0O8
0P8
0Q8
0R8
0S8
xT8
xU8
0V8
0W8
0X8
0Y8
0Z8
0[8
x\8
0]8
0^8
0_8
0`8
0a8
xb8
xc8
xd8
xe8
xf8
xg8
xh8
xi8
xj8
xk8
xl8
xm8
xn8
xo8
xp8
xq8
xr8
xs8
xt8
xu8
xv8
xw8
0x8
0y8
0z8
0{8
0|8
0}8
0~8
0!9
x"9
x#9
0$9
0%9
0&9
0'9
0(9
0)9
0*9
0+9
0,9
0-9
0.9
0/9
009
019
029
039
049
059
069
079
089
099
0:9
0;9
0<9
0=9
0>9
0?9
0@9
0A9
0B9
0C9
0D9
0E9
0F9
0G9
0H9
0I9
0J9
0K9
0L9
0M9
0N9
0O9
0P9
0Q9
0R9
0S9
0T9
0U9
0V9
0W9
0X9
0Y9
0Z9
0[9
0\9
0]9
0^9
0_9
0`9
0a9
0b9
0c9
xd9
xe9
xf9
xg9
xh9
xi9
xj9
xk9
xl9
xm9
xn9
xo9
xp9
xq9
xr9
xs9
xt9
xu9
0v9
xw9
xx9
xy9
xz9
x{9
x|9
x}9
0~9
x!:
x":
0#:
0$:
0%:
x&:
x':
0(:
0):
0*:
x+:
x,:
x-:
x.:
x/:
x0:
x1:
x2:
x3:
x4:
x5:
x6:
x7:
x8:
x9:
x::
x;:
x<:
x=:
x>:
x?:
x@:
xA:
xB:
xC:
xD:
xE:
0F:
0G:
0H:
0I:
0J:
0K:
0L:
0M:
xN:
xO:
0P:
xQ:
0R:
xS:
0T:
0U:
xV:
0W:
0X:
0Y:
0Z:
x[:
0\:
x]:
x^:
x_:
x`:
xa:
xb:
xc:
xd:
xe:
xf:
xg:
xh:
xi:
0j:
xk:
xl:
0m:
0n:
0o:
0p:
0q:
0r:
0s:
0t:
0u:
0v:
0w:
0x:
xy:
xz:
0{:
0|:
0}:
0~:
0!;
0";
0#;
0$;
0%;
0&;
0';
0(;
0);
0*;
0+;
0,;
0-;
0.;
0/;
00;
01;
02;
03;
04;
05;
06;
07;
08;
09;
0:;
0;;
0<;
0=;
0>;
0?;
0@;
0A;
0B;
0C;
0D;
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0e;
0f;
0g;
0h;
0i;
0j;
0k;
0l;
0m;
0n;
0o;
0p;
0q;
0r;
0s;
0t;
0u;
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
x5<
x6<
07<
08<
09<
0:<
0;<
0<<
0=<
0><
0?<
0@<
0A<
0B<
0C<
0D<
0E<
0F<
0G<
0H<
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
xW<
xX<
xY<
xZ<
1[<
x\<
x]<
x^<
x_<
x`<
xa<
xb<
0c<
1!
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0/)
00)
01)
02)
03)
04)
05)
06)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
0k-
0l-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0`!
1a!
xb!
1c!
1d!
1e!
1f!
1g!
1h!
1I#
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
1(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
1C0
0D0
0E0
0F0
0G0
0H0
0I0
1J0
0K0
0L0
0M0
0N0
0O0
0P0
1Q0
1R0
0S0
0T0
1U0
1V0
1W0
1X0
0Y0
0Z0
0[0
0\0
0]0
0^0
1_0
1`0
1a0
0b0
0c0
0d0
0e0
0f0
1g0
0h0
0i0
0j0
0k0
0l0
1m0
0n0
1o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
1w0
1x0
0y0
0z0
0{0
1|0
1}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
1/1
101
011
121
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
1A1
1B1
1C1
0D1
0E1
0F1
0G1
0H1
0I1
1J1
1K1
0L1
1M1
0N1
0O1
0P1
0Q1
1R1
0S1
0T1
1U1
0V1
1W1
1X1
0Y1
0Z1
1[1
1\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
1e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
1F5
0G5
0H5
1I5
0J5
1K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
1S5
0T5
0U5
1V5
0W5
0X5
0Y5
0Z5
1[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
1c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
1k5
1l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
1w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
1$6
0%6
0&6
0'6
0(6
1)6
1*6
0+6
0,6
0-6
0.6
0/6
006
116
126
036
046
156
166
176
186
096
0:6
0;6
0<6
0=6
0>6
1?6
$end
#500
1s#
1j5
#30000
0!
0I#
0`0
#60000
1!
1I#
1`0
1j:
1M:
1P:
1Y8
1^8
1Y;
1_8
1X8
1V8
1W8
1M;
1W;
1U;
1S;
1Q;
1O;
1+<
1)<
1'<
1%<
1#<
1!<
1};
1{;
1y;
1w;
1u;
1s;
1q;
1o;
1m;
1k;
1i;
1g;
1e;
1c;
1a;
1_;
1];
1[;
1N7
1S8
1K;
1J;
1a6
0a0
1W5
1e0
1*1
0[1
0x0
0R1
1c<
0}0
0\1
1X5
0V5
1%0
1&0
1$0
1<0
100
1Z5
1]1
0[<
1l"
1k"
1m"
1r"
1~"
1)!
1(!
1'!
16!
1*!
0e1
0(0
0p"
0^!
#90000
0!
0I#
0`0
#120000
1!
1I#
1`0
1~9
1L:
0M:
1!9
0Y8
1)7
0^8
0_8
1a8
0S8
1R8
0X5
0[5
1a0
0W5
0e0
1f0
1r0
1t0
1%1
0*1
1z5
1\1
1U5
1q0
1P1
1Z1
1k1
132
0]1
1&1
1u0
1s0
0g0
1X5
1[5
1V5
1\5
0Z5
1m*
1k*
1c*
1a*
1Y*
1W*
1O*
1M*
1E*
1C*
1;*
19*
11*
1/*
1'*
1%*
1{)
1y)
1q)
1o)
1g)
1e)
1])
1[)
1S)
1Q)
1I)
1G)
1?)
1=)
15)
13)
1+)
1))
1!)
1}(
1u(
1s(
1k(
1i(
1a(
1_(
1W(
1U(
1M(
1K(
1C(
1A(
19(
17(
1/(
1-(
1%(
1#(
1y'
1w'
1o'
1m'
1e'
1c'
1['
1Y'
1Q'
1O'
1^5
0\5
1Z5
1e1
1G/
142
0^5
1E"
1{.
1m.
1_.
1Q.
1C.
15.
1'.
1w-
1i-
1[-
1M-
1?-
11-
1#-
1s,
1e,
1W,
1I,
1;,
1-,
1}+
1o+
1a+
1S+
1E+
17+
1)+
1y*
1}#
1o#
1a#
1S#
1\
1=5
1(0
1>5
1p"
1g/
1^!
1?5
1e"
1V!
0F5
#150000
0!
0I#
0`0
#180000
1!
1I#
1`0
0j:
1~8
1M:
0!9
1F7
1T:
1U:
0)7
1@6
1\:
1t:
1x:
1E;
1i7
0N7
1K7
1S8
1u.
1g.
1Y.
1K.
1=.
1/.
1!.
1q-
1c-
1U-
1G-
19-
1+-
1{,
1m,
1_,
1Q,
1C,
15,
1',
1w+
1i+
1[+
1M+
1?+
11+
1#+
1s*
1w#
1i#
1[#
1M#
0a0
1W5
0f0
0r0
0t0
1!1
0%1
0B1
001
0/1
021
1z0
0U5
1Y5
1[<
1F1
0&1
0u0
0s0
1g0
0X5
0[5
0V5
170
180
000
0m*
0k*
0c*
0a*
0Y*
0W*
0O*
0M*
0E*
0C*
0;*
09*
01*
0/*
0'*
0%*
0{)
0y)
0q)
0o)
0g)
0e)
0])
0[)
0S)
0Q)
0I)
0G)
0?)
0=)
05)
03)
0+)
0))
0!)
0}(
0u(
0s(
0k(
0i(
0a(
0_(
0W(
0U(
0M(
0K(
0C(
0A(
09(
07(
0/(
0-(
0%(
0#(
0y'
0w'
0o'
0m'
0e'
0c'
0['
0Y'
0Q'
0O'
1\5
0Z5
1w"
1v"
0~"
06!
1/!
1.!
1^5
#180500
1e#
1<2
1=2
026
056
076
086
0X0
0W0
0U0
0R0
0;#
0<#
0>#
0A#
0}
0z
0x
0w
#210000
0!
0I#
0`0
#240000
1!
1I#
1`0
1j:
0~9
1K:
0L:
0M:
1!9
0T:
0U:
1Y8
0@6
0\:
1):
0t:
1p:
0x:
1D;
1Z8
1,<
1|6
1^6
0K7
0S8
1J7
0R8
1Q8
1"1
0\5
1_5
1X5
1[5
1a0
0W5
0!1
1$1
1(1
102
1L1
1B1
101
1/1
1'1
1-1
121
0z0
1U5
0q0
0P1
0Z1
0k1
1n*
1d*
1Z*
1P*
1F*
1<*
12*
1(*
1|)
1r)
1h)
1^)
1T)
1J)
1@)
16)
1,)
1")
1v(
1l(
1b(
1X(
1N(
1D(
1:(
10(
1&(
1z'
1p'
1f'
1\'
1R'
1G'
1='
13'
1)'
1}&
1s&
1i&
1_&
1U&
1K&
1A&
17&
1-&
1#&
1w%
1m%
1c%
1Y%
1O%
1E%
1;%
11%
1'%
1{$
1q$
1g$
1]$
1S$
1I$
1?$
15$
1+$
1|'
1V$
032
0[<
0F1
111
0"1
0X5
1V5
1\5
0_5
1Z5
1`5
0^5
070
080
100
0n*
0d*
0Z*
0P*
0F*
0<*
02*
0(*
0|)
0r)
0h)
0^)
0T)
0J)
0@)
06)
0,)
0")
0v(
0l(
0b(
0X(
0N(
0D(
0:(
00(
0&(
0z'
0p'
0f'
0\'
0R'
0G'
0='
03'
0)'
0}&
0s&
0i&
0_&
0U&
0K&
0A&
07&
0-&
0#&
0w%
0m%
0c%
0Y%
0O%
0E%
0;%
01%
0'%
0{$
0q$
0g$
0]$
0S$
0I$
0?$
05$
0+$
1b5
0`5
1^5
0Z5
042
0w"
0v"
1~"
0G/
0{.
0m.
0_.
0Q.
0C.
05.
0'.
0w-
0i-
0[-
0M-
0?-
01-
0#-
0s,
0e,
0W,
0I,
0;,
0-,
0}+
0o+
0a+
0S+
0E+
07+
0)+
0y*
0}#
0o#
0a#
0S#
16!
0/!
0.!
0=5
0b5
0E"
0\
0>5
0g/
0?5
0e"
0V!
1F5
#270000
0!
0I#
0`0
#300000
1!
1I#
1`0
1~9
1}8
0~8
1M:
0!9
0F7
0Y8
1)7
0):
148
128
0p:
1";
0E;
0Z8
1*7
0,<
1<<
0i7
1N7
1K7
1S8
0u.
0g.
0Y.
0K.
0=.
0/.
0!.
0q-
0c-
0U-
0G-
09-
0+-
0{,
0m,
0_,
0Q,
0C,
05,
0',
0w+
0i+
0[+
0M+
0?+
01+
0#+
0s*
0w#
0i#
0[#
0M#
0a0
1W5
0$1
0(1
0L1
0B1
011
0'1
0-1
0U5
0Y5
1]5
1q0
1P1
1Z1
1k1
132
1X5
0V5
1Z5
142
1G/
1{.
1m.
1_.
1Q.
1C.
15.
1'.
1w-
1i-
1[-
1M-
1?-
11-
1#-
1s,
1e,
1W,
1I,
1;,
1-,
1}+
1o+
1a+
1S+
1E+
17+
1)+
1y*
1}#
1o#
1a#
1S#
1=5
1E"
1\
1>5
1g/
1?5
1e"
1V!
0F5
#300500
0e#
0<2
0=2
126
156
176
186
1X0
1W0
1U0
1R0
1;#
1<#
1>#
1A#
1}
1z
1x
1w
#330000
0!
0I#
0`0
#360000
1!
1I#
1`0
1L:
0M:
1!9
1F7
0)7
1@6
048
1'7
028
1%7
0D;
1E;
0*7
1A6
0|6
1i7
0^6
0N7
0K7
0S8
0J7
1R8
1I7
1i*
1g*
1_*
1]*
1U*
1S*
1K*
1I*
1A*
1?*
17*
15*
1-*
1+*
1#*
1!*
1w)
1u)
1m)
1k)
1c)
1a)
1Y)
1W)
1O)
1M)
1E)
1C)
1;)
19)
11)
1/)
1')
1%)
1{(
1y(
1q(
1o(
1g(
1e(
1](
1[(
1S(
1Q(
1I(
1G(
1?(
1=(
15(
13(
1+(
1)(
1!(
1}'
1u'
1s'
1k'
1i'
1a'
1_'
1W'
1U'
1M'
1K'
1C'
1A'
19'
17'
1/'
1-'
1%'
1#'
1y&
1w&
1o&
1m&
1e&
1c&
1[&
1Y&
1Q&
1O&
1G&
1E&
1=&
1;&
13&
11&
1)&
1'&
1}%
1{%
1s%
1q%
1i%
1g%
1_%
1]%
1U%
1S%
1K%
1I%
1A%
1?%
17%
15%
1-%
1+%
1#%
1!%
1w$
1u$
1m$
1k$
1c$
1a$
1Y$
1W$
1O$
1M$
1E$
1C$
1;$
19$
11$
1/$
1'$
1%$
1u.
1g.
1Y.
1K.
1=.
1/.
1!.
1q-
1c-
1U-
1G-
19-
1+-
1{,
1m,
1_,
1Q,
1C,
15,
1',
1w+
1i+
1[+
1M+
1?+
11+
1#+
1s*
1w#
1i#
1[#
1M#
0X5
0[5
1a0
0W5
1b0
1e0
1t0
1*1
002
1n5
1U5
0|'
0V$
1J'
1$$
196
1<6
1=6
1>6
1X5
1[5
1V5
0\5
1_5
0Z5
1`5
0^5
1\5
0_5
1Z5
0`5
1^5
1b5
1^0
1]0
1\0
1Y0
0b5
1C#
1D#
1E#
1H#
1&!
1#!
1"!
1!!
#360500
1e#
1<2
1=2
026
056
076
086
0X0
0W0
0U0
0R0
0;#
0<#
0>#
0A#
0}
0z
0x
0w
#390000
0!
0I#
0`0
#420000
1!
1I#
1`0
1~8
1M:
0!9
0@6
0'7
0%7
1s:
1p:
1w:
0";
1D;
0A6
1/<
1,<
13<
1{:
1|6
0<<
1^6
1K7
1S8
17<
0i*
0g*
0_*
0]*
0U*
0S*
0K*
0I*
0A*
0?*
07*
05*
0-*
0+*
0#*
0!*
0w)
0u)
0m)
0k)
0c)
0a)
0Y)
0W)
0O)
0M)
0E)
0C)
0;)
09)
01)
0/)
0')
0%)
0{(
0y(
0q(
0o(
0g(
0e(
0](
0[(
0S(
0Q(
0I(
0G(
0?(
0=(
05(
03(
0+(
0)(
0!(
0}'
0u'
0s'
0k'
0i'
0a'
0_'
0W'
0U'
0M'
0K'
0C'
0A'
09'
07'
0/'
0-'
0%'
0#'
0y&
0w&
0o&
0m&
0e&
0c&
0[&
0Y&
0Q&
0O&
0G&
0E&
0=&
0;&
03&
01&
0)&
0'&
0}%
0{%
0s%
0q%
0i%
0g%
0_%
0]%
0U%
0S%
0K%
0I%
0A%
0?%
07%
05%
0-%
0+%
0#%
0!%
0w$
0u$
0m$
0k$
0c$
0a$
0Y$
0W$
0O$
0M$
0E$
0C$
0;$
09$
01$
0/$
0'$
0%$
0a0
1W5
0b0
0e0
1f0
1j0
0t0
1v0
1!1
1%1
0*1
1g5
0K1
1L1
0J1
102
0n5
1B1
001
111
0/1
0U5
1Y5
1|'
1V$
0J'
0$$
011
096
0<6
0=6
0>6
0L1
1h5
1&1
1"1
1H1
1k0
0g0
0w0
0X5
0[5
0V5
1n*
1m*
1k*
1d*
1c*
1a*
1Z*
1Y*
1W*
1P*
1O*
1M*
1F*
1E*
1C*
1<*
1;*
19*
12*
11*
1/*
1(*
1'*
1%*
1|)
1{)
1y)
1r)
1q)
1o)
1h)
1g)
1e)
1^)
1])
1[)
1T)
1S)
1Q)
1J)
1I)
1G)
1@)
1?)
1=)
16)
15)
13)
1,)
1+)
1))
1")
1!)
1}(
1v(
1u(
1s(
1l(
1k(
1i(
1b(
1a(
1_(
1X(
1W(
1U(
1N(
1M(
1K(
1D(
1C(
1A(
1:(
19(
17(
10(
1/(
1-(
1&(
1%(
1#(
1z'
1y'
1w'
1p'
1o'
1m'
1f'
1e'
1c'
1\'
1['
1Y'
1R'
1Q'
1O'
1G'
1E'
1='
1;'
13'
11'
1)'
1''
1}&
1{&
1s&
1q&
1i&
1g&
1_&
1]&
1U&
1S&
1K&
1I&
1A&
1?&
17&
15&
1-&
1+&
1#&
1!&
1w%
1u%
1m%
1k%
1c%
1a%
1Y%
1W%
1O%
1M%
1E%
1C%
1;%
19%
11%
1/%
1'%
1%%
1{$
1y$
1q$
1o$
1g$
1e$
1]$
1[$
1S$
1Q$
1I$
1G$
1?$
1=$
15$
13$
1+$
1)$
0\5
1_5
0Z5
1`5
0^5
0^0
0]0
0\0
0Y0
1b5
0C#
0D#
0E#
0H#
0&!
0#!
0"!
0!!
#450000
0!
0I#
0`0
#480000
1!
1I#
1`0
0j:
0K:
1n:
0L:
0M:
1!9
0P:
1Y:
1\:
0s:
1t:
1r:
0p:
0w:
1x:
1";
0/<
10<
0,<
03<
14<
1W:
0{:
1<<
0K7
0S8
1J7
0R8
0Q8
1J:
1P8
1R:
07<
0k0
0&1
0`5
0c5
0"1
1\5
0_5
1X5
1[5
1a0
0W5
0f0
0j0
0v0
0%1
0g5
021
0M1
1{0
0|0
1O1
1R1
0U1
1U5
0n*
0m*
0k*
0d*
0c*
0a*
0Z*
0Y*
0W*
0P*
0O*
0M*
0F*
0E*
0C*
0<*
0;*
09*
02*
01*
0/*
0(*
0'*
0%*
0|)
0{)
0y)
0r)
0q)
0o)
0h)
0g)
0e)
0^)
0])
0[)
0T)
0S)
0Q)
0J)
0I)
0G)
0@)
0?)
0=)
06)
05)
03)
0,)
0+)
0))
0")
0!)
0}(
0v(
0u(
0s(
0l(
0k(
0i(
0b(
0a(
0_(
0X(
0W(
0U(
0N(
0M(
0K(
0D(
0C(
0A(
0:(
09(
07(
00(
0/(
0-(
0&(
0%(
0#(
0z'
0y'
0w'
0p'
0o'
0m'
0f'
0e'
0c'
0\'
0['
0Y'
0R'
0Q'
0O'
0G'
0='
03'
0)'
0}&
0s&
0i&
0_&
0U&
0K&
0A&
07&
0-&
0#&
0w%
0m%
0c%
0Y%
0O%
0E%
0;%
01%
0'%
0{$
0q$
0g$
0]$
0S$
0I$
0?$
05$
0+$
0W1
0X1
1[<
0h5
1w0
0H1
1g0
0X5
1V5
0\5
1Z5
1`5
1c5
1^5
1d5
0b5
1:0
0<0
1,0
000
0E'
0;'
01'
0''
0{&
0q&
0g&
0]&
0S&
0I&
0?&
05&
0+&
0!&
0u%
0k%
0a%
0W%
0M%
0C%
09%
0/%
0%%
0y$
0o$
0e$
0[$
0Q$
0G$
0=$
03$
0)$
1f5
0d5
1b5
0^5
0Z5
1t"
0r"
1$#
0~"
1:!
06!
1,!
0*!
0f5
#480500
1-$
1o5
1p5
#510000
0!
0I#
0`0
#540000
1!
1I#
1`0
1j:
0~9
0}8
0n:
1$:
0~8
1M:
0!9
1P:
1Y8
0Y:
1*:
0\:
1):
0t:
0r:
0x:
00<
04<
0W:
1`8
1_8
0X8
0V8
0W8
1K7
1S8
1|8
0R:
1C9
195
1+6
1.6
1/6
106
1a5
0a0
1W5
0!1
1[1
0\1
1K1
1J1
101
1/1
1'1
1-1
1#1
121
1M1
0{0
1|0
0O1
0R1
1U1
0U5
1S1
1|1
0]5
0q0
0P1
0Z1
0k1
032
1w1
0z5
1"6
1(6
0*6
1W1
1X1
0[<
0p5
1]1
1\1
1X5
0V5
1:5
1m5
1"/
0:0
0%0
0&0
0$0
1<0
0,0
100
1q5
1t5
1u5
1v5
1;5
1Z5
0]1
0e1
1x1
042
1*"
0t"
0l"
0k"
0m"
1r"
0$#
1~"
0G/
1C/
1P0
1O0
1N0
1K0
0{.
0m.
0_.
0Q.
0C.
05.
0'.
0w-
0i-
0[-
0M-
0?-
01-
0#-
0s,
0e,
0W,
0I,
0;,
0-,
0}+
0o+
0a+
0S+
0E+
07+
0)+
0y*
0}#
0o#
0a#
0S#
1A
0:!
16!
0,!
1*!
0)!
0(!
0'!
0q5
0t5
0w5
0x1
0:5
0m5
1e1
1<5
0E"
1I"
15#
16#
17#
1:#
1b/
0J0
1I0
1F0
1`
0\
1v
1s
1r
1q
1x1
1:5
1m5
0;5
0=5
0u5
0v5
1w5
1j"
0-#
1.#
11#
0g/
1c/
0(0
1B0
1A0
1@0
1=0
1[!
1m
1j
0i
0>5
0<5
1;5
1=5
1u5
1v5
0w5
0e"
1i"
0p"
1'#
1(#
1)#
1,#
1(0
0b/
0c/
0C0
0@0
0=0
1Z!
0V!
0^!
1h
1e
1d
1c
1>5
1<5
0?5
1p"
0j"
0i"
0&#
0)#
0,#
1C0
0B0
0A0
1b/
1c/
1^!
0[!
0Z!
0h
0e
0b
1F5
1?5
1&#
0'#
0(#
1j"
1i"
0C0
1B0
1A0
0d
0c
1b
1[!
1Z!
0F5
0&#
1'#
1(#
1d
1c
0b
#540500
0-$
0o5
#570000
0!
0I#
0`0
#600000
1!
1I#
1`0
1~9
0$:
1L:
0M:
1!9
0F7
0Y8
1)7
0*:
158
0):
148
128
0E;
0`8
0_8
1X8
1V8
1W8
1m7
0i7
0K7
0S8
1R8
0I7
1H7
1n7
0C9
0u.
0g.
0Y.
0K.
0=.
0/.
0!.
0q-
0c-
0U-
0G-
09-
0+-
0{,
0m,
0_,
0Q,
0C,
05,
0',
0w+
0i+
0[+
0M+
0?+
01+
0#+
0s*
0w#
0i#
0[#
0M#
095
0+6
0.6
0/6
006
0X5
0[5
1a0
0W5
1r0
1%1
0[1
0B1
0'1
0-1
0#1
1U5
0Y5
0S1
0|1
1q0
1P1
1Z1
1k1
132
0w1
1z5
0"6
0(6
1*6
1X5
1[5
1V5
1\5
0Z5
0:5
0m5
0"/
1%0
1&0
1$0
1s5
0u5
0;5
1^5
0\5
1Z5
0x1
142
0*"
1l"
1k"
1m"
1G/
0C/
0P0
0O0
0N0
0K0
1{.
1m.
1_.
1Q.
1C.
15.
1'.
1w-
1i-
1[-
1M-
1?-
11-
1#-
1s,
1e,
1W,
1I,
1;,
1-,
1}+
1o+
1a+
1S+
1E+
17+
1)+
1y*
1}#
1o#
1a#
1S#
0A
1)!
1(!
1'!
0s5
0v5
1w5
0^5
0<5
1E"
0I"
05#
06#
07#
0:#
0b/
1J0
0I0
0F0
0`
1\
0v
0s
0r
0q
0j"
1-#
0.#
01#
1g/
0c/
0A0
1?0
0[!
0m
0j
1i
1e"
0i"
0(#
1*#
1C0
0B0
0?0
0Z!
1V!
1f
0d
1&#
0'#
0*#
0f
0c
1b
#600500
0e#
0<2
0=2
126
156
176
186
1X0
1W0
1U0
1R0
1;#
1<#
1>#
1A#
1}
1z
1x
1w
#630000
0!
0I#
0`0
#660000
1!
1I#
1`0
1~8
1M:
0!9
1F7
0)7
1@6
058
1(7
048
1'7
028
1%7
0D;
1E;
0m7
1"7
0|6
1i7
0^6
1K7
1S8
0J7
0n7
1#7
1j*
1i*
1g*
1`*
1_*
1]*
1V*
1U*
1S*
1L*
1K*
1I*
1B*
1A*
1?*
18*
17*
15*
1.*
1-*
1+*
1$*
1#*
1!*
1x)
1w)
1u)
1n)
1m)
1k)
1d)
1c)
1a)
1Z)
1Y)
1W)
1P)
1O)
1M)
1F)
1E)
1C)
1<)
1;)
19)
12)
11)
1/)
1()
1')
1%)
1|(
1{(
1y(
1r(
1q(
1o(
1h(
1g(
1e(
1^(
1](
1[(
1T(
1S(
1Q(
1J(
1I(
1G(
1@(
1?(
1=(
16(
15(
13(
1,(
1+(
1)(
1"(
1!(
1}'
1v'
1u'
1s'
1l'
1k'
1i'
1b'
1a'
1_'
1X'
1W'
1U'
1N'
1M'
1K'
1D'
1C'
1A'
1:'
19'
17'
10'
1/'
1-'
1&'
1%'
1#'
1z&
1y&
1w&
1p&
1o&
1m&
1f&
1e&
1c&
1\&
1[&
1Y&
1R&
1Q&
1O&
1H&
1G&
1E&
1>&
1=&
1;&
14&
13&
11&
1*&
1)&
1'&
1~%
1}%
1{%
1t%
1s%
1q%
1j%
1i%
1g%
1`%
1_%
1]%
1V%
1U%
1S%
1L%
1K%
1I%
1B%
1A%
1?%
18%
17%
15%
1.%
1-%
1+%
1$%
1#%
1!%
1x$
1w$
1u$
1n$
1m$
1k$
1d$
1c$
1a$
1Z$
1Y$
1W$
1P$
1O$
1M$
1F$
1E$
1C$
1<$
1;$
19$
12$
11$
1/$
1($
1'$
1%$
1u.
1g.
1Y.
1K.
1=.
1/.
1!.
1q-
1c-
1U-
1G-
19-
1+-
1{,
1m,
1_,
1Q,
1C,
15,
1',
1w+
1i+
1[+
1M+
1?+
11+
1#+
1s*
1w#
1i#
1[#
1M#
1n5
0a0
1W5
1b0
1e0
0r0
0%1
1*1
002
1y1
0U5
1Y5
1J'
1$$
0|'
0V$
1T'
1.$
0X5
0[5
0V5
1=6
1>6
0?6
1\5
0Z5
1^5
0_0
1^0
1]0
0B#
1C#
1D#
1"!
1!!
0~
#660500
1e#
1<2
1=2
026
056
076
086
0X0
0W0
0U0
0R0
0;#
0<#
0>#
0A#
0}
0z
0x
0w
#690000
0!
0I#
0`0
#720000
1!
1I#
1`0
1K:
0L:
0M:
1!9
0@6
0(7
0'7
0%7
1q:
1s:
1p:
1w:
0";
1D;
1-<
1/<
1,<
13<
18<
1{:
0"7
1|:
1|6
0<<
1^6
0K7
0S8
1J7
0R8
1Q8
0#7
17<
0j*
0i*
0g*
0`*
0_*
0]*
0V*
0U*
0S*
0L*
0K*
0I*
0B*
0A*
0?*
08*
07*
05*
0.*
0-*
0+*
0$*
0#*
0!*
0x)
0w)
0u)
0n)
0m)
0k)
0d)
0c)
0a)
0Z)
0Y)
0W)
0P)
0O)
0M)
0F)
0E)
0C)
0<)
0;)
09)
02)
01)
0/)
0()
0')
0%)
0|(
0{(
0y(
0r(
0q(
0o(
0h(
0g(
0e(
0^(
0](
0[(
0T(
0S(
0Q(
0J(
0I(
0G(
0@(
0?(
0=(
06(
05(
03(
0,(
0+(
0)(
0"(
0!(
0}'
0v'
0u'
0s'
0l'
0k'
0i'
0b'
0a'
0_'
0X'
0W'
0U'
0N'
0M'
0K'
0D'
0C'
0A'
0:'
09'
07'
00'
0/'
0-'
0&'
0%'
0#'
0z&
0y&
0w&
0p&
0o&
0m&
0f&
0e&
0c&
0\&
0[&
0Y&
0R&
0Q&
0O&
0H&
0G&
0E&
0>&
0=&
0;&
04&
03&
01&
0*&
0)&
0'&
0~%
0}%
0{%
0t%
0s%
0q%
0j%
0i%
0g%
0`%
0_%
0]%
0V%
0U%
0S%
0L%
0K%
0I%
0B%
0A%
0?%
08%
07%
05%
0.%
0-%
0+%
0$%
0#%
0!%
0x$
0w$
0u$
0n$
0m$
0k$
0d$
0c$
0a$
0Z$
0Y$
0W$
0P$
0O$
0M$
0F$
0E$
0C$
0<$
0;$
09$
02$
01$
0/$
0($
0'$
0%$
0n5
0\5
1_5
1X5
1[5
1a0
0W5
0b0
1v0
1!1
1$1
1(1
0*1
102
0y1
0K1
1L1
0J1
1B1
001
111
0/1
1U5
0J'
0$$
1|'
1V$
0T'
0.$
011
0L1
1)1
1&1
1"1
0w0
1H1
0X5
1V5
1\5
0_5
1Z5
0`5
0c5
0^5
0=6
0>6
1?6
1H'
1G'
1E'
1>'
1='
1;'
14'
13'
11'
1*'
1)'
1''
1~&
1}&
1{&
1t&
1s&
1q&
1j&
1i&
1g&
1`&
1_&
1]&
1V&
1U&
1S&
1L&
1K&
1I&
1B&
1A&
1?&
18&
17&
15&
1.&
1-&
1+&
1$&
1#&
1!&
1x%
1w%
1u%
1n%
1m%
1k%
1d%
1c%
1a%
1Z%
1Y%
1W%
1P%
1O%
1M%
1F%
1E%
1C%
1<%
1;%
19%
12%
11%
1/%
1(%
1'%
1%%
1|$
1{$
1y$
1r$
1q$
1o$
1h$
1g$
1e$
1^$
1]$
1[$
1T$
1S$
1Q$
1J$
1I$
1G$
1@$
1?$
1=$
16$
15$
13$
1,$
1+$
1)$
1n*
1m*
1k*
1d*
1c*
1a*
1Z*
1Y*
1W*
1P*
1O*
1M*
1F*
1E*
1C*
1<*
1;*
19*
12*
11*
1/*
1(*
1'*
1%*
1|)
1{)
1y)
1r)
1q)
1o)
1h)
1g)
1e)
1^)
1])
1[)
1T)
1S)
1Q)
1J)
1I)
1G)
1@)
1?)
1=)
16)
15)
13)
1,)
1+)
1))
1")
1!)
1}(
1v(
1u(
1s(
1l(
1k(
1i(
1b(
1a(
1_(
1X(
1W(
1U(
1N(
1M(
1K(
1D(
1C(
1A(
1:(
19(
17(
10(
1/(
1-(
1&(
1%(
1#(
1z'
1y'
1w'
1p'
1o'
1m'
1f'
1e'
1c'
1\'
1['
1Y'
1R'
1Q'
1O'
1d5
0b5
1`5
1c5
1^5
0Z5
0d5
1b5
1f5
1_0
0^0
0]0
0f5
1B#
0C#
0D#
0"!
0!!
1~
#750000
0!
0I#
0`0
#780000
1!
1I#
1`0
1}8
0~8
1M:
0!9
0P:
1Y:
1\:
1Z:
0q:
0s:
1t:
1r:
0p:
0w:
1x:
1";
0-<
0/<
10<
1.<
0,<
03<
14<
1W:
08<
0{:
0|:
1<<
1K7
1S8
07<
0a0
1W5
0v0
0!1
0$1
0(1
021
0M1
1x0
1O1
1R1
0c<
0U5
0Y5
1]5
1}0
0O1
0)1
0&1
0"1
1w0
0H1
1X5
0V5
0<0
0H'
0G'
0E'
0>'
0='
0;'
04'
03'
01'
0*'
0)'
0''
0~&
0}&
0{&
0t&
0s&
0q&
0j&
0i&
0g&
0`&
0_&
0]&
0V&
0U&
0S&
0L&
0K&
0I&
0B&
0A&
0?&
08&
07&
05&
0.&
0-&
0+&
0$&
0#&
0!&
0x%
0w%
0u%
0n%
0m%
0k%
0d%
0c%
0a%
0Z%
0Y%
0W%
0P%
0O%
0M%
0F%
0E%
0C%
0<%
0;%
09%
02%
01%
0/%
0(%
0'%
0%%
0|$
0{$
0y$
0r$
0q$
0o$
0h$
0g$
0e$
0^$
0]$
0[$
0T$
0S$
0Q$
0J$
0I$
0G$
0@$
0?$
0=$
06$
05$
03$
0,$
0+$
0)$
0n*
0m*
0k*
0d*
0c*
0a*
0Z*
0Y*
0W*
0P*
0O*
0M*
0F*
0E*
0C*
0<*
0;*
09*
02*
01*
0/*
0(*
0'*
0%*
0|)
0{)
0y)
0r)
0q)
0o)
0h)
0g)
0e)
0^)
0])
0[)
0T)
0S)
0Q)
0J)
0I)
0G)
0@)
0?)
0=)
06)
05)
03)
0,)
0+)
0))
0")
0!)
0}(
0v(
0u(
0s(
0l(
0k(
0i(
0b(
0a(
0_(
0X(
0W(
0U(
0N(
0M(
0K(
0D(
0C(
0A(
0:(
09(
07(
00(
0/(
0-(
0&(
0%(
0#(
0z'
0y'
0w'
0p'
0o'
0m'
0f'
0e'
0c'
0\'
0['
0Y'
0R'
0Q'
0O'
1Z5
1[<
0r"
0*!
#780500
1-$
1]'
1S'
17$
1o5
1z1
1s1
1q1
1r1
1t1
1{1
1p5
#810000
0!
0I#
0`0
#840000
1!
1I#
1`0
1L:
0M:
1!9
1P:
1Y8
0Y:
1*:
1^8
0\:
1):
0Z:
1v9
0t:
0r:
0x:
00<
0.<
04<
0W:
1_8
0a8
1B9
1c9
1b9
0K7
0S8
0J7
1R8
1I7
1C9
0X5
0[5
1a0
0W5
1x1
1/6
106
016
0k1
1u1
1|1
0z5
1{5
1K1
1J1
101
1/1
1,1
1-1
121
1M1
0x0
0R1
1c<
1U5
0}0
0r1
0p5
0t1
0{1
1|5
1w1
1}1
1z5
0{5
0*6
1v1
165
1%6
1&6
1(6
032
1s5
1v5
0w5
1X5
1[5
1V5
0\5
1_5
0Z5
1"/
1#/
1<0
0`5
0c5
0^5
1\5
0_5
1Z5
042
1'6
0w1
0|5
1H2
0x1
1~5
0[<
1*"
1)"
1r"
1C/
1B/
0G/
0Q0
1P0
1O0
1c/
0{.
0m.
0_.
0Q.
0C.
05.
0'.
0w-
0i-
0[-
0M-
0?-
01-
0#-
0s,
0e,
0W,
0I,
0;,
0-,
0}+
0o+
0a+
0S+
0E+
07+
0)+
0y*
0}#
0o#
0a#
0S#
1A
1@
1*!
0s5
0v5
1w5
1I2
0~5
1x1
0=5
1`5
1c5
1^5
1d5
0b5
1I"
1J"
0E"
04#
15#
16#
1i"
0C0
1B0
1?0
1I0
0J0
1~.
1p.
1b.
1T.
1F.
18.
1*.
1z-
1l-
1^-
1P-
1B-
14-
1&-
1v,
1h,
1Z,
1L,
1>,
10,
1",
1r+
1d+
1V+
1H+
1:+
1,+
1|*
1"$
1r#
1d#
1V#
1a
1`
0\
1r
1q
0p
1Z!
1f5
0d5
1b5
1=5
1r5
0w5
0&#
1'#
1*#
1.#
0-#
1D0
0c/
1H0
0g/
1f
1c
0b
1j
0i
0f5
13#
0i"
1/#
0e"
1c/
0D0
1d/
1C0
0B0
0?0
1o
1k
0Z!
0V!
1i"
03#
1h"
1&#
0'#
0*#
0C0
1>0
1Z!
1Y!
0o
0f
0c
1b
0&#
1+#
1g
0b
#840500
0-$
0]'
0S'
07$
0o5
0z1
0s1
0q1
#870000
0!
0I#
0`0
#900000
1!
1I#
1`0
1~8
1M:
0!9
0Y8
1)7
0*:
0^8
0):
0v9
138
128
1?;
0E;
0_8
1a8
1/8
0B9
0c9
1m7
0b9
0i7
1l7
1K7
1S8
108
0C9
1J#
1x.
0u.
1j.
0g.
1\.
0Y.
1N.
0K.
1@.
0=.
12.
0/.
1$.
0!.
1t-
0q-
1f-
0c-
1X-
0U-
1J-
0G-
1<-
09-
1.-
0+-
1~,
0{,
1p,
0m,
1b,
0_,
1T,
0Q,
1F,
0C,
18,
05,
1*,
0',
1z+
0w+
1l+
0i+
1^+
0[+
1P+
0M+
1B+
0?+
14+
01+
1&+
0#+
1v*
0s*
1z#
0w#
1l#
0i#
1^#
0[#
1P#
0M#
1f#
0v1
0k5
0a0
1W5
1j0
1%1
0x1
0/6
006
116
1k1
0u1
0|1
0z5
0B1
0A1
0,1
0-1
0U5
1Y5
1z5
1*6
065
0%6
0&6
0(6
132
0=5
1q5
0r5
1t5
1u5
0X5
0[5
0V5
0}1
0"/
0#/
0H2
0\5
1_5
0Z5
142
0'6
0*"
0)"
0C/
0B/
1G/
1Q0
0P0
0O0
0c/
1{.
1m.
1_.
1Q.
1C.
15.
1'.
1w-
1i-
1[-
1M-
1?-
11-
1#-
1s,
1e,
1W,
1I,
1;,
1-,
1}+
1o+
1a+
1S+
1E+
17+
1)+
1y*
1}#
1o#
1a#
1S#
0A
0@
1=5
0`5
0c5
0^5
0I2
0I"
0J"
1E"
14#
05#
06#
0i"
1A0
1@0
0>0
1=0
0I0
1J0
0~.
0p.
0b.
0T.
0F.
08.
0*.
0z-
0l-
0^-
0P-
0B-
04-
0&-
0v,
0h,
0Z,
0L,
0>,
00,
0",
0r+
0d+
0V+
0H+
0:+
0,+
0|*
0"$
0r#
0d#
0V#
0a
0`
1\
0r
0q
1p
0Z!
0q5
0t5
0u5
1w5
1d5
0b5
1(#
1)#
0+#
1,#
0.#
1-#
0H0
1g/
1h
0g
1e
1d
0j
1i
1f5
0/#
1e"
0d/
0k
1V!
0h"
1C0
0A0
0@0
0=0
0Y!
1&#
0(#
0)#
0,#
0h
0e
0d
1b
#900500
0s#
0e#
1W#
0j5
0<2
1o1
1p1
0=2
0l5
146
066
176
1W0
0V0
1T0
1<#
0=#
1?#
1{
0y
1x
#930000
0!
0I#
0`0
#960000
1!
1I#
1`0
0K:
0L:
0M:
1!9
0)7
1@6
038
1&7
028
1%7
1>;
0?;
0D;
1E;
0/8
1L;
1`6
0m7
1"7
0|6
1i7
0^6
1!7
0l7
0K7
0S8
1J7
0R8
0Q8
0J:
0P8
1I:
1O8
008
0J;
0a6
1h*
1g*
1^*
1]*
1T*
1S*
1J*
1I*
1@*
1?*
16*
15*
1,*
1+*
1"*
1!*
1v)
1u)
1l)
1k)
1b)
1a)
1X)
1W)
1N)
1M)
1D)
1C)
1:)
19)
10)
1/)
1&)
1%)
1z(
1y(
1p(
1o(
1f(
1e(
1\(
1[(
1R(
1Q(
1H(
1G(
1>(
1=(
14(
13(
1*(
1)(
1~'
1}'
1t'
1s'
1j'
1i'
1`'
1_'
1V'
1U'
1L'
1K'
1B'
1A'
18'
17'
1.'
1-'
1$'
1#'
1x&
1w&
1n&
1m&
1d&
1c&
1Z&
1Y&
1P&
1O&
1F&
1E&
1<&
1;&
12&
11&
1(&
1'&
1|%
1{%
1r%
1q%
1h%
1g%
1^%
1]%
1T%
1S%
1J%
1I%
1@%
1?%
16%
15%
1,%
1+%
1"%
1!%
1v$
1u$
1l$
1k$
1b$
1a$
1X$
1W$
1N$
1M$
1D$
1C$
1:$
19$
10$
1/$
1&$
1%$
0J#
0x.
1u.
0j.
1g.
0\.
1Y.
0N.
1K.
0@.
1=.
02.
1/.
0$.
1!.
0t-
1q-
0f-
1c-
0X-
1U-
0J-
1G-
0<-
19-
0.-
1+-
0~,
1{,
0p,
1m,
0b,
1_,
0T,
1Q,
0F,
1C,
08,
15,
0*,
1',
0z+
1w+
0l+
1i+
0^+
1[+
0P+
1M+
0B+
1?+
04+
11+
0&+
1#+
0v*
1s*
0z#
1w#
0l#
1i#
0^#
1[#
0P#
1M#
0f#
1k5
0d5
1c0
0g0
0w0
1k0
1&1
1`5
1c5
1\5
0_5
1X5
1[5
1a0
0W5
0e0
0j0
0%1
1E2
002
1y1
1U5
1m*
1k*
1c*
1a*
1Y*
1W*
1O*
1M*
1E*
1C*
1;*
19*
11*
1/*
1'*
1%*
1{)
1y)
1q)
1o)
1g)
1e)
1])
1[)
1S)
1Q)
1I)
1G)
1?)
1=)
15)
13)
1+)
1))
1!)
1}(
1u(
1s(
1k(
1i(
1a(
1_(
1W(
1U(
1M(
1K(
1C(
1A(
19(
17(
1/(
1-(
1%(
1#(
1y'
1w'
1o'
1m'
1e'
1c'
1['
1Y'
1Q'
1O'
1^'
18$
0|'
0V$
1T'
1.$
1:6
0?6
0&1
0k0
1g0
1w0
0X5
1V5
0\5
1Z5
0`5
1^5
1d5
0c0
1b5
1d0
0f5
0m*
0k*
0c*
0a*
0Y*
0W*
0O*
0M*
0E*
0C*
0;*
09*
01*
0/*
0'*
0%*
0{)
0y)
0q)
0o)
0g)
0e)
0])
0[)
0S)
0Q)
0I)
0G)
0?)
0=)
05)
03)
0+)
0))
0!)
0}(
0u(
0s(
0k(
0i(
0a(
0_(
0W(
0U(
0M(
0K(
0C(
0A(
09(
07(
0/(
0-(
0%(
0#(
0y'
0w'
0o'
0m'
0e'
0c'
0['
0Y'
0Q'
0O'
1H5
0d0
1f5
0b5
0^5
0Z5
0H5
0_0
1Z0
0B#
1G#
1%!
0~
#960500
1s#
1e#
0W#
1j5
1<2
0o1
0p1
1=2
1l5
046
166
076
0W0
1V0
0T0
0<#
1=#
0?#
0{
1y
0x
#990000
0!
0I#
0`0
#1020000
1!
1I#
1`0
0}8
0~8
1M:
0!9
0@6
0&7
0%7
1p:
1u:
1w:
1}:
0";
0>;
1D;
1,<
11<
13<
0L;
0`6
18<
0"7
1|:
1|6
0<<
1^6
0!7
19<
1K7
1S8
0|8
1{8
1J;
1a6
0h*
0g*
0^*
0]*
0T*
0S*
0J*
0I*
0@*
0?*
06*
05*
0,*
0+*
0"*
0!*
0v)
0u)
0l)
0k)
0b)
0a)
0X)
0W)
0N)
0M)
0D)
0C)
0:)
09)
00)
0/)
0&)
0%)
0z(
0y(
0p(
0o(
0f(
0e(
0\(
0[(
0R(
0Q(
0H(
0G(
0>(
0=(
04(
03(
0*(
0)(
0~'
0}'
0t'
0s'
0j'
0i'
0`'
0_'
0V'
0U'
0L'
0K'
0B'
0A'
08'
07'
0.'
0-'
0$'
0#'
0x&
0w&
0n&
0m&
0d&
0c&
0Z&
0Y&
0P&
0O&
0F&
0E&
0<&
0;&
02&
01&
0(&
0'&
0|%
0{%
0r%
0q%
0h%
0g%
0^%
0]%
0T%
0S%
0J%
0I%
0@%
0?%
06%
05%
0,%
0+%
0"%
0!%
0v$
0u$
0l$
0k$
0b$
0a$
0X$
0W$
0N$
0M$
0D$
0C$
0:$
09$
00$
0/$
0&$
0%$
1e5
0a5
0a0
1W5
1e0
1h0
1j0
1r0
1%1
1*1
0E2
102
0y1
0K1
1L1
1B1
1A1
001
111
0U5
0Y5
0]5
0^'
08$
1|'
1V$
0T'
0.$
011
0L1
0:6
1?6
1+1
1H1
1h5
1&1
1s0
1k0
1i0
0g0
0w0
1X5
0V5
1m*
1l*
1k*
1c*
1b*
1a*
1Y*
1X*
1W*
1O*
1N*
1M*
1E*
1D*
1C*
1;*
1:*
19*
11*
10*
1/*
1'*
1&*
1%*
1{)
1z)
1y)
1q)
1p)
1o)
1g)
1f)
1e)
1])
1\)
1[)
1S)
1R)
1Q)
1I)
1H)
1G)
1?)
1>)
1=)
15)
14)
13)
1+)
1*)
1))
1!)
1~(
1}(
1u(
1t(
1s(
1k(
1j(
1i(
1a(
1`(
1_(
1W(
1V(
1U(
1M(
1L(
1K(
1C(
1B(
1A(
19(
18(
17(
1/(
1.(
1-(
1%(
1$(
1#(
1y'
1x'
1w'
1o'
1n'
1m'
1e'
1d'
1c'
1['
1Z'
1Y'
1Q'
1P'
1O'
1F'
1E'
1<'
1;'
12'
11'
1('
1''
1|&
1{&
1r&
1q&
1h&
1g&
1^&
1]&
1T&
1S&
1J&
1I&
1@&
1?&
16&
15&
1,&
1+&
1"&
1!&
1v%
1u%
1l%
1k%
1b%
1a%
1X%
1W%
1N%
1M%
1D%
1C%
1:%
19%
10%
1/%
1&%
1%%
1z$
1y$
1p$
1o$
1f$
1e$
1\$
1[$
1R$
1Q$
1H$
1G$
1>$
1=$
14$
13$
1*$
1)$
1Z5
1_0
0Z0
1B#
0G#
0%!
1~
#1050000
0!
0I#
0`0
#1080000
1!
1I#
1`0
0j:
1m:
1n:
1L:
0M:
1!9
1T:
0P:
1\:
1X:
1t:
0p:
0u:
0w:
1x:
1v:
0}:
1";
0,<
01<
03<
14<
12<
1W:
08<
0|:
1<<
09<
0K7
0S8
0J7
1R8
0I7
0H7
1G7
1R:
0i0
0X5
0[5
1a0
0W5
0e0
1f0
0h0
0j0
0r0
1!1
0%1
0*1
0/1
0M1
021
1{0
1R1
1O1
0c<
1U5
0|0
1V1
1c<
0+1
0H1
0h5
0&1
0s0
0k0
1g0
1w0
1X5
1[5
1V5
1\5
0Z5
1:0
0<0
180
1,0
1-0
000
0m*
0l*
0k*
0c*
0b*
0a*
0Y*
0X*
0W*
0O*
0N*
0M*
0E*
0D*
0C*
0;*
0:*
09*
01*
00*
0/*
0'*
0&*
0%*
0{)
0z)
0y)
0q)
0p)
0o)
0g)
0f)
0e)
0])
0\)
0[)
0S)
0R)
0Q)
0I)
0H)
0G)
0?)
0>)
0=)
05)
04)
03)
0+)
0*)
0))
0!)
0~(
0}(
0u(
0t(
0s(
0k(
0j(
0i(
0a(
0`(
0_(
0W(
0V(
0U(
0M(
0L(
0K(
0C(
0B(
0A(
09(
08(
07(
0/(
0.(
0-(
0%(
0$(
0#(
0y'
0x'
0w'
0o'
0n'
0m'
0e'
0d'
0c'
0['
0Z'
0Y'
0Q'
0P'
0O'
0F'
0E'
0<'
0;'
02'
01'
0('
0''
0|&
0{&
0r&
0q&
0h&
0g&
0^&
0]&
0T&
0S&
0J&
0I&
0@&
0?&
06&
05&
0,&
0+&
0"&
0!&
0v%
0u%
0l%
0k%
0b%
0a%
0X%
0W%
0N%
0M%
0D%
0C%
0:%
09%
00%
0/%
0&%
0%%
0z$
0y$
0p$
0o$
0f$
0e$
0\$
0[$
0R$
0Q$
0H$
0G$
0>$
0=$
04$
03$
0*$
0)$
1^5
0\5
1Z5
0W1
0X1
1[<
1t"
0r"
1v"
1$#
1##
0~"
1:!
19!
06!
1.!
1,!
0*!
0^5
#1080500
1A$
17$
1F2
1q1
1r1
1G2
#1110000
0!
0I#
0`0
#1140000
1!
1I#
1`0
1j:
0~9
0m:
1#:
0n:
1$:
1~8
1M:
0!9
0T:
1P:
1Y8
0\:
1):
0X:
1(:
0t:
0x:
0v:
04<
02<
0W:
1`8
1_8
0X8
0W8
1B9
1A9
1K7
1S8
0R:
0a0
1W5
0f0
1h0
0!1
1$1
1I2
1x1
1,6
016
1a1
0\1
1K1
101
1/1
1,1
1M1
1'1
1-1
121
0{0
0R1
1|0
0O1
0V1
0U5
0m0
1S1
1|1
1]5
1n1
0q0
0P1
0Z1
0k1
1~.
1p.
1b.
1T.
1F.
18.
1*.
1z-
1l-
1^-
1P-
1B-
14-
1&-
1v,
1h,
1Z,
1L,
1>,
10,
1",
1r+
1d+
1V+
1H+
1:+
1,+
1|*
1"$
1r#
1d#
1V#
032
1~1
1H2
1|5
1}5
1'6
0)6
1w1
1}1
1!6
1%6
0*6
0]5
1n0
1W1
1X1
0[<
0r1
0G2
1]1
1h1
1r5
0w5
0X5
0[5
0V5
0:0
1$/
1#/
0%0
0$0
1<0
080
0,0
0-0
100
1\5
0Z5
1i1
1v1
165
1d1
1a5
0'6
0H2
0x1
0I2
1A2
042
0t"
1("
1)"
0l"
0m"
1r"
0v"
0$#
0##
1~"
0G/
1D/
1C/
0Q0
1L0
1c/
1d/
0~.
0{.
0p.
0m.
0b.
0_.
0T.
0Q.
0F.
0C.
08.
05.
0*.
0'.
0z-
0w-
0l-
0i-
0^-
0[-
0P-
0M-
0B-
0?-
04-
01-
0&-
0#-
0v,
0s,
0h,
0e,
0Z,
0W,
0L,
0I,
0>,
0;,
00,
0-,
0",
0}+
0r+
0o+
0d+
0a+
0V+
0S+
0H+
0E+
0:+
07+
0,+
0)+
0|*
0y*
0"$
0}#
0r#
0o#
0d#
0a#
0V#
0S#
0:!
09!
16!
0.!
0,!
1*!
1@
1?
0)!
0(!
0=5
0r5
1w5
175
1!2
1%2
1,2
132
1:2
0A2
1H2
1O3
1V3
1]3
1d3
1k3
1r3
1y3
1"4
1)4
104
174
1>4
1E4
1L4
1S4
1Z4
1a4
1h4
1o4
1v4
1}4
1&5
1-5
145
185
1^5
0E"
1H"
1I"
04#
19#
1i"
1h"
0C0
1>0
0J0
1E0
1H0
1`
1_
0\
1u
0p
1Z!
1Y!
1"2
0:2
1m5
0>5
0&#
1+#
0-#
12#
1/#
0g/
0d/
0c/
0H0
1'0
1)0
1g
0b
1n
1k
0i
1q5
1t5
1u5
1v5
1#2
032
0e"
0h"
0i"
0/#
1q"
1o"
1C0
0>0
0Z!
0Y!
0V!
0k
1_!
1]!
1$2
0,2
1&#
0+#
1b/
0g
1b
0%2
1N3
1j"
1B0
1A0
1@0
1=0
1[!
0O3
1U3
1'#
1(#
1)#
1,#
1h
1e
1d
1c
0V3
1\3
0]3
1c3
0d3
1j3
0k3
1q3
0r3
1x3
0y3
1!4
0"4
1(4
0)4
1/4
004
164
074
1=4
0>4
1D4
0E4
1K4
0L4
1R4
0S4
1Y4
0Z4
1`4
0a4
1g4
0h4
1n4
0o4
1u4
0v4
1|4
0}4
1%5
0&5
1,5
0-5
135
045
085
0?5
0m5
0q5
0t5
0u5
0v5
1F5
0b/
0j"
0B0
0A0
0@0
0=0
0[!
0'#
0(#
0)#
0,#
0h
0e
0d
0c
#1140500
0A$
07$
0F2
0q1
#1170000
0!
0I#
0`0
#1200000
1!
1I#
1`0
1~9
0#:
1K:
0$:
0L:
0M:
1!9
0F7
0Y8
1)7
0):
148
0(:
138
128
0E;
0`8
0_8
1X8
1W8
0B9
0i7
0A9
1N7
0K7
0S8
0R8
1Q8
1H7
0u.
0g.
0Y.
0K.
0=.
0/.
0!.
0q-
0c-
0U-
0G-
09-
0+-
0{,
0m,
0_,
0Q,
0C,
05,
0',
0w+
0i+
0[+
0M+
0?+
01+
0#+
0s*
0w#
0i#
0[#
0M#
0\5
1_5
1i0
1X5
1[5
1a0
0W5
0h0
0$1
0~1
0}1
0,6
116
0a1
1\1
0B1
0,1
0'1
0-1
1U5
1Y5
1m0
0S1
0|1
1]5
0n0
0n1
1q0
1P1
1Z1
1k1
0#2
132
0|5
0}5
1'6
1)6
0a5
0w1
1}1
0!6
0%6
0]5
0]1
0d1
0e1
0h1
0!2
1A2
0i0
0X5
1V5
1\5
0_5
1Z5
1`5
0^5
0$/
0#/
1%0
1$0
1b5
0`5
1^5
0Z5
0"2
0i1
0v1
065
1w1
1%2
032
1:2
1O3
1V3
1]3
1d3
1k3
1r3
1y3
1"4
1)4
104
174
1>4
1E4
1L4
1S4
1Z4
1a4
1h4
1o4
1v4
1}4
1&5
1-5
145
1:5
1m5
075
1e1
0'6
1~1
1*6
0$2
1,2
0("
0)"
1l"
1m"
1G/
0D/
0C/
1Q0
0L0
0@
0?
1)!
1(!
1-2
1B2
1I2
0:5
0m5
1q5
1t5
1u5
1v5
1;5
155
1.5
1'5
1~4
1w4
1p4
1i4
1b4
1[4
1T4
1M4
1F4
1?4
184
114
1*4
1#4
1z3
1s3
1l3
1e3
1^3
1W3
1P3
1;2
1&2
1x1
0w1
0}1
0~1
0%2
0,2
0:2
0N3
0U3
0\3
0c3
0j3
0q3
0x3
0!4
0(4
0/4
064
0=4
0D4
0K4
0R4
0Y4
0`4
0g4
0n4
0u4
0|4
0%5
0,5
035
132
0b5
1E"
0H"
0I"
14#
09#
0(0
0'0
0E0
1H0
1~.
1}.
1|.
1z.
1y.
1p.
1o.
1n.
1l.
1k.
1b.
1a.
1`.
1^.
1].
1T.
1S.
1R.
1P.
1O.
1F.
1E.
1D.
1B.
1A.
18.
17.
16.
14.
13.
1*.
1).
1(.
1&.
1%.
1z-
1y-
1x-
1v-
1u-
1l-
1k-
1j-
1h-
1g-
1^-
1]-
1\-
1Z-
1Y-
1P-
1O-
1N-
1L-
1K-
1B-
1A-
1@-
1>-
1=-
14-
13-
12-
10-
1/-
1&-
1%-
1$-
1"-
1!-
1v,
1u,
1t,
1r,
1q,
1h,
1g,
1f,
1d,
1c,
1Z,
1Y,
1X,
1V,
1U,
1L,
1K,
1J,
1H,
1G,
1>,
1=,
1<,
1:,
19,
10,
1/,
1.,
1,,
1+,
1",
1!,
1~+
1|+
1{+
1r+
1q+
1p+
1n+
1m+
1d+
1c+
1b+
1`+
1_+
1V+
1U+
1T+
1R+
1Q+
1H+
1G+
1F+
1D+
1C+
1:+
19+
18+
16+
15+
1,+
1++
1*+
1(+
1'+
1|*
1{*
1z*
1x*
1w*
1"$
1!$
1~#
1|#
1{#
1r#
1q#
1p#
1n#
1m#
1d#
1c#
1b#
1`#
1_#
1V#
1U#
1T#
1R#
1Q#
0`
0_
1\
0u
1p
142
045
0-5
0&5
0}4
0v4
0o4
0h4
0a4
0Z4
0S4
0L4
0E4
0>4
074
004
0)4
0"4
0y3
0r3
0k3
0d3
0]3
0V3
0O3
0;2
0-2
0&2
0A2
0H2
0x1
1:5
1@5
1B5
1A5
1C5
1D5
1E5
0F5
1<5
1>5
0q5
1r5
1s5
0t5
0u5
0v5
0w5
1=5
0p"
0q"
02#
1/#
1J0
0H0
1(0
1b/
0)0
0|.
1{.
0z.
0y.
0n.
1m.
0l.
0k.
0`.
1_.
0^.
0].
0R.
1Q.
0P.
0O.
0D.
1C.
0B.
0A.
06.
15.
04.
03.
0(.
1'.
0&.
0%.
0x-
1w-
0v-
0u-
0j-
1i-
0h-
0g-
0\-
1[-
0Z-
0Y-
0N-
1M-
0L-
0K-
0@-
1?-
0>-
0=-
02-
11-
00-
0/-
0$-
1#-
0"-
0!-
0t,
1s,
0r,
0q,
0f,
1e,
0d,
0c,
0X,
1W,
0V,
0U,
0J,
1I,
0H,
0G,
0<,
1;,
0:,
09,
0.,
1-,
0,,
0+,
0~+
1}+
0|+
0{+
0p+
1o+
0n+
0m+
0b+
1a+
0`+
0_+
0T+
1S+
0R+
0Q+
0F+
1E+
0D+
0C+
08+
17+
06+
05+
0*+
1)+
0(+
0'+
0z*
1y*
0x*
0w*
0~#
1}#
0|#
0{#
0p#
1o#
0n#
0m#
0b#
1a#
0`#
0_#
0T#
1S#
0R#
0Q#
0_!
0^!
0n
1k
1?5
1w5
0I2
0B2
0P3
0W3
0^3
0e3
0l3
0s3
0z3
0#4
0*4
014
084
0?4
0F4
0M4
0T4
0[4
0b4
0i4
0p4
0w4
0~4
0'5
0.5
055
1-#
0/#
1p"
1j"
0o"
1c/
1i/
1f/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1B0
1A0
1@0
1=0
0b/
1d/
1e/
1h/
0~.
0}.
0p.
0o.
0b.
0a.
0T.
0S.
0F.
0E.
08.
07.
0*.
0).
0z-
0y-
0l-
0k-
0^-
0]-
0P-
0O-
0B-
0A-
04-
03-
0&-
0%-
0v,
0u,
0h,
0g,
0Z,
0Y,
0L,
0K,
0>,
0=,
00,
0/,
0",
0!,
0r+
0q+
0d+
0c+
0V+
0U+
0H+
0G+
0:+
09+
0,+
0++
0|*
0{*
0"$
0!$
0r#
0q#
0d#
0c#
0V#
0U#
0k
1i
1^!
0]!
1[!
0D5
0C5
0A5
0@5
0:5
0r5
0s5
1i"
1c"
1f"
1b"
1a"
1`"
1_"
1^"
1]"
1\"
1["
1Z"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1'#
1(#
1)#
1,#
0j"
1h"
1g"
1d"
0C0
0B0
0A0
0@0
1?0
1>0
0=0
0c/
0i/
0h/
0f/
1g/
0[!
1Z!
1Y!
1X!
1W!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
1N!
1M!
1L!
1K!
1J!
1I!
1H!
1G!
1F!
1E!
1D!
1C!
1B!
1A!
1@!
1?!
1>!
1=!
1<!
1h
1e
1d
1c
0;5
0B5
0E5
0&#
0'#
0(#
0)#
1*#
1+#
0,#
0i"
0c"
0d"
0f"
1e"
0#0
0"0
0!0
0~/
0}/
0|/
0{/
0z/
0y/
0x/
0w/
0v/
0u/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
0m/
0l/
0k/
0j/
0e/
0d/
1C0
0h
1g
1f
0e
0d
0c
0b
0Z!
0W!
1V!
0U!
0T!
0<5
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0g"
0h"
1&#
0?0
0>0
0Y!
0X!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
1b
0*#
0+#
0g
0f
#1200500
0e#
0<2
0=2
126
156
176
186
1X0
1W0
1U0
1R0
1;#
1<#
1>#
1A#
1}
1z
1x
1w
#1230000
0!
0I#
0`0
#1260000
1!
1I#
1`0
1}8
0~8
1M:
0!9
1F7
0)7
1@6
048
1'7
038
1&7
028
1%7
0D;
1E;
0|6
1i7
0^6
0N7
1K7
1S8
1J7
0H7
1i*
1h*
1g*
1_*
1^*
1]*
1U*
1T*
1S*
1K*
1J*
1I*
1A*
1@*
1?*
17*
16*
15*
1-*
1,*
1+*
1#*
1"*
1!*
1w)
1v)
1u)
1m)
1l)
1k)
1c)
1b)
1a)
1Y)
1X)
1W)
1O)
1N)
1M)
1E)
1D)
1C)
1;)
1:)
19)
11)
10)
1/)
1')
1&)
1%)
1{(
1z(
1y(
1q(
1p(
1o(
1g(
1f(
1e(
1](
1\(
1[(
1S(
1R(
1Q(
1I(
1H(
1G(
1?(
1>(
1=(
15(
14(
13(
1+(
1*(
1)(
1!(
1~'
1}'
1u'
1t'
1s'
1k'
1j'
1i'
1a'
1`'
1_'
1W'
1V'
1U'
1M'
1L'
1K'
1C'
1B'
1A'
19'
18'
17'
1/'
1.'
1-'
1%'
1$'
1#'
1y&
1x&
1w&
1o&
1n&
1m&
1e&
1d&
1c&
1[&
1Z&
1Y&
1Q&
1P&
1O&
1G&
1F&
1E&
1=&
1<&
1;&
13&
12&
11&
1)&
1(&
1'&
1}%
1|%
1{%
1s%
1r%
1q%
1i%
1h%
1g%
1_%
1^%
1]%
1U%
1T%
1S%
1K%
1J%
1I%
1A%
1@%
1?%
17%
16%
15%
1-%
1,%
1+%
1#%
1"%
1!%
1w$
1v$
1u$
1m$
1l$
1k$
1c$
1b$
1a$
1Y$
1X$
1W$
1O$
1N$
1M$
1E$
1D$
1C$
1;$
1:$
19$
11$
10$
1/$
1'$
1&$
1%$
1u.
1g.
1Y.
1K.
1=.
1/.
1!.
1q-
1c-
1U-
1G-
19-
1+-
1{,
1m,
1_,
1Q,
1C,
15,
1',
1w+
1i+
1[+
1M+
1?+
11+
1#+
1s*
1w#
1i#
1[#
1M#
0a0
1W5
002
0U5
0Y5
1]5
0|'
0V$
1X5
0V5
1Z5
#1260500
1e#
1<2
1=2
026
056
076
086
0X0
0W0
0U0
0R0
0;#
0<#
0>#
0A#
0}
0z
0x
0w
#1290000
0!
0I#
0`0
#1320000
1!
1I#
1`0
1L:
0M:
1!9
0@6
0'7
0&7
0%7
1s:
1p:
1u:
1w:
0";
1D;
1/<
1,<
11<
13<
1|6
0<<
1^6
0K7
0S8
0J7
1R8
1I7
0i*
0h*
0g*
0_*
0^*
0]*
0U*
0T*
0S*
0K*
0J*
0I*
0A*
0@*
0?*
07*
06*
05*
0-*
0,*
0+*
0#*
0"*
0!*
0w)
0v)
0u)
0m)
0l)
0k)
0c)
0b)
0a)
0Y)
0X)
0W)
0O)
0N)
0M)
0E)
0D)
0C)
0;)
0:)
09)
01)
00)
0/)
0')
0&)
0%)
0{(
0z(
0y(
0q(
0p(
0o(
0g(
0f(
0e(
0](
0\(
0[(
0S(
0R(
0Q(
0I(
0H(
0G(
0?(
0>(
0=(
05(
04(
03(
0+(
0*(
0)(
0!(
0~'
0}'
0u'
0t'
0s'
0k'
0j'
0i'
0a'
0`'
0_'
0W'
0V'
0U'
0M'
0L'
0K'
0C'
0B'
0A'
09'
08'
07'
0/'
0.'
0-'
0%'
0$'
0#'
0y&
0x&
0w&
0o&
0n&
0m&
0e&
0d&
0c&
0[&
0Z&
0Y&
0Q&
0P&
0O&
0G&
0F&
0E&
0=&
0<&
0;&
03&
02&
01&
0)&
0(&
0'&
0}%
0|%
0{%
0s%
0r%
0q%
0i%
0h%
0g%
0_%
0^%
0]%
0U%
0T%
0S%
0K%
0J%
0I%
0A%
0@%
0?%
07%
06%
05%
0-%
0,%
0+%
0#%
0"%
0!%
0w$
0v$
0u$
0m$
0l$
0k$
0c$
0b$
0a$
0Y$
0X$
0W$
0O$
0N$
0M$
0E$
0D$
0C$
0;$
0:$
09$
01$
00$
0/$
0'$
0&$
0%$
0X5
0[5
1a0
0W5
1b0
1e0
1!1
1%1
1*1
102
0K1
1L1
0J1
1B1
001
111
0/1
1U5
1|'
1V$
011
0L1
1+1
1H1
1h5
1&1
1"1
0g0
0w0
1T5
1X5
1[5
1V5
0\5
1_5
0Z5
1n*
1m*
1l*
1k*
1d*
1c*
1b*
1a*
1Z*
1Y*
1X*
1W*
1P*
1O*
1N*
1M*
1F*
1E*
1D*
1C*
1<*
1;*
1:*
19*
12*
11*
10*
1/*
1(*
1'*
1&*
1%*
1|)
1{)
1z)
1y)
1r)
1q)
1p)
1o)
1h)
1g)
1f)
1e)
1^)
1])
1\)
1[)
1T)
1S)
1R)
1Q)
1J)
1I)
1H)
1G)
1@)
1?)
1>)
1=)
16)
15)
14)
13)
1,)
1+)
1*)
1))
1")
1!)
1~(
1}(
1v(
1u(
1t(
1s(
1l(
1k(
1j(
1i(
1b(
1a(
1`(
1_(
1X(
1W(
1V(
1U(
1N(
1M(
1L(
1K(
1D(
1C(
1B(
1A(
1:(
19(
18(
17(
10(
1/(
1.(
1-(
1&(
1%(
1$(
1#(
1z'
1y'
1x'
1w'
1p'
1o'
1n'
1m'
1f'
1e'
1d'
1c'
1\'
1['
1Z'
1Y'
1R'
1Q'
1P'
1O'
1G'
1F'
1E'
1='
1<'
1;'
13'
12'
11'
1)'
1('
1''
1}&
1|&
1{&
1s&
1r&
1q&
1i&
1h&
1g&
1_&
1^&
1]&
1U&
1T&
1S&
1K&
1J&
1I&
1A&
1@&
1?&
17&
16&
15&
1-&
1,&
1+&
1#&
1"&
1!&
1w%
1v%
1u%
1m%
1l%
1k%
1c%
1b%
1a%
1Y%
1X%
1W%
1O%
1N%
1M%
1E%
1D%
1C%
1;%
1:%
19%
11%
10%
1/%
1'%
1&%
1%%
1{$
1z$
1y$
1q$
1p$
1o$
1g$
1f$
1e$
1]$
1\$
1[$
1S$
1R$
1Q$
1I$
1H$
1G$
1?$
1>$
1=$
15$
14$
13$
1+$
1*$
1)$
1`5
0^5
1\5
0_5
1Z5
0`5
1^5
1b5
0b5
#1350000
0!
0I#
0`0
#1380000
1!
1I#
1`0
0j:
1~8
1M:
0!9
0P:
1Y:
1\:
1X:
0s:
1t:
1r:
0p:
0u:
0w:
1x:
1v:
1";
0/<
10<
0,<
01<
03<
14<
12<
1W:
1<<
1o:
1K7
1S8
1R:
0a0
1W5
0b0
0e0
1f0
1v0
0!1
0%1
0*1
1g5
021
0M1
0|0
1O1
1R1
0U1
0U5
1Y5
0W1
1[<
0+1
0h5
0&1
0"1
0H1
1g0
1w0
0T5
0X5
0[5
0V5
1:0
1+0
190
0<0
000
0n*
0m*
0l*
0k*
0d*
0c*
0b*
0a*
0Z*
0Y*
0X*
0W*
0P*
0O*
0N*
0M*
0F*
0E*
0D*
0C*
0<*
0;*
0:*
09*
02*
01*
00*
0/*
0(*
0'*
0&*
0%*
0|)
0{)
0z)
0y)
0r)
0q)
0p)
0o)
0h)
0g)
0f)
0e)
0^)
0])
0\)
0[)
0T)
0S)
0R)
0Q)
0J)
0I)
0H)
0G)
0@)
0?)
0>)
0=)
06)
05)
04)
03)
0,)
0+)
0*)
0))
0")
0!)
0~(
0}(
0v(
0u(
0t(
0s(
0l(
0k(
0j(
0i(
0b(
0a(
0`(
0_(
0X(
0W(
0V(
0U(
0N(
0M(
0L(
0K(
0D(
0C(
0B(
0A(
0:(
09(
08(
07(
00(
0/(
0.(
0-(
0&(
0%(
0$(
0#(
0z'
0y'
0x'
0w'
0p'
0o'
0n'
0m'
0f'
0e'
0d'
0c'
0\'
0['
0Z'
0Y'
0R'
0Q'
0P'
0O'
0G'
0F'
0E'
0='
0<'
0;'
03'
02'
01'
0)'
0('
0''
0}&
0|&
0{&
0s&
0r&
0q&
0i&
0h&
0g&
0_&
0^&
0]&
0U&
0T&
0S&
0K&
0J&
0I&
0A&
0@&
0?&
07&
06&
05&
0-&
0,&
0+&
0#&
0"&
0!&
0w%
0v%
0u%
0m%
0l%
0k%
0c%
0b%
0a%
0Y%
0X%
0W%
0O%
0N%
0M%
0E%
0D%
0C%
0;%
0:%
09%
01%
00%
0/%
0'%
0&%
0%%
0{$
0z$
0y$
0q$
0p$
0o$
0g$
0f$
0e$
0]$
0\$
0[$
0S$
0R$
0Q$
0I$
0H$
0G$
0?$
0>$
0=$
05$
04$
03$
0+$
0*$
0)$
0\5
1_5
0Z5
1t"
1%#
1u"
0r"
0~"
1;!
06!
1-!
1,!
0*!
1`5
0^5
1b5
#1410000
0!
0I#
0`0
#1440000
1!
1I#
1`0
1j:
0~9
0K:
0L:
0M:
1!9
1P:
1Y8
0Y:
1*:
0\:
1):
0X:
1(:
0t:
0r:
0x:
0v:
00<
04<
02<
0W:
1`8
1_8
0X8
0V8
0o:
1%:
0K7
0S8
1J7
0R8
0Q8
1J:
1P8
0R:
0`5
0c5
1\5
0_5
1X5
1[5
1a0
0W5
0f0
0v0
0g5
1u1
195
1y5
0X1
1b1
0\1
1K1
1J1
101
1/1
1,1
1'1
1-1
1#1
121
1M1
1|0
0O1
0R1
1U1
1l0
0q0
0P1
0Z1
0k1
032
0Y5
0m0
1W1
1X1
0[<
1]1
1c1
1|5
1:5
1m5
165
1#6
1%6
1&6
1(6
0X5
1V5
0\5
1Z5
1`5
1c5
1^5
0d5
1c0
0b5
0:0
0+0
090
0&0
0$0
1<0
100
1d0
0f5
1d5
0c0
1b5
0^5
0Z5
1'6
1q5
1t5
1u5
1v5
1;5
1~5
0e1
0]5
1n0
042
0t"
0%#
0u"
0k"
0m"
1r"
1~"
0G/
1B/
0{.
0m.
0_.
0Q.
0C.
05.
0'.
0w-
0i-
0[-
0M-
0?-
01-
0#-
0s,
0e,
0W,
0I,
0;,
0-,
0}+
0o+
0a+
0S+
0E+
07+
0)+
0y*
0}#
0o#
0a#
0S#
0;!
16!
0-!
0,!
1*!
0)!
0'!
0=5
1a5
0:5
0m5
1<5
0d0
1f5
1H5
0E"
1J"
1I0
1G0
1b/
1a
0\
0H5
0q5
0t5
0u5
0v5
0;5
0>5
1.#
10#
1j"
0g/
0(0
1D0
1B0
1A0
1@0
1=0
1H0
1l
1j
1[!
0<5
0e"
0p"
13#
1'#
1(#
1)#
1,#
1/#
0b/
0V!
0^!
1o
1k
1h
1e
1d
1c
0?5
0j"
0B0
0A0
0@0
0=0
0[!
1F5
0'#
0(#
0)#
0,#
0h
0e
0d
0c
#1470000
0!
0I#
0`0
#1500000
1!
1I#
1`0
1~9
0}8
0~8
1M:
0!9
0F7
0Y8
1)7
0*:
158
0):
148
0(:
138
128
0E;
0`8
0_8
1X8
1V8
0i7
1N7
0%:
1S8
0J7
0I7
1|8
1H7
0u.
0g.
0Y.
0K.
0=.
0/.
0!.
0q-
0c-
0U-
0G-
09-
0+-
0{,
0m,
0_,
0Q,
0C,
05,
0',
0w+
0i+
0[+
0M+
0?+
01+
0#+
0s*
0w#
0i#
0[#
0M#
0a5
0o0
0a0
1W5
1h0
1j0
1r0
1%1
0u1
095
0y5
0b1
1\1
0B1
0,1
0'1
0-1
0#1
0l0
1Y5
1m0
1]5
0n0
1q0
1P1
1Z1
1k1
132
1a5
1o0
0]5
0Y5
0]1
0c1
0|5
065
0#6
0%6
0&6
0(6
1X5
0V5
0e5
1p0
1&0
1$0
0q0
0K5
1Z5
0'6
0~5
1e1
1e5
0p0
1k"
1m"
1G/
0B/
1)!
1'!
1q0
1K5
142
1L5
1E"
0J"
0I0
0G0
1{.
1m.
1_.
1Q.
1C.
15.
1'.
1w-
1i-
1[-
1M-
1?-
11-
1#-
1s,
1e,
1W,
1I,
1;,
1-,
1}+
1o+
1a+
1S+
1E+
17+
1)+
1y*
1}#
1o#
1a#
1S#
0a
1\
1=5
0L5
0.#
00#
1(0
0D0
0H0
0l
0j
1>5
1p"
03#
0/#
1g/
1^!
0o
0k
1?5
1e"
1V!
0F5
#1500500
0e#
0<2
0=2
126
156
176
186
1X0
1W0
1U0
1R0
1;#
1<#
1>#
1A#
1}
1z
1x
1w
#1530000
0!
0I#
0`0
#1560000
1!
1I#
1`0
1L:
0M:
1!9
1F7
0)7
1@6
058
1(7
048
1'7
038
1&7
028
1%7
0D;
1E;
0|6
1i7
0^6
0N7
0S8
1R8
1j*
1i*
1h*
1g*
1`*
1_*
1^*
1]*
1V*
1U*
1T*
1S*
1L*
1K*
1J*
1I*
1B*
1A*
1@*
1?*
18*
17*
16*
15*
1.*
1-*
1,*
1+*
1$*
1#*
1"*
1!*
1x)
1w)
1v)
1u)
1n)
1m)
1l)
1k)
1d)
1c)
1b)
1a)
1Z)
1Y)
1X)
1W)
1P)
1O)
1N)
1M)
1F)
1E)
1D)
1C)
1<)
1;)
1:)
19)
12)
11)
10)
1/)
1()
1')
1&)
1%)
1|(
1{(
1z(
1y(
1r(
1q(
1p(
1o(
1h(
1g(
1f(
1e(
1^(
1](
1\(
1[(
1T(
1S(
1R(
1Q(
1J(
1I(
1H(
1G(
1@(
1?(
1>(
1=(
16(
15(
14(
13(
1,(
1+(
1*(
1)(
1"(
1!(
1~'
1}'
1v'
1u'
1t'
1s'
1l'
1k'
1j'
1i'
1b'
1a'
1`'
1_'
1X'
1W'
1V'
1U'
1N'
1M'
1L'
1K'
1D'
1C'
1B'
1A'
1:'
19'
18'
17'
10'
1/'
1.'
1-'
1&'
1%'
1$'
1#'
1z&
1y&
1x&
1w&
1p&
1o&
1n&
1m&
1f&
1e&
1d&
1c&
1\&
1[&
1Z&
1Y&
1R&
1Q&
1P&
1O&
1H&
1G&
1F&
1E&
1>&
1=&
1<&
1;&
14&
13&
12&
11&
1*&
1)&
1(&
1'&
1~%
1}%
1|%
1{%
1t%
1s%
1r%
1q%
1j%
1i%
1h%
1g%
1`%
1_%
1^%
1]%
1V%
1U%
1T%
1S%
1L%
1K%
1J%
1I%
1B%
1A%
1@%
1?%
18%
17%
16%
15%
1.%
1-%
1,%
1+%
1$%
1#%
1"%
1!%
1x$
1w$
1v$
1u$
1n$
1m$
1l$
1k$
1d$
1c$
1b$
1a$
1Z$
1Y$
1X$
1W$
1P$
1O$
1N$
1M$
1F$
1E$
1D$
1C$
1<$
1;$
1:$
19$
12$
11$
10$
1/$
1($
1'$
1&$
1%$
1u.
1g.
1Y.
1K.
1=.
1/.
1!.
1q-
1c-
1U-
1G-
19-
1+-
1{,
1m,
1_,
1Q,
1C,
15,
1',
1w+
1i+
1[+
1M+
1?+
11+
1#+
1s*
1w#
1i#
1[#
1M#
1~0
0X5
0[5
1a0
0W5
0h0
0j0
0r0
0%1
002
1U5
0|'
0V$
0~0
1X5
1[5
1V5
1\5
0Z5
1"1
1n*
1d*
1Z*
1P*
1F*
1<*
12*
1(*
1|)
1r)
1h)
1^)
1T)
1J)
1@)
16)
1,)
1")
1v(
1l(
1b(
1X(
1N(
1D(
1:(
10(
1&(
1z'
1p'
1f'
1\'
1R'
1G'
1='
13'
1)'
1}&
1s&
1i&
1_&
1U&
1K&
1A&
17&
1-&
1#&
1w%
1m%
1c%
1Y%
1O%
1E%
1;%
11%
1'%
1{$
1q$
1g$
1]$
1S$
1I$
1?$
15$
1+$
1^5
0\5
1Z5
0"1
0n*
0d*
0Z*
0P*
0F*
0<*
02*
0(*
0|)
0r)
0h)
0^)
0T)
0J)
0@)
06)
0,)
0")
0v(
0l(
0b(
0X(
0N(
0D(
0:(
00(
0&(
0z'
0p'
0f'
0\'
0R'
0G'
0='
03'
0)'
0}&
0s&
0i&
0_&
0U&
0K&
0A&
07&
0-&
0#&
0w%
0m%
0c%
0Y%
0O%
0E%
0;%
01%
0'%
0{$
0q$
0g$
0]$
0S$
0I$
0?$
05$
0+$
0^5
#1560500
1e#
1<2
1=2
026
056
076
086
0X0
0W0
0U0
0R0
0;#
0<#
0>#
0A#
0}
0z
0x
0w
#1590000
0!
0I#
0`0
#1620000
1!
1I#
1`0
1~8
1M:
0!9
0@6
0(7
0'7
0&7
0%7
1q:
1s:
1p:
1u:
1w:
0";
1D;
1-<
1/<
1,<
11<
13<
1|6
0<<
1^6
1K7
1S8
0j*
0i*
0h*
0g*
0`*
0_*
0^*
0]*
0V*
0U*
0T*
0S*
0L*
0K*
0J*
0I*
0B*
0A*
0@*
0?*
08*
07*
06*
05*
0.*
0-*
0,*
0+*
0$*
0#*
0"*
0!*
0x)
0w)
0v)
0u)
0n)
0m)
0l)
0k)
0d)
0c)
0b)
0a)
0Z)
0Y)
0X)
0W)
0P)
0O)
0N)
0M)
0F)
0E)
0D)
0C)
0<)
0;)
0:)
09)
02)
01)
00)
0/)
0()
0')
0&)
0%)
0|(
0{(
0z(
0y(
0r(
0q(
0p(
0o(
0h(
0g(
0f(
0e(
0^(
0](
0\(
0[(
0T(
0S(
0R(
0Q(
0J(
0I(
0H(
0G(
0@(
0?(
0>(
0=(
06(
05(
04(
03(
0,(
0+(
0*(
0)(
0"(
0!(
0~'
0}'
0v'
0u'
0t'
0s'
0l'
0k'
0j'
0i'
0b'
0a'
0`'
0_'
0X'
0W'
0V'
0U'
0N'
0M'
0L'
0K'
0D'
0C'
0B'
0A'
0:'
09'
08'
07'
00'
0/'
0.'
0-'
0&'
0%'
0$'
0#'
0z&
0y&
0x&
0w&
0p&
0o&
0n&
0m&
0f&
0e&
0d&
0c&
0\&
0[&
0Z&
0Y&
0R&
0Q&
0P&
0O&
0H&
0G&
0F&
0E&
0>&
0=&
0<&
0;&
04&
03&
02&
01&
0*&
0)&
0(&
0'&
0~%
0}%
0|%
0{%
0t%
0s%
0r%
0q%
0j%
0i%
0h%
0g%
0`%
0_%
0^%
0]%
0V%
0U%
0T%
0S%
0L%
0K%
0J%
0I%
0B%
0A%
0@%
0?%
08%
07%
06%
05%
0.%
0-%
0,%
0+%
0$%
0#%
0"%
0!%
0x$
0w$
0v$
0u$
0n$
0m$
0l$
0k$
0d$
0c$
0b$
0a$
0Z$
0Y$
0X$
0W$
0P$
0O$
0N$
0M$
0F$
0E$
0D$
0C$
0<$
0;$
0:$
09$
02$
01$
00$
0/$
0($
0'$
0&$
0%$
0a0
1W5
1b0
1e0
1h0
1t0
1$1
1*1
102
0K1
1L1
0J1
1B1
001
111
0/1
0U5
1Y5
1|'
1V$
011
0L1
1+1
1H1
1h5
1&1
1u0
1~0
0g0
0w0
1T5
0X5
0[5
0V5
1m*
1l*
1k*
1c*
1b*
1a*
1Y*
1X*
1W*
1O*
1N*
1M*
1E*
1D*
1C*
1;*
1:*
19*
11*
10*
1/*
1'*
1&*
1%*
1{)
1z)
1y)
1q)
1p)
1o)
1g)
1f)
1e)
1])
1\)
1[)
1S)
1R)
1Q)
1I)
1H)
1G)
1?)
1>)
1=)
15)
14)
13)
1+)
1*)
1))
1!)
1~(
1}(
1u(
1t(
1s(
1k(
1j(
1i(
1a(
1`(
1_(
1W(
1V(
1U(
1M(
1L(
1K(
1C(
1B(
1A(
19(
18(
17(
1/(
1.(
1-(
1%(
1$(
1#(
1y'
1x'
1w'
1o'
1n'
1m'
1e'
1d'
1c'
1['
1Z'
1Y'
1Q'
1P'
1O'
1F'
1E'
1<'
1;'
12'
11'
1('
1''
1|&
1{&
1r&
1q&
1h&
1g&
1^&
1]&
1T&
1S&
1J&
1I&
1@&
1?&
16&
15&
1,&
1+&
1"&
1!&
1v%
1u%
1l%
1k%
1b%
1a%
1X%
1W%
1N%
1M%
1D%
1C%
1:%
19%
10%
1/%
1&%
1%%
1z$
1y$
1p$
1o$
1f$
1e$
1\$
1[$
1R$
1Q$
1H$
1G$
1>$
1=$
14$
13$
1*$
1)$
1\5
0Z5
1"1
1n*
1d*
1Z*
1P*
1F*
1<*
12*
1(*
1|)
1r)
1h)
1^)
1T)
1J)
1@)
16)
1,)
1")
1v(
1l(
1b(
1X(
1N(
1D(
1:(
10(
1&(
1z'
1p'
1f'
1\'
1R'
1G'
1='
13'
1)'
1}&
1s&
1i&
1_&
1U&
1K&
1A&
17&
1-&
1#&
1w%
1m%
1c%
1Y%
1O%
1E%
1;%
11%
1'%
1{$
1q$
1g$
1]$
1S$
1I$
1?$
15$
1+$
1^5
#1650000
0!
0I#
0`0
#1680000
1!
1I#
1`0
0j:
1K:
0L:
0M:
1!9
1U:
0P:
1Y:
1\:
1X:
0q:
0s:
1t:
1r:
0p:
0u:
0w:
1x:
1v:
1";
0-<
0/<
10<
0,<
01<
03<
14<
12<
1W:
1<<
1o:
0K7
0S8
1J7
0R8
1Q8
1R:
0u0
0\5
1_5
0~0
1X5
1[5
1a0
0W5
0b0
0h0
0t0
1v0
0$1
0*1
021
0M1
0|0
1O1
1R1
0U1
1U5
1[<
0+1
0h5
0&1
0H1
0T5
0X5
1V5
1\5
0_5
1Z5
0"1
0`5
0c5
0^5
1:0
1+0
190
0<0
170
000
0n*
0m*
0l*
0k*
0d*
0c*
0b*
0a*
0Z*
0Y*
0X*
0W*
0P*
0O*
0N*
0M*
0F*
0E*
0D*
0C*
0<*
0;*
0:*
09*
02*
01*
00*
0/*
0(*
0'*
0&*
0%*
0|)
0{)
0z)
0y)
0r)
0q)
0p)
0o)
0h)
0g)
0f)
0e)
0^)
0])
0\)
0[)
0T)
0S)
0R)
0Q)
0J)
0I)
0H)
0G)
0@)
0?)
0>)
0=)
06)
05)
04)
03)
0,)
0+)
0*)
0))
0")
0!)
0~(
0}(
0v(
0u(
0t(
0s(
0l(
0k(
0j(
0i(
0b(
0a(
0`(
0_(
0X(
0W(
0V(
0U(
0N(
0M(
0L(
0K(
0D(
0C(
0B(
0A(
0:(
09(
08(
07(
00(
0/(
0.(
0-(
0&(
0%(
0$(
0#(
0z'
0y'
0x'
0w'
0p'
0o'
0n'
0m'
0f'
0e'
0d'
0c'
0\'
0['
0Z'
0Y'
0R'
0Q'
0P'
0O'
0G'
0F'
0E'
0='
0<'
0;'
03'
02'
01'
0)'
0('
0''
0}&
0|&
0{&
0s&
0r&
0q&
0i&
0h&
0g&
0_&
0^&
0]&
0U&
0T&
0S&
0K&
0J&
0I&
0A&
0@&
0?&
07&
06&
05&
0-&
0,&
0+&
0#&
0"&
0!&
0w%
0v%
0u%
0m%
0l%
0k%
0c%
0b%
0a%
0Y%
0X%
0W%
0O%
0N%
0M%
0E%
0D%
0C%
0;%
0:%
09%
01%
00%
0/%
0'%
0&%
0%%
0{$
0z$
0y$
0q$
0p$
0o$
0g$
0f$
0e$
0]$
0\$
0[$
0S$
0R$
0Q$
0I$
0H$
0G$
0?$
0>$
0=$
05$
04$
03$
0+$
0*$
0)$
0d5
1c0
0b5
1`5
1c5
1^5
0Z5
1t"
1%#
1u"
0r"
1w"
0~"
1;!
06!
1/!
1-!
1,!
0*!
1d5
0c0
1b5
1d0
0f5
1H5
0d0
1f5
0H5
#1710000
0!
0I#
0`0
#1740000
1!
1I#
1`0
0~9
1}8
0~8
1M:
0!9
0U:
1Y8
0Y:
1*:
0\:
1):
0X:
1(:
0t:
0r:
0x:
0v:
00<
04<
02<
0W:
1`8
1_8
0V8
0o:
1%:
1K7
1S8
0R:
1|0
1U1
0c<
0a0
1W5
0v0
1u1
195
1y5
1^1
0\1
1K1
1J1
101
1/1
1,1
1'1
1-1
1#1
121
1M1
1x0
0W1
0X1
0Y5
1]5
0q0
0P1
0Z1
0k1
032
1}0
0O1
1]1
1`1
1|5
1:5
1m5
165
1#6
1%6
1&6
1(6
1X5
0V5
1W1
1X1
0[<
0:0
0+0
090
0&0
070
1Z5
1'6
1q5
1t5
1u5
1v5
1;5
1~5
1d1
0e1
1[<
042
0t"
0%#
0u"
0k"
0w"
0G/
1B/
0{.
0m.
0_.
0Q.
0C.
05.
0'.
0w-
0i-
0[-
0M-
0?-
01-
0#-
0s,
0e,
0W,
0I,
0;,
0-,
0}+
0o+
0a+
0S+
0E+
07+
0)+
0y*
0}#
0o#
0a#
0S#
0;!
0/!
0-!
0,!
0'!
0=5
0:5
0m5
175
1<5
0E"
1J"
1I0
1G0
1b/
1a
0\
1:5
1m5
0q5
0t5
0u5
0v5
0;5
0>5
1.#
10#
1j"
0g/
0(0
1'0
1D0
1B0
1A0
1@0
1=0
1H0
1l
1j
1[!
0<5
1q5
1t5
1u5
1v5
1;5
0e"
0p"
1q"
13#
1'#
1(#
1)#
1,#
1/#
0b/
0V!
1_!
0^!
1o
1k
1h
1e
1d
1c
1<5
0?5
0j"
0B0
0A0
0@0
0=0
1b/
0[!
1F5
1?5
0'#
0(#
0)#
0,#
1j"
1B0
1A0
1@0
1=0
0h
0e
0d
0c
1[!
0F5
1'#
1(#
1)#
1,#
1h
1e
1d
1c
#1770000
0!
0I#
0`0
#1800000
1!
1I#
1`0
1L:
0M:
1!9
0F7
1)7
0*:
1^8
158
0):
148
0(:
138
128
0E;
0`8
1V8
0a8
0i7
0%:
0S8
0J7
1R8
1I7
1n7
0u.
0g.
0Y.
0K.
0=.
0/.
0!.
0q-
0c-
0U-
0G-
09-
0+-
0{,
0m,
0_,
0Q,
0C,
05,
0',
0w+
0i+
0[+
0M+
0?+
01+
0#+
0s*
0w#
0i#
0[#
0M#
0X5
0[5
1a0
0W5
1%1
0u1
095
0y5
0z5
0^1
0B1
0'1
0,1
0-1
0#1
0`1
0|5
065
0#6
0%6
0&6
0(6
1X5
1[5
1V5
0\5
1_5
0Z5
1&0
0`5
0c5
0^5
1\5
0_5
1Z5
0'6
075
0~5
0d1
1k"
0B/
1'!
0:5
0m5
1`5
1c5
1^5
0d5
1c0
0b5
0J"
0I0
0G0
0a
1d0
0f5
1d5
0c0
1b5
0q5
0t5
0u5
0v5
0;5
0.#
00#
0'0
0D0
0H0
0l
0j
0<5
0d0
1f5
1H5
0q"
03#
0/#
0b/
0_!
0o
0k
0H5
0?5
0j"
0B0
0A0
0@0
0=0
0[!
1F5
0'#
0(#
0)#
0,#
0h
0e
0d
0c
#1800500
0e#
0<2
0=2
126
156
176
186
1X0
1W0
1U0
1R0
1;#
1<#
1>#
1A#
1}
1z
1x
1w
#1830000
0!
0I#
0`0
#1860000
1!
1I#
1`0
1~8
1M:
0!9
1@6
058
1(7
048
1'7
038
1&7
028
1%7
0D;
0|6
0^6
1N7
1S8
0n7
1#7
1j*
1i*
1h*
1g*
1`*
1_*
1^*
1]*
1V*
1U*
1T*
1S*
1L*
1K*
1J*
1I*
1B*
1A*
1@*
1?*
18*
17*
16*
15*
1.*
1-*
1,*
1+*
1$*
1#*
1"*
1!*
1x)
1w)
1v)
1u)
1n)
1m)
1l)
1k)
1d)
1c)
1b)
1a)
1Z)
1Y)
1X)
1W)
1P)
1O)
1N)
1M)
1F)
1E)
1D)
1C)
1<)
1;)
1:)
19)
12)
11)
10)
1/)
1()
1')
1&)
1%)
1|(
1{(
1z(
1y(
1r(
1q(
1p(
1o(
1h(
1g(
1f(
1e(
1^(
1](
1\(
1[(
1T(
1S(
1R(
1Q(
1J(
1I(
1H(
1G(
1@(
1?(
1>(
1=(
16(
15(
14(
13(
1,(
1+(
1*(
1)(
1"(
1!(
1~'
1}'
1v'
1u'
1t'
1s'
1l'
1k'
1j'
1i'
1b'
1a'
1`'
1_'
1X'
1W'
1V'
1U'
1N'
1M'
1L'
1K'
1D'
1C'
1B'
1A'
1:'
19'
18'
17'
10'
1/'
1.'
1-'
1&'
1%'
1$'
1#'
1z&
1y&
1x&
1w&
1p&
1o&
1n&
1m&
1f&
1e&
1d&
1c&
1\&
1[&
1Z&
1Y&
1R&
1Q&
1P&
1O&
1H&
1G&
1F&
1E&
1>&
1=&
1<&
1;&
14&
13&
12&
11&
1*&
1)&
1(&
1'&
1~%
1}%
1|%
1{%
1t%
1s%
1r%
1q%
1j%
1i%
1h%
1g%
1`%
1_%
1^%
1]%
1V%
1U%
1T%
1S%
1L%
1K%
1J%
1I%
1B%
1A%
1@%
1?%
18%
17%
16%
15%
1.%
1-%
1,%
1+%
1$%
1#%
1"%
1!%
1x$
1w$
1v$
1u$
1n$
1m$
1l$
1k$
1d$
1c$
1b$
1a$
1Z$
1Y$
1X$
1W$
1P$
1O$
1N$
1M$
1F$
1E$
1D$
1C$
1<$
1;$
1:$
19$
12$
11$
10$
1/$
1($
1'$
1&$
1%$
1n5
0a0
1W5
1t0
0%1
002
1B1
0U5
1Y5
1J'
1$$
0|'
0V$
0X5
0[5
0V5
196
1<6
1=6
1>6
0\5
1_5
0Z5
0`5
0c5
0^5
1^0
1]0
1\0
1Y0
0d5
1c0
0b5
1C#
1D#
1E#
1H#
1&!
1#!
1"!
1!!
1d0
0f5
1H5
#1890000
0!
0I#
0`0
#1920000
1!
1I#
1`0
1H:
0K:
0L:
0M:
1!9
0(7
0'7
0&7
0%7
1q:
1s:
1p:
1u:
1w:
0";
1-<
1/<
1,<
11<
13<
1{:
0<<
1N8
0K7
0S8
1J7
0R8
0Q8
0J:
0P8
0I:
0O8
0#7
17<
0j*
0i*
0h*
0g*
0`*
0_*
0^*
0]*
0V*
0U*
0T*
0S*
0L*
0K*
0J*
0I*
0B*
0A*
0@*
0?*
08*
07*
06*
05*
0.*
0-*
0,*
0+*
0$*
0#*
0"*
0!*
0x)
0w)
0v)
0u)
0n)
0m)
0l)
0k)
0d)
0c)
0b)
0a)
0Z)
0Y)
0X)
0W)
0P)
0O)
0N)
0M)
0F)
0E)
0D)
0C)
0<)
0;)
0:)
09)
02)
01)
00)
0/)
0()
0')
0&)
0%)
0|(
0{(
0z(
0y(
0r(
0q(
0p(
0o(
0h(
0g(
0f(
0e(
0^(
0](
0\(
0[(
0T(
0S(
0R(
0Q(
0J(
0I(
0H(
0G(
0@(
0?(
0>(
0=(
06(
05(
04(
03(
0,(
0+(
0*(
0)(
0"(
0!(
0~'
0}'
0v'
0u'
0t'
0s'
0l'
0k'
0j'
0i'
0b'
0a'
0`'
0_'
0X'
0W'
0V'
0U'
0N'
0M'
0L'
0K'
0D'
0C'
0B'
0A'
0:'
09'
08'
07'
00'
0/'
0.'
0-'
0&'
0%'
0$'
0#'
0z&
0y&
0x&
0w&
0p&
0o&
0n&
0m&
0f&
0e&
0d&
0c&
0\&
0[&
0Z&
0Y&
0R&
0Q&
0P&
0O&
0H&
0G&
0F&
0E&
0>&
0=&
0<&
0;&
04&
03&
02&
01&
0*&
0)&
0(&
0'&
0~%
0}%
0|%
0{%
0t%
0s%
0r%
0q%
0j%
0i%
0h%
0g%
0`%
0_%
0^%
0]%
0V%
0U%
0T%
0S%
0L%
0K%
0J%
0I%
0B%
0A%
0@%
0?%
08%
07%
06%
05%
0.%
0-%
0,%
0+%
0$%
0#%
0"%
0!%
0x$
0w$
0v$
0u$
0n$
0m$
0l$
0k$
0d$
0c$
0b$
0a$
0Z$
0Y$
0X$
0W$
0P$
0O$
0N$
0M$
0F$
0E$
0D$
0C$
0<$
0;$
0:$
09$
02$
01$
00$
0/$
0($
0'$
0&$
0%$
0n5
1d5
0c0
1g0
1w0
1`5
1c5
1u0
1\5
0_5
1X5
1[5
1a0
0W5
0e0
0t0
0d0
0I5
0S5
0K1
1L1
0J1
001
111
0/1
1U5
0J'
0$$
011
0L1
1J5
0H5
0u0
0g0
0w0
0X5
1V5
0\5
1Z5
0`5
1^5
0d5
1b5
1d0
1I5
1f5
096
0<6
0=6
0>6
0J5
1H5
0f5
0b5
0^5
0Z5
1M5
0M5
0^0
0]0
0\0
0Y0
0C#
0D#
0E#
0H#
0&!
0#!
0"!
0!!
#1950000
0!
0I#
0`0
#1980000
1!
1I#
1`0
1z8
0}8
0~8
1M:
0!9
0q:
0s:
0u:
0w:
0-<
0/<
01<
03<
0{:
1K7
1S8
0|8
0{8
07<
0e5
0a5
0a0
1W5
1e0
1*1
1K1
1J1
101
1/1
0U5
0Y5
0]5
1q0
111
1L1
1X5
0V5
1Z5
#2000000
