{"top":"global.ConfigRegister_Bits$32$_8_4_True",
"namespaces":{
  "global":{
    "modules":{
      "ConfigRegister_Bits$32$_8_4_True":{
        "type":["Record",[
          ["I",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]],
          ["addr",["Array",8,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32_inst0":{
            "modref":"global.Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32"
          },
          "and_inst0":{
            "modref":"corebit.and"
          },
          "const_4_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h04"]}
          },
          "coreir_eq_8_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",8]}
          }
        },
        "connections":[
          ["and_inst0.out","Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32_inst0.CE"],
          ["self.CLK","Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32_inst0.CLK"],
          ["self.I","Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32_inst0.I"],
          ["self.O","Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32_inst0.O"],
          ["self.RESET","Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32_inst0.RESET"],
          ["coreir_eq_8_inst0.out","and_inst0.in0"],
          ["self.CE","and_inst0.in1"],
          ["coreir_eq_8_inst0.in1","const_4_8.out"],
          ["self.addr","coreir_eq_8_inst0.in0"]
        ]
      },
      "Mux2xOut$Bits$32$$":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "Register__has_ce_True__has_reset_True__has_async_reset__False__type_Bits__n_32":{
        "type":["Record",[
          ["I",["Array",32,"BitIn"]],
          ["O",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "Mux2xOut$Bits$32$$_inst0":{
            "modref":"global.Mux2xOut$Bits$32$$"
          },
          "Mux2xOut$Bits$32$$_inst1":{
            "modref":"global.Mux2xOut$Bits$32$$"
          },
          "const_0_32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",32]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",32],"32'h00000000"]}
          }
        },
        "connections":[
          ["self.I","Mux2xOut$Bits$32$$_inst0.I0"],
          ["const_0_32.out","Mux2xOut$Bits$32$$_inst0.I1"],
          ["Mux2xOut$Bits$32$$_inst1.I1","Mux2xOut$Bits$32$$_inst0.O"],
          ["self.RESET","Mux2xOut$Bits$32$$_inst0.S"],
          ["reg_P_inst0.out","Mux2xOut$Bits$32$$_inst1.I0"],
          ["reg_P_inst0.in","Mux2xOut$Bits$32$$_inst1.O"],
          ["self.CE","Mux2xOut$Bits$32$$_inst1.S"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.O","reg_P_inst0.out"]
        ]
      }
    }
  }
}
}
