// Seed: 2679519643
module module_0 (
    output id_0,
    input  id_1
);
  always @(posedge !1) begin
    id_0#(
        .id_1(1),
        .id_1(id_1)
    ) <= 1 - 1;
  end
  logic id_2 = id_2;
  logic id_3;
  assign #id_4 id_3 = 1;
  logic id_5 = id_5;
endmodule
