
03_RCC_03_SOFTWARE_RESET_f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002230  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  0800233c  0800233c  0000333c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002378  08002378  00004068  2**0
                  CONTENTS
  4 .ARM          00000000  08002378  08002378  00004068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002378  08002378  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002378  08002378  00003378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800237c  0800237c  0000337c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002380  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000068  080023e8  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  080023e8  0000421c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000054bf  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014d3  00000000  00000000  00009550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  0000aa28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000523  00000000  00000000  0000b0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001790d  00000000  00000000  0000b61b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000070c2  00000000  00000000  00022f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083ae0  00000000  00000000  00029fea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000adaca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002054  00000000  00000000  000adb10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  000afb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002324 	.word	0x08002324

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002324 	.word	0x08002324

0800014c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b0a      	cmp	r3, #10
 8000158:	d106      	bne.n	8000168 <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800015a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800015e:	2201      	movs	r2, #1
 8000160:	4907      	ldr	r1, [pc, #28]	@ (8000180 <__io_putchar+0x34>)
 8000162:	4808      	ldr	r0, [pc, #32]	@ (8000184 <__io_putchar+0x38>)
 8000164:	f001 fa2b 	bl	80015be <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000168:	1d39      	adds	r1, r7, #4
 800016a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800016e:	2201      	movs	r2, #1
 8000170:	4804      	ldr	r0, [pc, #16]	@ (8000184 <__io_putchar+0x38>)
 8000172:	f001 fa24 	bl	80015be <HAL_UART_Transmit>
 return ch;
 8000176:	687b      	ldr	r3, [r7, #4]
}
 8000178:	4618      	mov	r0, r3
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	0800233c 	.word	0x0800233c
 8000184:	20000084 	.word	0x20000084

08000188 <__io_getchar>:

int __io_getchar(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
	uint8_t ch;

	while( HAL_OK != HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY) )
 800018e:	bf00      	nop
 8000190:	1df9      	adds	r1, r7, #7
 8000192:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000196:	2201      	movs	r2, #1
 8000198:	4805      	ldr	r0, [pc, #20]	@ (80001b0 <__io_getchar+0x28>)
 800019a:	f001 faa2 	bl	80016e2 <HAL_UART_Receive>
 800019e:	4603      	mov	r3, r0
 80001a0:	2b00      	cmp	r3, #0
 80001a2:	d1f5      	bne.n	8000190 <__io_getchar+0x8>
	{
		;
	}
	return ch;
 80001a4:	79fb      	ldrb	r3, [r7, #7]
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	3708      	adds	r7, #8
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	20000084 	.word	0x20000084

080001b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001b8:	f000 fa6c 	bl	8000694 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001bc:	f000 f80e 	bl	80001dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c0:	f000 f878 	bl	80002b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001c4:	f000 f84c 	bl	8000260 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\n\nHELLO, STM32\n");
 80001c8:	4803      	ldr	r0, [pc, #12]	@ (80001d8 <main+0x24>)
 80001ca:	f001 fd1d 	bl	8001c08 <puts>

  /* Requests the chip control logic to generate a reset */
  SoftwareReset();
 80001ce:	f000 f8df 	bl	8000390 <SoftwareReset>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d2:	bf00      	nop
 80001d4:	e7fd      	b.n	80001d2 <main+0x1e>
 80001d6:	bf00      	nop
 80001d8:	08002340 	.word	0x08002340

080001dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b090      	sub	sp, #64	@ 0x40
 80001e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e2:	f107 0318 	add.w	r3, r7, #24
 80001e6:	2228      	movs	r2, #40	@ 0x28
 80001e8:	2100      	movs	r1, #0
 80001ea:	4618      	mov	r0, r3
 80001ec:	f001 fd14 	bl	8001c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	2200      	movs	r2, #0
 80001f4:	601a      	str	r2, [r3, #0]
 80001f6:	605a      	str	r2, [r3, #4]
 80001f8:	609a      	str	r2, [r3, #8]
 80001fa:	60da      	str	r2, [r3, #12]
 80001fc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001fe:	2302      	movs	r3, #2
 8000200:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000202:	2301      	movs	r3, #1
 8000204:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000206:	2310      	movs	r3, #16
 8000208:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800020a:	2302      	movs	r3, #2
 800020c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800020e:	2300      	movs	r3, #0
 8000210:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000212:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000216:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000218:	f107 0318 	add.w	r3, r7, #24
 800021c:	4618      	mov	r0, r3
 800021e:	f000 fd67 	bl	8000cf0 <HAL_RCC_OscConfig>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000228:	f000 f8be 	bl	80003a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800022c:	230f      	movs	r3, #15
 800022e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000230:	2302      	movs	r3, #2
 8000232:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000238:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800023c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	2102      	movs	r1, #2
 8000246:	4618      	mov	r0, r3
 8000248:	f000 ffd4 	bl	80011f4 <HAL_RCC_ClockConfig>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000252:	f000 f8a9 	bl	80003a8 <Error_Handler>
  }
}
 8000256:	bf00      	nop
 8000258:	3740      	adds	r7, #64	@ 0x40
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
	...

08000260 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000264:	4b11      	ldr	r3, [pc, #68]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 8000266:	4a12      	ldr	r2, [pc, #72]	@ (80002b0 <MX_USART2_UART_Init+0x50>)
 8000268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800026a:	4b10      	ldr	r3, [pc, #64]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 800026c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000272:	4b0e      	ldr	r3, [pc, #56]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 8000274:	2200      	movs	r2, #0
 8000276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000278:	4b0c      	ldr	r3, [pc, #48]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 800027a:	2200      	movs	r2, #0
 800027c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800027e:	4b0b      	ldr	r3, [pc, #44]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 8000280:	2200      	movs	r2, #0
 8000282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000284:	4b09      	ldr	r3, [pc, #36]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 8000286:	220c      	movs	r2, #12
 8000288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800028a:	4b08      	ldr	r3, [pc, #32]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 800028c:	2200      	movs	r2, #0
 800028e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000290:	4b06      	ldr	r3, [pc, #24]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 8000292:	2200      	movs	r2, #0
 8000294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000296:	4805      	ldr	r0, [pc, #20]	@ (80002ac <MX_USART2_UART_Init+0x4c>)
 8000298:	f001 f944 	bl	8001524 <HAL_UART_Init>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80002a2:	f000 f881 	bl	80003a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	20000084 	.word	0x20000084
 80002b0:	40004400 	.word	0x40004400

080002b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b088      	sub	sp, #32
 80002b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ba:	f107 0310 	add.w	r3, r7, #16
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c8:	4b2d      	ldr	r3, [pc, #180]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002ca:	699b      	ldr	r3, [r3, #24]
 80002cc:	4a2c      	ldr	r2, [pc, #176]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002ce:	f043 0310 	orr.w	r3, r3, #16
 80002d2:	6193      	str	r3, [r2, #24]
 80002d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	f003 0310 	and.w	r3, r3, #16
 80002dc:	60fb      	str	r3, [r7, #12]
 80002de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002e0:	4b27      	ldr	r3, [pc, #156]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	4a26      	ldr	r2, [pc, #152]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002e6:	f043 0320 	orr.w	r3, r3, #32
 80002ea:	6193      	str	r3, [r2, #24]
 80002ec:	4b24      	ldr	r3, [pc, #144]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	f003 0320 	and.w	r3, r3, #32
 80002f4:	60bb      	str	r3, [r7, #8]
 80002f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f8:	4b21      	ldr	r3, [pc, #132]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002fa:	699b      	ldr	r3, [r3, #24]
 80002fc:	4a20      	ldr	r2, [pc, #128]	@ (8000380 <MX_GPIO_Init+0xcc>)
 80002fe:	f043 0304 	orr.w	r3, r3, #4
 8000302:	6193      	str	r3, [r2, #24]
 8000304:	4b1e      	ldr	r3, [pc, #120]	@ (8000380 <MX_GPIO_Init+0xcc>)
 8000306:	699b      	ldr	r3, [r3, #24]
 8000308:	f003 0304 	and.w	r3, r3, #4
 800030c:	607b      	str	r3, [r7, #4]
 800030e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000310:	4b1b      	ldr	r3, [pc, #108]	@ (8000380 <MX_GPIO_Init+0xcc>)
 8000312:	699b      	ldr	r3, [r3, #24]
 8000314:	4a1a      	ldr	r2, [pc, #104]	@ (8000380 <MX_GPIO_Init+0xcc>)
 8000316:	f043 0308 	orr.w	r3, r3, #8
 800031a:	6193      	str	r3, [r2, #24]
 800031c:	4b18      	ldr	r3, [pc, #96]	@ (8000380 <MX_GPIO_Init+0xcc>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	f003 0308 	and.w	r3, r3, #8
 8000324:	603b      	str	r3, [r7, #0]
 8000326:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	2120      	movs	r1, #32
 800032c:	4815      	ldr	r0, [pc, #84]	@ (8000384 <MX_GPIO_Init+0xd0>)
 800032e:	f000 fca5 	bl	8000c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000332:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000336:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000338:	4b13      	ldr	r3, [pc, #76]	@ (8000388 <MX_GPIO_Init+0xd4>)
 800033a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033c:	2300      	movs	r3, #0
 800033e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000340:	f107 0310 	add.w	r3, r7, #16
 8000344:	4619      	mov	r1, r3
 8000346:	4811      	ldr	r0, [pc, #68]	@ (800038c <MX_GPIO_Init+0xd8>)
 8000348:	f000 fb14 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800034c:	2320      	movs	r3, #32
 800034e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000350:	2301      	movs	r3, #1
 8000352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	2300      	movs	r3, #0
 8000356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000358:	2302      	movs	r3, #2
 800035a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800035c:	f107 0310 	add.w	r3, r7, #16
 8000360:	4619      	mov	r1, r3
 8000362:	4808      	ldr	r0, [pc, #32]	@ (8000384 <MX_GPIO_Init+0xd0>)
 8000364:	f000 fb06 	bl	8000974 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000368:	2200      	movs	r2, #0
 800036a:	2100      	movs	r1, #0
 800036c:	2028      	movs	r0, #40	@ 0x28
 800036e:	f000 faca 	bl	8000906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000372:	2028      	movs	r0, #40	@ 0x28
 8000374:	f000 fae3 	bl	800093e <HAL_NVIC_EnableIRQ>

}
 8000378:	bf00      	nop
 800037a:	3720      	adds	r7, #32
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	40021000 	.word	0x40021000
 8000384:	40010800 	.word	0x40010800
 8000388:	10110000 	.word	0x10110000
 800038c:	40011000 	.word	0x40011000

08000390 <SoftwareReset>:

/* USER CODE BEGIN 4 */
void SoftwareReset(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  SCB->AIRCR = (0x05FA<<16)|(1<<2);
 8000394:	4b02      	ldr	r3, [pc, #8]	@ (80003a0 <SoftwareReset+0x10>)
 8000396:	4a03      	ldr	r2, [pc, #12]	@ (80003a4 <SoftwareReset+0x14>)
 8000398:	60da      	str	r2, [r3, #12]
  for(;;) {
 800039a:	bf00      	nop
 800039c:	e7fd      	b.n	800039a <SoftwareReset+0xa>
 800039e:	bf00      	nop
 80003a0:	e000ed00 	.word	0xe000ed00
 80003a4:	05fa0004 	.word	0x05fa0004

080003a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ac:	b672      	cpsid	i
}
 80003ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <Error_Handler+0x8>

080003b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b085      	sub	sp, #20
 80003b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003ba:	4b15      	ldr	r3, [pc, #84]	@ (8000410 <HAL_MspInit+0x5c>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	4a14      	ldr	r2, [pc, #80]	@ (8000410 <HAL_MspInit+0x5c>)
 80003c0:	f043 0301 	orr.w	r3, r3, #1
 80003c4:	6193      	str	r3, [r2, #24]
 80003c6:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <HAL_MspInit+0x5c>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	f003 0301 	and.w	r3, r3, #1
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000410 <HAL_MspInit+0x5c>)
 80003d4:	69db      	ldr	r3, [r3, #28]
 80003d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000410 <HAL_MspInit+0x5c>)
 80003d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003dc:	61d3      	str	r3, [r2, #28]
 80003de:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <HAL_MspInit+0x5c>)
 80003e0:	69db      	ldr	r3, [r3, #28]
 80003e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000414 <HAL_MspInit+0x60>)
 80003ec:	685b      	ldr	r3, [r3, #4]
 80003ee:	60fb      	str	r3, [r7, #12]
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003f6:	60fb      	str	r3, [r7, #12]
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	4a04      	ldr	r2, [pc, #16]	@ (8000414 <HAL_MspInit+0x60>)
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000406:	bf00      	nop
 8000408:	3714      	adds	r7, #20
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	40021000 	.word	0x40021000
 8000414:	40010000 	.word	0x40010000

08000418 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b088      	sub	sp, #32
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000420:	f107 0310 	add.w	r3, r7, #16
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
 8000428:	605a      	str	r2, [r3, #4]
 800042a:	609a      	str	r2, [r3, #8]
 800042c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a15      	ldr	r2, [pc, #84]	@ (8000488 <HAL_UART_MspInit+0x70>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d123      	bne.n	8000480 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000438:	4b14      	ldr	r3, [pc, #80]	@ (800048c <HAL_UART_MspInit+0x74>)
 800043a:	69db      	ldr	r3, [r3, #28]
 800043c:	4a13      	ldr	r2, [pc, #76]	@ (800048c <HAL_UART_MspInit+0x74>)
 800043e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000442:	61d3      	str	r3, [r2, #28]
 8000444:	4b11      	ldr	r3, [pc, #68]	@ (800048c <HAL_UART_MspInit+0x74>)
 8000446:	69db      	ldr	r3, [r3, #28]
 8000448:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800044c:	60fb      	str	r3, [r7, #12]
 800044e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000450:	4b0e      	ldr	r3, [pc, #56]	@ (800048c <HAL_UART_MspInit+0x74>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a0d      	ldr	r2, [pc, #52]	@ (800048c <HAL_UART_MspInit+0x74>)
 8000456:	f043 0304 	orr.w	r3, r3, #4
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b0b      	ldr	r3, [pc, #44]	@ (800048c <HAL_UART_MspInit+0x74>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0304 	and.w	r3, r3, #4
 8000464:	60bb      	str	r3, [r7, #8]
 8000466:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000468:	230c      	movs	r3, #12
 800046a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800046c:	2302      	movs	r3, #2
 800046e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	2302      	movs	r3, #2
 8000472:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000474:	f107 0310 	add.w	r3, r7, #16
 8000478:	4619      	mov	r1, r3
 800047a:	4805      	ldr	r0, [pc, #20]	@ (8000490 <HAL_UART_MspInit+0x78>)
 800047c:	f000 fa7a 	bl	8000974 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000480:	bf00      	nop
 8000482:	3720      	adds	r7, #32
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	40004400 	.word	0x40004400
 800048c:	40021000 	.word	0x40021000
 8000490:	40010800 	.word	0x40010800

08000494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000498:	bf00      	nop
 800049a:	e7fd      	b.n	8000498 <NMI_Handler+0x4>

0800049c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <HardFault_Handler+0x4>

080004a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004a8:	bf00      	nop
 80004aa:	e7fd      	b.n	80004a8 <MemManage_Handler+0x4>

080004ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <BusFault_Handler+0x4>

080004b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <UsageFault_Handler+0x4>

080004bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004c0:	bf00      	nop
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bc80      	pop	{r7}
 80004d2:	4770      	bx	lr

080004d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	bc80      	pop	{r7}
 80004de:	4770      	bx	lr

080004e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e4:	f000 f91c 	bl	8000720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}

080004ec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80004f0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80004f4:	f000 fbda 	bl	8000cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}

080004fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	60b9      	str	r1, [r7, #8]
 8000506:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]
 800050c:	e00a      	b.n	8000524 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800050e:	f7ff fe3b 	bl	8000188 <__io_getchar>
 8000512:	4601      	mov	r1, r0
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	1c5a      	adds	r2, r3, #1
 8000518:	60ba      	str	r2, [r7, #8]
 800051a:	b2ca      	uxtb	r2, r1
 800051c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	3301      	adds	r3, #1
 8000522:	617b      	str	r3, [r7, #20]
 8000524:	697a      	ldr	r2, [r7, #20]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	429a      	cmp	r2, r3
 800052a:	dbf0      	blt.n	800050e <_read+0x12>
	}

return len;
 800052c:	687b      	ldr	r3, [r7, #4]
}
 800052e:	4618      	mov	r0, r3
 8000530:	3718      	adds	r7, #24
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}

08000536 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000536:	b580      	push	{r7, lr}
 8000538:	b086      	sub	sp, #24
 800053a:	af00      	add	r7, sp, #0
 800053c:	60f8      	str	r0, [r7, #12]
 800053e:	60b9      	str	r1, [r7, #8]
 8000540:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000542:	2300      	movs	r3, #0
 8000544:	617b      	str	r3, [r7, #20]
 8000546:	e009      	b.n	800055c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000548:	68bb      	ldr	r3, [r7, #8]
 800054a:	1c5a      	adds	r2, r3, #1
 800054c:	60ba      	str	r2, [r7, #8]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff fdfb 	bl	800014c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	3301      	adds	r3, #1
 800055a:	617b      	str	r3, [r7, #20]
 800055c:	697a      	ldr	r2, [r7, #20]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	429a      	cmp	r2, r3
 8000562:	dbf1      	blt.n	8000548 <_write+0x12>
	}
	return len;
 8000564:	687b      	ldr	r3, [r7, #4]
}
 8000566:	4618      	mov	r0, r3
 8000568:	3718      	adds	r7, #24
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}

0800056e <_close>:

int _close(int file)
{
 800056e:	b480      	push	{r7}
 8000570:	b083      	sub	sp, #12
 8000572:	af00      	add	r7, sp, #0
 8000574:	6078      	str	r0, [r7, #4]
	return -1;
 8000576:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	bc80      	pop	{r7}
 8000582:	4770      	bx	lr

08000584 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000594:	605a      	str	r2, [r3, #4]
	return 0;
 8000596:	2300      	movs	r3, #0
}
 8000598:	4618      	mov	r0, r3
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	bc80      	pop	{r7}
 80005a0:	4770      	bx	lr

080005a2 <_isatty>:

int _isatty(int file)
{
 80005a2:	b480      	push	{r7}
 80005a4:	b083      	sub	sp, #12
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	6078      	str	r0, [r7, #4]
	return 1;
 80005aa:	2301      	movs	r3, #1
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr

080005b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80005b6:	b480      	push	{r7}
 80005b8:	b085      	sub	sp, #20
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	60f8      	str	r0, [r7, #12]
 80005be:	60b9      	str	r1, [r7, #8]
 80005c0:	607a      	str	r2, [r7, #4]
	return 0;
 80005c2:	2300      	movs	r3, #0
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
	...

080005d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b086      	sub	sp, #24
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005d8:	4a14      	ldr	r2, [pc, #80]	@ (800062c <_sbrk+0x5c>)
 80005da:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <_sbrk+0x60>)
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005e4:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <_sbrk+0x64>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d102      	bne.n	80005f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005ec:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <_sbrk+0x64>)
 80005ee:	4a12      	ldr	r2, [pc, #72]	@ (8000638 <_sbrk+0x68>)
 80005f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005f2:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <_sbrk+0x64>)
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4413      	add	r3, r2
 80005fa:	693a      	ldr	r2, [r7, #16]
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d207      	bcs.n	8000610 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000600:	f001 fb12 	bl	8001c28 <__errno>
 8000604:	4603      	mov	r3, r0
 8000606:	220c      	movs	r2, #12
 8000608:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800060a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060e:	e009      	b.n	8000624 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <_sbrk+0x64>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000616:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <_sbrk+0x64>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4413      	add	r3, r2
 800061e:	4a05      	ldr	r2, [pc, #20]	@ (8000634 <_sbrk+0x64>)
 8000620:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000622:	68fb      	ldr	r3, [r7, #12]
}
 8000624:	4618      	mov	r0, r3
 8000626:	3718      	adds	r7, #24
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20005000 	.word	0x20005000
 8000630:	00000400 	.word	0x00000400
 8000634:	200000c8 	.word	0x200000c8
 8000638:	20000220 	.word	0x20000220

0800063c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000640:	bf00      	nop
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr

08000648 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000648:	480c      	ldr	r0, [pc, #48]	@ (800067c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800064a:	490d      	ldr	r1, [pc, #52]	@ (8000680 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800064c:	4a0d      	ldr	r2, [pc, #52]	@ (8000684 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000650:	e002      	b.n	8000658 <LoopCopyDataInit>

08000652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000656:	3304      	adds	r3, #4

08000658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800065a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800065c:	d3f9      	bcc.n	8000652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800065e:	4a0a      	ldr	r2, [pc, #40]	@ (8000688 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000660:	4c0a      	ldr	r4, [pc, #40]	@ (800068c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000664:	e001      	b.n	800066a <LoopFillZerobss>

08000666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000668:	3204      	adds	r2, #4

0800066a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800066a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800066c:	d3fb      	bcc.n	8000666 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800066e:	f7ff ffe5 	bl	800063c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000672:	f001 fadf 	bl	8001c34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000676:	f7ff fd9d 	bl	80001b4 <main>
  bx lr
 800067a:	4770      	bx	lr
  ldr r0, =_sdata
 800067c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000680:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000684:	08002380 	.word	0x08002380
  ldr r2, =_sbss
 8000688:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800068c:	2000021c 	.word	0x2000021c

08000690 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000690:	e7fe      	b.n	8000690 <ADC1_2_IRQHandler>
	...

08000694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000698:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <HAL_Init+0x28>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a07      	ldr	r2, [pc, #28]	@ (80006bc <HAL_Init+0x28>)
 800069e:	f043 0310 	orr.w	r3, r3, #16
 80006a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a4:	2003      	movs	r0, #3
 80006a6:	f000 f923 	bl	80008f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006aa:	2000      	movs	r0, #0
 80006ac:	f000 f808 	bl	80006c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006b0:	f7ff fe80 	bl	80003b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006b4:	2300      	movs	r3, #0
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40022000 	.word	0x40022000

080006c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <HAL_InitTick+0x54>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <HAL_InitTick+0x58>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006da:	fbb2 f3f3 	udiv	r3, r2, r3
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 f93b 	bl	800095a <HAL_SYSTICK_Config>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ea:	2301      	movs	r3, #1
 80006ec:	e00e      	b.n	800070c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b0f      	cmp	r3, #15
 80006f2:	d80a      	bhi.n	800070a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006f4:	2200      	movs	r2, #0
 80006f6:	6879      	ldr	r1, [r7, #4]
 80006f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006fc:	f000 f903 	bl	8000906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000700:	4a06      	ldr	r2, [pc, #24]	@ (800071c <HAL_InitTick+0x5c>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000706:	2300      	movs	r3, #0
 8000708:	e000      	b.n	800070c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800070a:	2301      	movs	r3, #1
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000000 	.word	0x20000000
 8000718:	20000008 	.word	0x20000008
 800071c:	20000004 	.word	0x20000004

08000720 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000724:	4b05      	ldr	r3, [pc, #20]	@ (800073c <HAL_IncTick+0x1c>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	461a      	mov	r2, r3
 800072a:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <HAL_IncTick+0x20>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4413      	add	r3, r2
 8000730:	4a03      	ldr	r2, [pc, #12]	@ (8000740 <HAL_IncTick+0x20>)
 8000732:	6013      	str	r3, [r2, #0]
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	20000008 	.word	0x20000008
 8000740:	200000cc 	.word	0x200000cc

08000744 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  return uwTick;
 8000748:	4b02      	ldr	r3, [pc, #8]	@ (8000754 <HAL_GetTick+0x10>)
 800074a:	681b      	ldr	r3, [r3, #0]
}
 800074c:	4618      	mov	r0, r3
 800074e:	46bd      	mov	sp, r7
 8000750:	bc80      	pop	{r7}
 8000752:	4770      	bx	lr
 8000754:	200000cc 	.word	0x200000cc

08000758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	f003 0307 	and.w	r3, r3, #7
 8000766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000768:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <__NVIC_SetPriorityGrouping+0x44>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000774:	4013      	ands	r3, r2
 8000776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000780:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800078a:	4a04      	ldr	r2, [pc, #16]	@ (800079c <__NVIC_SetPriorityGrouping+0x44>)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	60d3      	str	r3, [r2, #12]
}
 8000790:	bf00      	nop
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a4:	4b04      	ldr	r3, [pc, #16]	@ (80007b8 <__NVIC_GetPriorityGrouping+0x18>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	f003 0307 	and.w	r3, r3, #7
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	db0b      	blt.n	80007e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	f003 021f 	and.w	r2, r3, #31
 80007d4:	4906      	ldr	r1, [pc, #24]	@ (80007f0 <__NVIC_EnableIRQ+0x34>)
 80007d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007da:	095b      	lsrs	r3, r3, #5
 80007dc:	2001      	movs	r0, #1
 80007de:	fa00 f202 	lsl.w	r2, r0, r2
 80007e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr
 80007f0:	e000e100 	.word	0xe000e100

080007f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	6039      	str	r1, [r7, #0]
 80007fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000804:	2b00      	cmp	r3, #0
 8000806:	db0a      	blt.n	800081e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	b2da      	uxtb	r2, r3
 800080c:	490c      	ldr	r1, [pc, #48]	@ (8000840 <__NVIC_SetPriority+0x4c>)
 800080e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000812:	0112      	lsls	r2, r2, #4
 8000814:	b2d2      	uxtb	r2, r2
 8000816:	440b      	add	r3, r1
 8000818:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800081c:	e00a      	b.n	8000834 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	b2da      	uxtb	r2, r3
 8000822:	4908      	ldr	r1, [pc, #32]	@ (8000844 <__NVIC_SetPriority+0x50>)
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	f003 030f 	and.w	r3, r3, #15
 800082a:	3b04      	subs	r3, #4
 800082c:	0112      	lsls	r2, r2, #4
 800082e:	b2d2      	uxtb	r2, r2
 8000830:	440b      	add	r3, r1
 8000832:	761a      	strb	r2, [r3, #24]
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	bc80      	pop	{r7}
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	e000e100 	.word	0xe000e100
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000848:	b480      	push	{r7}
 800084a:	b089      	sub	sp, #36	@ 0x24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	f1c3 0307 	rsb	r3, r3, #7
 8000862:	2b04      	cmp	r3, #4
 8000864:	bf28      	it	cs
 8000866:	2304      	movcs	r3, #4
 8000868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3304      	adds	r3, #4
 800086e:	2b06      	cmp	r3, #6
 8000870:	d902      	bls.n	8000878 <NVIC_EncodePriority+0x30>
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	3b03      	subs	r3, #3
 8000876:	e000      	b.n	800087a <NVIC_EncodePriority+0x32>
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	43da      	mvns	r2, r3
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	401a      	ands	r2, r3
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000890:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	fa01 f303 	lsl.w	r3, r1, r3
 800089a:	43d9      	mvns	r1, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a0:	4313      	orrs	r3, r2
         );
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3724      	adds	r7, #36	@ 0x24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008bc:	d301      	bcc.n	80008c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008be:	2301      	movs	r3, #1
 80008c0:	e00f      	b.n	80008e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008c2:	4a0a      	ldr	r2, [pc, #40]	@ (80008ec <SysTick_Config+0x40>)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ca:	210f      	movs	r1, #15
 80008cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008d0:	f7ff ff90 	bl	80007f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d4:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <SysTick_Config+0x40>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008da:	4b04      	ldr	r3, [pc, #16]	@ (80008ec <SysTick_Config+0x40>)
 80008dc:	2207      	movs	r2, #7
 80008de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	e000e010 	.word	0xe000e010

080008f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff ff2d 	bl	8000758 <__NVIC_SetPriorityGrouping>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	4603      	mov	r3, r0
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
 8000912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000918:	f7ff ff42 	bl	80007a0 <__NVIC_GetPriorityGrouping>
 800091c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	68b9      	ldr	r1, [r7, #8]
 8000922:	6978      	ldr	r0, [r7, #20]
 8000924:	f7ff ff90 	bl	8000848 <NVIC_EncodePriority>
 8000928:	4602      	mov	r2, r0
 800092a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff5f 	bl	80007f4 <__NVIC_SetPriority>
}
 8000936:	bf00      	nop
 8000938:	3718      	adds	r7, #24
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ff35 	bl	80007bc <__NVIC_EnableIRQ>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ffa2 	bl	80008ac <SysTick_Config>
 8000968:	4603      	mov	r3, r0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
	...

08000974 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000974:	b480      	push	{r7}
 8000976:	b08b      	sub	sp, #44	@ 0x2c
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000982:	2300      	movs	r3, #0
 8000984:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000986:	e169      	b.n	8000c5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000988:	2201      	movs	r2, #1
 800098a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	69fa      	ldr	r2, [r7, #28]
 8000998:	4013      	ands	r3, r2
 800099a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	429a      	cmp	r2, r3
 80009a2:	f040 8158 	bne.w	8000c56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	4a9a      	ldr	r2, [pc, #616]	@ (8000c14 <HAL_GPIO_Init+0x2a0>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d05e      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009b0:	4a98      	ldr	r2, [pc, #608]	@ (8000c14 <HAL_GPIO_Init+0x2a0>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d875      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009b6:	4a98      	ldr	r2, [pc, #608]	@ (8000c18 <HAL_GPIO_Init+0x2a4>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d058      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009bc:	4a96      	ldr	r2, [pc, #600]	@ (8000c18 <HAL_GPIO_Init+0x2a4>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d86f      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009c2:	4a96      	ldr	r2, [pc, #600]	@ (8000c1c <HAL_GPIO_Init+0x2a8>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d052      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009c8:	4a94      	ldr	r2, [pc, #592]	@ (8000c1c <HAL_GPIO_Init+0x2a8>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d869      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009ce:	4a94      	ldr	r2, [pc, #592]	@ (8000c20 <HAL_GPIO_Init+0x2ac>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d04c      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009d4:	4a92      	ldr	r2, [pc, #584]	@ (8000c20 <HAL_GPIO_Init+0x2ac>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d863      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009da:	4a92      	ldr	r2, [pc, #584]	@ (8000c24 <HAL_GPIO_Init+0x2b0>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d046      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
 80009e0:	4a90      	ldr	r2, [pc, #576]	@ (8000c24 <HAL_GPIO_Init+0x2b0>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d85d      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009e6:	2b12      	cmp	r3, #18
 80009e8:	d82a      	bhi.n	8000a40 <HAL_GPIO_Init+0xcc>
 80009ea:	2b12      	cmp	r3, #18
 80009ec:	d859      	bhi.n	8000aa2 <HAL_GPIO_Init+0x12e>
 80009ee:	a201      	add	r2, pc, #4	@ (adr r2, 80009f4 <HAL_GPIO_Init+0x80>)
 80009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f4:	08000a6f 	.word	0x08000a6f
 80009f8:	08000a49 	.word	0x08000a49
 80009fc:	08000a5b 	.word	0x08000a5b
 8000a00:	08000a9d 	.word	0x08000a9d
 8000a04:	08000aa3 	.word	0x08000aa3
 8000a08:	08000aa3 	.word	0x08000aa3
 8000a0c:	08000aa3 	.word	0x08000aa3
 8000a10:	08000aa3 	.word	0x08000aa3
 8000a14:	08000aa3 	.word	0x08000aa3
 8000a18:	08000aa3 	.word	0x08000aa3
 8000a1c:	08000aa3 	.word	0x08000aa3
 8000a20:	08000aa3 	.word	0x08000aa3
 8000a24:	08000aa3 	.word	0x08000aa3
 8000a28:	08000aa3 	.word	0x08000aa3
 8000a2c:	08000aa3 	.word	0x08000aa3
 8000a30:	08000aa3 	.word	0x08000aa3
 8000a34:	08000aa3 	.word	0x08000aa3
 8000a38:	08000a51 	.word	0x08000a51
 8000a3c:	08000a65 	.word	0x08000a65
 8000a40:	4a79      	ldr	r2, [pc, #484]	@ (8000c28 <HAL_GPIO_Init+0x2b4>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d013      	beq.n	8000a6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a46:	e02c      	b.n	8000aa2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	623b      	str	r3, [r7, #32]
          break;
 8000a4e:	e029      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	3304      	adds	r3, #4
 8000a56:	623b      	str	r3, [r7, #32]
          break;
 8000a58:	e024      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	68db      	ldr	r3, [r3, #12]
 8000a5e:	3308      	adds	r3, #8
 8000a60:	623b      	str	r3, [r7, #32]
          break;
 8000a62:	e01f      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	330c      	adds	r3, #12
 8000a6a:	623b      	str	r3, [r7, #32]
          break;
 8000a6c:	e01a      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d102      	bne.n	8000a7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a76:	2304      	movs	r3, #4
 8000a78:	623b      	str	r3, [r7, #32]
          break;
 8000a7a:	e013      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d105      	bne.n	8000a90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a84:	2308      	movs	r3, #8
 8000a86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	69fa      	ldr	r2, [r7, #28]
 8000a8c:	611a      	str	r2, [r3, #16]
          break;
 8000a8e:	e009      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a90:	2308      	movs	r3, #8
 8000a92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	615a      	str	r2, [r3, #20]
          break;
 8000a9a:	e003      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
          break;
 8000aa0:	e000      	b.n	8000aa4 <HAL_GPIO_Init+0x130>
          break;
 8000aa2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000aa4:	69bb      	ldr	r3, [r7, #24]
 8000aa6:	2bff      	cmp	r3, #255	@ 0xff
 8000aa8:	d801      	bhi.n	8000aae <HAL_GPIO_Init+0x13a>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	e001      	b.n	8000ab2 <HAL_GPIO_Init+0x13e>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3304      	adds	r3, #4
 8000ab2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	2bff      	cmp	r3, #255	@ 0xff
 8000ab8:	d802      	bhi.n	8000ac0 <HAL_GPIO_Init+0x14c>
 8000aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000abc:	009b      	lsls	r3, r3, #2
 8000abe:	e002      	b.n	8000ac6 <HAL_GPIO_Init+0x152>
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac2:	3b08      	subs	r3, #8
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	210f      	movs	r1, #15
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	401a      	ands	r2, r3
 8000ad8:	6a39      	ldr	r1, [r7, #32]
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae0:	431a      	orrs	r2, r3
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f000 80b1 	beq.w	8000c56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000af4:	4b4d      	ldr	r3, [pc, #308]	@ (8000c2c <HAL_GPIO_Init+0x2b8>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	4a4c      	ldr	r2, [pc, #304]	@ (8000c2c <HAL_GPIO_Init+0x2b8>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	6193      	str	r3, [r2, #24]
 8000b00:	4b4a      	ldr	r3, [pc, #296]	@ (8000c2c <HAL_GPIO_Init+0x2b8>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	60bb      	str	r3, [r7, #8]
 8000b0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b0c:	4a48      	ldr	r2, [pc, #288]	@ (8000c30 <HAL_GPIO_Init+0x2bc>)
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	089b      	lsrs	r3, r3, #2
 8000b12:	3302      	adds	r3, #2
 8000b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1c:	f003 0303 	and.w	r3, r3, #3
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	220f      	movs	r2, #15
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a40      	ldr	r2, [pc, #256]	@ (8000c34 <HAL_GPIO_Init+0x2c0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d013      	beq.n	8000b60 <HAL_GPIO_Init+0x1ec>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a3f      	ldr	r2, [pc, #252]	@ (8000c38 <HAL_GPIO_Init+0x2c4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d00d      	beq.n	8000b5c <HAL_GPIO_Init+0x1e8>
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a3e      	ldr	r2, [pc, #248]	@ (8000c3c <HAL_GPIO_Init+0x2c8>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d007      	beq.n	8000b58 <HAL_GPIO_Init+0x1e4>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4a3d      	ldr	r2, [pc, #244]	@ (8000c40 <HAL_GPIO_Init+0x2cc>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d101      	bne.n	8000b54 <HAL_GPIO_Init+0x1e0>
 8000b50:	2303      	movs	r3, #3
 8000b52:	e006      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b54:	2304      	movs	r3, #4
 8000b56:	e004      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b58:	2302      	movs	r3, #2
 8000b5a:	e002      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	e000      	b.n	8000b62 <HAL_GPIO_Init+0x1ee>
 8000b60:	2300      	movs	r3, #0
 8000b62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b64:	f002 0203 	and.w	r2, r2, #3
 8000b68:	0092      	lsls	r2, r2, #2
 8000b6a:	4093      	lsls	r3, r2
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b72:	492f      	ldr	r1, [pc, #188]	@ (8000c30 <HAL_GPIO_Init+0x2bc>)
 8000b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	3302      	adds	r3, #2
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d006      	beq.n	8000b9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	492c      	ldr	r1, [pc, #176]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	600b      	str	r3, [r1, #0]
 8000b98:	e006      	b.n	8000ba8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	4928      	ldr	r1, [pc, #160]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d006      	beq.n	8000bc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bb4:	4b23      	ldr	r3, [pc, #140]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bb6:	685a      	ldr	r2, [r3, #4]
 8000bb8:	4922      	ldr	r1, [pc, #136]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	604b      	str	r3, [r1, #4]
 8000bc0:	e006      	b.n	8000bd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bc2:	4b20      	ldr	r3, [pc, #128]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bc4:	685a      	ldr	r2, [r3, #4]
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	43db      	mvns	r3, r3
 8000bca:	491e      	ldr	r1, [pc, #120]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bcc:	4013      	ands	r3, r2
 8000bce:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d006      	beq.n	8000bea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bdc:	4b19      	ldr	r3, [pc, #100]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bde:	689a      	ldr	r2, [r3, #8]
 8000be0:	4918      	ldr	r1, [pc, #96]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	608b      	str	r3, [r1, #8]
 8000be8:	e006      	b.n	8000bf8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bea:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bec:	689a      	ldr	r2, [r3, #8]
 8000bee:	69bb      	ldr	r3, [r7, #24]
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	4914      	ldr	r1, [pc, #80]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d021      	beq.n	8000c48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000c06:	68da      	ldr	r2, [r3, #12]
 8000c08:	490e      	ldr	r1, [pc, #56]	@ (8000c44 <HAL_GPIO_Init+0x2d0>)
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	60cb      	str	r3, [r1, #12]
 8000c10:	e021      	b.n	8000c56 <HAL_GPIO_Init+0x2e2>
 8000c12:	bf00      	nop
 8000c14:	10320000 	.word	0x10320000
 8000c18:	10310000 	.word	0x10310000
 8000c1c:	10220000 	.word	0x10220000
 8000c20:	10210000 	.word	0x10210000
 8000c24:	10120000 	.word	0x10120000
 8000c28:	10110000 	.word	0x10110000
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	40010000 	.word	0x40010000
 8000c34:	40010800 	.word	0x40010800
 8000c38:	40010c00 	.word	0x40010c00
 8000c3c:	40011000 	.word	0x40011000
 8000c40:	40011400 	.word	0x40011400
 8000c44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c48:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <HAL_GPIO_Init+0x304>)
 8000c4a:	68da      	ldr	r2, [r3, #12]
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	4909      	ldr	r1, [pc, #36]	@ (8000c78 <HAL_GPIO_Init+0x304>)
 8000c52:	4013      	ands	r3, r2
 8000c54:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c58:	3301      	adds	r3, #1
 8000c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c62:	fa22 f303 	lsr.w	r3, r2, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f47f ae8e 	bne.w	8000988 <HAL_GPIO_Init+0x14>
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	bf00      	nop
 8000c70:	372c      	adds	r7, #44	@ 0x2c
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	40010400 	.word	0x40010400

08000c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	807b      	strh	r3, [r7, #2]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c8c:	787b      	ldrb	r3, [r7, #1]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d003      	beq.n	8000c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c92:	887a      	ldrh	r2, [r7, #2]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c98:	e003      	b.n	8000ca2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c9a:	887b      	ldrh	r3, [r7, #2]
 8000c9c:	041a      	lsls	r2, r3, #16
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	611a      	str	r2, [r3, #16]
}
 8000ca2:	bf00      	nop
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr

08000cac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000cb6:	4b08      	ldr	r3, [pc, #32]	@ (8000cd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cb8:	695a      	ldr	r2, [r3, #20]
 8000cba:	88fb      	ldrh	r3, [r7, #6]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d006      	beq.n	8000cd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cc2:	4a05      	ldr	r2, [pc, #20]	@ (8000cd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cc4:	88fb      	ldrh	r3, [r7, #6]
 8000cc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f000 f806 	bl	8000cdc <HAL_GPIO_EXTI_Callback>
  }
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40010400 	.word	0x40010400

08000cdc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr

08000cf0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d101      	bne.n	8000d02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e272      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	f000 8087 	beq.w	8000e1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d10:	4b92      	ldr	r3, [pc, #584]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 030c 	and.w	r3, r3, #12
 8000d18:	2b04      	cmp	r3, #4
 8000d1a:	d00c      	beq.n	8000d36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d1c:	4b8f      	ldr	r3, [pc, #572]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f003 030c 	and.w	r3, r3, #12
 8000d24:	2b08      	cmp	r3, #8
 8000d26:	d112      	bne.n	8000d4e <HAL_RCC_OscConfig+0x5e>
 8000d28:	4b8c      	ldr	r3, [pc, #560]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d34:	d10b      	bne.n	8000d4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d36:	4b89      	ldr	r3, [pc, #548]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d06c      	beq.n	8000e1c <HAL_RCC_OscConfig+0x12c>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d168      	bne.n	8000e1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e24c      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d56:	d106      	bne.n	8000d66 <HAL_RCC_OscConfig+0x76>
 8000d58:	4b80      	ldr	r3, [pc, #512]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a7f      	ldr	r2, [pc, #508]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d62:	6013      	str	r3, [r2, #0]
 8000d64:	e02e      	b.n	8000dc4 <HAL_RCC_OscConfig+0xd4>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d10c      	bne.n	8000d88 <HAL_RCC_OscConfig+0x98>
 8000d6e:	4b7b      	ldr	r3, [pc, #492]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a7a      	ldr	r2, [pc, #488]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	4b78      	ldr	r3, [pc, #480]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a77      	ldr	r2, [pc, #476]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d84:	6013      	str	r3, [r2, #0]
 8000d86:	e01d      	b.n	8000dc4 <HAL_RCC_OscConfig+0xd4>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d90:	d10c      	bne.n	8000dac <HAL_RCC_OscConfig+0xbc>
 8000d92:	4b72      	ldr	r3, [pc, #456]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a71      	ldr	r2, [pc, #452]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000d98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d9c:	6013      	str	r3, [r2, #0]
 8000d9e:	4b6f      	ldr	r3, [pc, #444]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a6e      	ldr	r2, [pc, #440]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	e00b      	b.n	8000dc4 <HAL_RCC_OscConfig+0xd4>
 8000dac:	4b6b      	ldr	r3, [pc, #428]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a6a      	ldr	r2, [pc, #424]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000db2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	4b68      	ldr	r3, [pc, #416]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a67      	ldr	r2, [pc, #412]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000dbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d013      	beq.n	8000df4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dcc:	f7ff fcba 	bl	8000744 <HAL_GetTick>
 8000dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dd2:	e008      	b.n	8000de6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dd4:	f7ff fcb6 	bl	8000744 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	693b      	ldr	r3, [r7, #16]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	2b64      	cmp	r3, #100	@ 0x64
 8000de0:	d901      	bls.n	8000de6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e200      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000de6:	4b5d      	ldr	r3, [pc, #372]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d0f0      	beq.n	8000dd4 <HAL_RCC_OscConfig+0xe4>
 8000df2:	e014      	b.n	8000e1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df4:	f7ff fca6 	bl	8000744 <HAL_GetTick>
 8000df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dfa:	e008      	b.n	8000e0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dfc:	f7ff fca2 	bl	8000744 <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b64      	cmp	r3, #100	@ 0x64
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e1ec      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e0e:	4b53      	ldr	r3, [pc, #332]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d1f0      	bne.n	8000dfc <HAL_RCC_OscConfig+0x10c>
 8000e1a:	e000      	b.n	8000e1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f003 0302 	and.w	r3, r3, #2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d063      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e2a:	4b4c      	ldr	r3, [pc, #304]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 030c 	and.w	r3, r3, #12
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d00b      	beq.n	8000e4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e36:	4b49      	ldr	r3, [pc, #292]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f003 030c 	and.w	r3, r3, #12
 8000e3e:	2b08      	cmp	r3, #8
 8000e40:	d11c      	bne.n	8000e7c <HAL_RCC_OscConfig+0x18c>
 8000e42:	4b46      	ldr	r3, [pc, #280]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d116      	bne.n	8000e7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e4e:	4b43      	ldr	r3, [pc, #268]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d005      	beq.n	8000e66 <HAL_RCC_OscConfig+0x176>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d001      	beq.n	8000e66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e1c0      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e66:	4b3d      	ldr	r3, [pc, #244]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	00db      	lsls	r3, r3, #3
 8000e74:	4939      	ldr	r1, [pc, #228]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000e76:	4313      	orrs	r3, r2
 8000e78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e7a:	e03a      	b.n	8000ef2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	691b      	ldr	r3, [r3, #16]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d020      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e84:	4b36      	ldr	r3, [pc, #216]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8a:	f7ff fc5b 	bl	8000744 <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e90:	e008      	b.n	8000ea4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e92:	f7ff fc57 	bl	8000744 <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e1a1      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 0302 	and.w	r3, r3, #2
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0f0      	beq.n	8000e92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	695b      	ldr	r3, [r3, #20]
 8000ebc:	00db      	lsls	r3, r3, #3
 8000ebe:	4927      	ldr	r1, [pc, #156]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	600b      	str	r3, [r1, #0]
 8000ec4:	e015      	b.n	8000ef2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ec6:	4b26      	ldr	r3, [pc, #152]	@ (8000f60 <HAL_RCC_OscConfig+0x270>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ecc:	f7ff fc3a 	bl	8000744 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ed4:	f7ff fc36 	bl	8000744 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e180      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1f0      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d03a      	beq.n	8000f74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d019      	beq.n	8000f3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f06:	4b17      	ldr	r3, [pc, #92]	@ (8000f64 <HAL_RCC_OscConfig+0x274>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f0c:	f7ff fc1a 	bl	8000744 <HAL_GetTick>
 8000f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f12:	e008      	b.n	8000f26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f14:	f7ff fc16 	bl	8000744 <HAL_GetTick>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e160      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f26:	4b0d      	ldr	r3, [pc, #52]	@ (8000f5c <HAL_RCC_OscConfig+0x26c>)
 8000f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d0f0      	beq.n	8000f14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f32:	2001      	movs	r0, #1
 8000f34:	f000 fad8 	bl	80014e8 <RCC_Delay>
 8000f38:	e01c      	b.n	8000f74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <HAL_RCC_OscConfig+0x274>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f40:	f7ff fc00 	bl	8000744 <HAL_GetTick>
 8000f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f46:	e00f      	b.n	8000f68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f48:	f7ff fbfc 	bl	8000744 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	d908      	bls.n	8000f68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e146      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
 8000f5a:	bf00      	nop
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	42420000 	.word	0x42420000
 8000f64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f68:	4b92      	ldr	r3, [pc, #584]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1e9      	bne.n	8000f48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	f000 80a6 	beq.w	80010ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f82:	2300      	movs	r3, #0
 8000f84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f86:	4b8b      	ldr	r3, [pc, #556]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10d      	bne.n	8000fae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f92:	4b88      	ldr	r3, [pc, #544]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	4a87      	ldr	r2, [pc, #540]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f9c:	61d3      	str	r3, [r2, #28]
 8000f9e:	4b85      	ldr	r3, [pc, #532]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000faa:	2301      	movs	r3, #1
 8000fac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fae:	4b82      	ldr	r3, [pc, #520]	@ (80011b8 <HAL_RCC_OscConfig+0x4c8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d118      	bne.n	8000fec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fba:	4b7f      	ldr	r3, [pc, #508]	@ (80011b8 <HAL_RCC_OscConfig+0x4c8>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a7e      	ldr	r2, [pc, #504]	@ (80011b8 <HAL_RCC_OscConfig+0x4c8>)
 8000fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fc6:	f7ff fbbd 	bl	8000744 <HAL_GetTick>
 8000fca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fce:	f7ff fbb9 	bl	8000744 <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b64      	cmp	r3, #100	@ 0x64
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e103      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe0:	4b75      	ldr	r3, [pc, #468]	@ (80011b8 <HAL_RCC_OscConfig+0x4c8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0f0      	beq.n	8000fce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d106      	bne.n	8001002 <HAL_RCC_OscConfig+0x312>
 8000ff4:	4b6f      	ldr	r3, [pc, #444]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000ff6:	6a1b      	ldr	r3, [r3, #32]
 8000ff8:	4a6e      	ldr	r2, [pc, #440]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	6213      	str	r3, [r2, #32]
 8001000:	e02d      	b.n	800105e <HAL_RCC_OscConfig+0x36e>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d10c      	bne.n	8001024 <HAL_RCC_OscConfig+0x334>
 800100a:	4b6a      	ldr	r3, [pc, #424]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	4a69      	ldr	r2, [pc, #420]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001010:	f023 0301 	bic.w	r3, r3, #1
 8001014:	6213      	str	r3, [r2, #32]
 8001016:	4b67      	ldr	r3, [pc, #412]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001018:	6a1b      	ldr	r3, [r3, #32]
 800101a:	4a66      	ldr	r2, [pc, #408]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800101c:	f023 0304 	bic.w	r3, r3, #4
 8001020:	6213      	str	r3, [r2, #32]
 8001022:	e01c      	b.n	800105e <HAL_RCC_OscConfig+0x36e>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	2b05      	cmp	r3, #5
 800102a:	d10c      	bne.n	8001046 <HAL_RCC_OscConfig+0x356>
 800102c:	4b61      	ldr	r3, [pc, #388]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	4a60      	ldr	r2, [pc, #384]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	f043 0304 	orr.w	r3, r3, #4
 8001036:	6213      	str	r3, [r2, #32]
 8001038:	4b5e      	ldr	r3, [pc, #376]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	4a5d      	ldr	r2, [pc, #372]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	6213      	str	r3, [r2, #32]
 8001044:	e00b      	b.n	800105e <HAL_RCC_OscConfig+0x36e>
 8001046:	4b5b      	ldr	r3, [pc, #364]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a5a      	ldr	r2, [pc, #360]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	6213      	str	r3, [r2, #32]
 8001052:	4b58      	ldr	r3, [pc, #352]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	4a57      	ldr	r2, [pc, #348]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	f023 0304 	bic.w	r3, r3, #4
 800105c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d015      	beq.n	8001092 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001066:	f7ff fb6d 	bl	8000744 <HAL_GetTick>
 800106a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800106c:	e00a      	b.n	8001084 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800106e:	f7ff fb69 	bl	8000744 <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800107c:	4293      	cmp	r3, r2
 800107e:	d901      	bls.n	8001084 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	e0b1      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001084:	4b4b      	ldr	r3, [pc, #300]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0ee      	beq.n	800106e <HAL_RCC_OscConfig+0x37e>
 8001090:	e014      	b.n	80010bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001092:	f7ff fb57 	bl	8000744 <HAL_GetTick>
 8001096:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001098:	e00a      	b.n	80010b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800109a:	f7ff fb53 	bl	8000744 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e09b      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b0:	4b40      	ldr	r3, [pc, #256]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 80010b2:	6a1b      	ldr	r3, [r3, #32]
 80010b4:	f003 0302 	and.w	r3, r3, #2
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1ee      	bne.n	800109a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d105      	bne.n	80010ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010c2:	4b3c      	ldr	r3, [pc, #240]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	4a3b      	ldr	r2, [pc, #236]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 80010c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f000 8087 	beq.w	80011e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010d8:	4b36      	ldr	r3, [pc, #216]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 030c 	and.w	r3, r3, #12
 80010e0:	2b08      	cmp	r3, #8
 80010e2:	d061      	beq.n	80011a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	69db      	ldr	r3, [r3, #28]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d146      	bne.n	800117a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ec:	4b33      	ldr	r3, [pc, #204]	@ (80011bc <HAL_RCC_OscConfig+0x4cc>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010f2:	f7ff fb27 	bl	8000744 <HAL_GetTick>
 80010f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010f8:	e008      	b.n	800110c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010fa:	f7ff fb23 	bl	8000744 <HAL_GetTick>
 80010fe:	4602      	mov	r2, r0
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d901      	bls.n	800110c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001108:	2303      	movs	r3, #3
 800110a:	e06d      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800110c:	4b29      	ldr	r3, [pc, #164]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1f0      	bne.n	80010fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001120:	d108      	bne.n	8001134 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001122:	4b24      	ldr	r3, [pc, #144]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	4921      	ldr	r1, [pc, #132]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001130:	4313      	orrs	r3, r2
 8001132:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001134:	4b1f      	ldr	r3, [pc, #124]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a19      	ldr	r1, [r3, #32]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001144:	430b      	orrs	r3, r1
 8001146:	491b      	ldr	r1, [pc, #108]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 8001148:	4313      	orrs	r3, r2
 800114a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800114c:	4b1b      	ldr	r3, [pc, #108]	@ (80011bc <HAL_RCC_OscConfig+0x4cc>)
 800114e:	2201      	movs	r2, #1
 8001150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001152:	f7ff faf7 	bl	8000744 <HAL_GetTick>
 8001156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001158:	e008      	b.n	800116c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800115a:	f7ff faf3 	bl	8000744 <HAL_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	2b02      	cmp	r3, #2
 8001166:	d901      	bls.n	800116c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e03d      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800116c:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0f0      	beq.n	800115a <HAL_RCC_OscConfig+0x46a>
 8001178:	e035      	b.n	80011e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <HAL_RCC_OscConfig+0x4cc>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001180:	f7ff fae0 	bl	8000744 <HAL_GetTick>
 8001184:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001188:	f7ff fadc 	bl	8000744 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e026      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_RCC_OscConfig+0x4c4>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1f0      	bne.n	8001188 <HAL_RCC_OscConfig+0x498>
 80011a6:	e01e      	b.n	80011e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	69db      	ldr	r3, [r3, #28]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d107      	bne.n	80011c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e019      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40007000 	.word	0x40007000
 80011bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011c0:	4b0b      	ldr	r3, [pc, #44]	@ (80011f0 <HAL_RCC_OscConfig+0x500>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d106      	bne.n	80011e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011de:	429a      	cmp	r2, r3
 80011e0:	d001      	beq.n	80011e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e000      	b.n	80011e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3718      	adds	r7, #24
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40021000 	.word	0x40021000

080011f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d101      	bne.n	8001208 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e0d0      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001208:	4b6a      	ldr	r3, [pc, #424]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 0307 	and.w	r3, r3, #7
 8001210:	683a      	ldr	r2, [r7, #0]
 8001212:	429a      	cmp	r2, r3
 8001214:	d910      	bls.n	8001238 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001216:	4b67      	ldr	r3, [pc, #412]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f023 0207 	bic.w	r2, r3, #7
 800121e:	4965      	ldr	r1, [pc, #404]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	4313      	orrs	r3, r2
 8001224:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001226:	4b63      	ldr	r3, [pc, #396]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	429a      	cmp	r2, r3
 8001232:	d001      	beq.n	8001238 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e0b8      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0302 	and.w	r3, r3, #2
 8001240:	2b00      	cmp	r3, #0
 8001242:	d020      	beq.n	8001286 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	d005      	beq.n	800125c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001250:	4b59      	ldr	r3, [pc, #356]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	4a58      	ldr	r2, [pc, #352]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800125a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0308 	and.w	r3, r3, #8
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001268:	4b53      	ldr	r3, [pc, #332]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	4a52      	ldr	r2, [pc, #328]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001272:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001274:	4b50      	ldr	r3, [pc, #320]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	494d      	ldr	r1, [pc, #308]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001282:	4313      	orrs	r3, r2
 8001284:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	2b00      	cmp	r3, #0
 8001290:	d040      	beq.n	8001314 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d107      	bne.n	80012aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800129a:	4b47      	ldr	r3, [pc, #284]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d115      	bne.n	80012d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e07f      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d107      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012b2:	4b41      	ldr	r3, [pc, #260]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d109      	bne.n	80012d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e073      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c2:	4b3d      	ldr	r3, [pc, #244]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d101      	bne.n	80012d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e06b      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012d2:	4b39      	ldr	r3, [pc, #228]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f023 0203 	bic.w	r2, r3, #3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	4936      	ldr	r1, [pc, #216]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012e4:	f7ff fa2e 	bl	8000744 <HAL_GetTick>
 80012e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ea:	e00a      	b.n	8001302 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ec:	f7ff fa2a 	bl	8000744 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e053      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001302:	4b2d      	ldr	r3, [pc, #180]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f003 020c 	and.w	r2, r3, #12
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	429a      	cmp	r2, r3
 8001312:	d1eb      	bne.n	80012ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001314:	4b27      	ldr	r3, [pc, #156]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0307 	and.w	r3, r3, #7
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	429a      	cmp	r2, r3
 8001320:	d210      	bcs.n	8001344 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001322:	4b24      	ldr	r3, [pc, #144]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f023 0207 	bic.w	r2, r3, #7
 800132a:	4922      	ldr	r1, [pc, #136]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	4313      	orrs	r3, r2
 8001330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001332:	4b20      	ldr	r3, [pc, #128]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d001      	beq.n	8001344 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e032      	b.n	80013aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	2b00      	cmp	r3, #0
 800134e:	d008      	beq.n	8001362 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001350:	4b19      	ldr	r3, [pc, #100]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	4916      	ldr	r1, [pc, #88]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 800135e:	4313      	orrs	r3, r2
 8001360:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	2b00      	cmp	r3, #0
 800136c:	d009      	beq.n	8001382 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800136e:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	00db      	lsls	r3, r3, #3
 800137c:	490e      	ldr	r1, [pc, #56]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 800137e:	4313      	orrs	r3, r2
 8001380:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001382:	f000 f821 	bl	80013c8 <HAL_RCC_GetSysClockFreq>
 8001386:	4602      	mov	r2, r0
 8001388:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c4>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	091b      	lsrs	r3, r3, #4
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	490a      	ldr	r1, [pc, #40]	@ (80013bc <HAL_RCC_ClockConfig+0x1c8>)
 8001394:	5ccb      	ldrb	r3, [r1, r3]
 8001396:	fa22 f303 	lsr.w	r3, r2, r3
 800139a:	4a09      	ldr	r2, [pc, #36]	@ (80013c0 <HAL_RCC_ClockConfig+0x1cc>)
 800139c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <HAL_RCC_ClockConfig+0x1d0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f98c 	bl	80006c0 <HAL_InitTick>

  return HAL_OK;
 80013a8:	2300      	movs	r3, #0
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40022000 	.word	0x40022000
 80013b8:	40021000 	.word	0x40021000
 80013bc:	08002360 	.word	0x08002360
 80013c0:	20000000 	.word	0x20000000
 80013c4:	20000004 	.word	0x20000004

080013c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013c8:	b490      	push	{r4, r7}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013ce:	4b29      	ldr	r3, [pc, #164]	@ (8001474 <HAL_RCC_GetSysClockFreq+0xac>)
 80013d0:	1d3c      	adds	r4, r7, #4
 80013d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013d8:	f240 2301 	movw	r3, #513	@ 0x201
 80013dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013f2:	4b21      	ldr	r3, [pc, #132]	@ (8001478 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b04      	cmp	r3, #4
 8001400:	d002      	beq.n	8001408 <HAL_RCC_GetSysClockFreq+0x40>
 8001402:	2b08      	cmp	r3, #8
 8001404:	d003      	beq.n	800140e <HAL_RCC_GetSysClockFreq+0x46>
 8001406:	e02b      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001408:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <HAL_RCC_GetSysClockFreq+0xb4>)
 800140a:	623b      	str	r3, [r7, #32]
      break;
 800140c:	e02b      	b.n	8001466 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	0c9b      	lsrs	r3, r3, #18
 8001412:	f003 030f 	and.w	r3, r3, #15
 8001416:	3328      	adds	r3, #40	@ 0x28
 8001418:	443b      	add	r3, r7
 800141a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800141e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d012      	beq.n	8001450 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800142a:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <HAL_RCC_GetSysClockFreq+0xb0>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	0c5b      	lsrs	r3, r3, #17
 8001430:	f003 0301 	and.w	r3, r3, #1
 8001434:	3328      	adds	r3, #40	@ 0x28
 8001436:	443b      	add	r3, r7
 8001438:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800143c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	4a0e      	ldr	r2, [pc, #56]	@ (800147c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001442:	fb03 f202 	mul.w	r2, r3, r2
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	fbb2 f3f3 	udiv	r3, r2, r3
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
 800144e:	e004      	b.n	800145a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	4a0b      	ldr	r2, [pc, #44]	@ (8001480 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001454:	fb02 f303 	mul.w	r3, r2, r3
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 800145a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145c:	623b      	str	r3, [r7, #32]
      break;
 800145e:	e002      	b.n	8001466 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001462:	623b      	str	r3, [r7, #32]
      break;
 8001464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001466:	6a3b      	ldr	r3, [r7, #32]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3728      	adds	r7, #40	@ 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bc90      	pop	{r4, r7}
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	08002350 	.word	0x08002350
 8001478:	40021000 	.word	0x40021000
 800147c:	007a1200 	.word	0x007a1200
 8001480:	003d0900 	.word	0x003d0900

08001484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001488:	4b02      	ldr	r3, [pc, #8]	@ (8001494 <HAL_RCC_GetHCLKFreq+0x10>)
 800148a:	681b      	ldr	r3, [r3, #0]
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr
 8001494:	20000000 	.word	0x20000000

08001498 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800149c:	f7ff fff2 	bl	8001484 <HAL_RCC_GetHCLKFreq>
 80014a0:	4602      	mov	r2, r0
 80014a2:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	0a1b      	lsrs	r3, r3, #8
 80014a8:	f003 0307 	and.w	r3, r3, #7
 80014ac:	4903      	ldr	r1, [pc, #12]	@ (80014bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80014ae:	5ccb      	ldrb	r3, [r1, r3]
 80014b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40021000 	.word	0x40021000
 80014bc:	08002370 	.word	0x08002370

080014c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014c4:	f7ff ffde 	bl	8001484 <HAL_RCC_GetHCLKFreq>
 80014c8:	4602      	mov	r2, r0
 80014ca:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	0adb      	lsrs	r3, r3, #11
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	4903      	ldr	r1, [pc, #12]	@ (80014e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014d6:	5ccb      	ldrb	r3, [r1, r3]
 80014d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014dc:	4618      	mov	r0, r3
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	08002370 	.word	0x08002370

080014e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014f0:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <RCC_Delay+0x34>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001520 <RCC_Delay+0x38>)
 80014f6:	fba2 2303 	umull	r2, r3, r2, r3
 80014fa:	0a5b      	lsrs	r3, r3, #9
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	fb02 f303 	mul.w	r3, r2, r3
 8001502:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001504:	bf00      	nop
  }
  while (Delay --);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	1e5a      	subs	r2, r3, #1
 800150a:	60fa      	str	r2, [r7, #12]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f9      	bne.n	8001504 <RCC_Delay+0x1c>
}
 8001510:	bf00      	nop
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	20000000 	.word	0x20000000
 8001520:	10624dd3 	.word	0x10624dd3

08001524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d101      	bne.n	8001536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e03f      	b.n	80015b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d106      	bne.n	8001550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2200      	movs	r2, #0
 8001546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7fe ff64 	bl	8000418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2224      	movs	r2, #36	@ 0x24
 8001554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	68da      	ldr	r2, [r3, #12]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f9a7 	bl	80018bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	691a      	ldr	r2, [r3, #16]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800157c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	695a      	ldr	r2, [r3, #20]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800158c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68da      	ldr	r2, [r3, #12]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800159c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2220      	movs	r2, #32
 80015a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2220      	movs	r2, #32
 80015b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b08a      	sub	sp, #40	@ 0x28
 80015c2:	af02      	add	r7, sp, #8
 80015c4:	60f8      	str	r0, [r7, #12]
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	4613      	mov	r3, r2
 80015cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b20      	cmp	r3, #32
 80015dc:	d17c      	bne.n	80016d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d002      	beq.n	80015ea <HAL_UART_Transmit+0x2c>
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e075      	b.n	80016da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_UART_Transmit+0x3e>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e06e      	b.n	80016da <HAL_UART_Transmit+0x11c>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2200      	movs	r2, #0
 8001608:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2221      	movs	r2, #33	@ 0x21
 800160e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001612:	f7ff f897 	bl	8000744 <HAL_GetTick>
 8001616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	88fa      	ldrh	r2, [r7, #6]
 800161c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	88fa      	ldrh	r2, [r7, #6]
 8001622:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800162c:	d108      	bne.n	8001640 <HAL_UART_Transmit+0x82>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	691b      	ldr	r3, [r3, #16]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d104      	bne.n	8001640 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	61bb      	str	r3, [r7, #24]
 800163e:	e003      	b.n	8001648 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8001650:	e02a      	b.n	80016a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	2200      	movs	r2, #0
 800165a:	2180      	movs	r1, #128	@ 0x80
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f000 f8e2 	bl	8001826 <UART_WaitOnFlagUntilTimeout>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e036      	b.n	80016da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10b      	bne.n	800168a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	881b      	ldrh	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	3302      	adds	r3, #2
 8001686:	61bb      	str	r3, [r7, #24]
 8001688:	e007      	b.n	800169a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	781a      	ldrb	r2, [r3, #0]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	3301      	adds	r3, #1
 8001698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800169e:	b29b      	uxth	r3, r3
 80016a0:	3b01      	subs	r3, #1
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1cf      	bne.n	8001652 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	2200      	movs	r2, #0
 80016ba:	2140      	movs	r1, #64	@ 0x40
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f000 f8b2 	bl	8001826 <UART_WaitOnFlagUntilTimeout>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e006      	b.n	80016da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2220      	movs	r2, #32
 80016d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80016d4:	2300      	movs	r3, #0
 80016d6:	e000      	b.n	80016da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80016d8:	2302      	movs	r3, #2
  }
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3720      	adds	r7, #32
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b08a      	sub	sp, #40	@ 0x28
 80016e6:	af02      	add	r7, sp, #8
 80016e8:	60f8      	str	r0, [r7, #12]
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	603b      	str	r3, [r7, #0]
 80016ee:	4613      	mov	r3, r2
 80016f0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b20      	cmp	r3, #32
 8001700:	f040 808c 	bne.w	800181c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d002      	beq.n	8001710 <HAL_UART_Receive+0x2e>
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d101      	bne.n	8001714 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e084      	b.n	800181e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800171a:	2b01      	cmp	r3, #1
 800171c:	d101      	bne.n	8001722 <HAL_UART_Receive+0x40>
 800171e:	2302      	movs	r3, #2
 8001720:	e07d      	b.n	800181e <HAL_UART_Receive+0x13c>
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2201      	movs	r2, #1
 8001726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2200      	movs	r2, #0
 800172e:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2222      	movs	r2, #34	@ 0x22
 8001734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2200      	movs	r2, #0
 800173c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800173e:	f7ff f801 	bl	8000744 <HAL_GetTick>
 8001742:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	88fa      	ldrh	r2, [r7, #6]
 8001748:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	88fa      	ldrh	r2, [r7, #6]
 800174e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001758:	d108      	bne.n	800176c <HAL_UART_Receive+0x8a>
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d104      	bne.n	800176c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	61bb      	str	r3, [r7, #24]
 800176a:	e003      	b.n	8001774 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800177c:	e043      	b.n	8001806 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	2200      	movs	r2, #0
 8001786:	2120      	movs	r1, #32
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f000 f84c 	bl	8001826 <UART_WaitOnFlagUntilTimeout>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e042      	b.n	800181e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10c      	bne.n	80017b8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	3302      	adds	r3, #2
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	e01f      	b.n	80017f8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017c0:	d007      	beq.n	80017d2 <HAL_UART_Receive+0xf0>
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10a      	bne.n	80017e0 <HAL_UART_Receive+0xfe>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d106      	bne.n	80017e0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	701a      	strb	r2, [r3, #0]
 80017de:	e008      	b.n	80017f2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3301      	adds	r3, #1
 80017f6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	3b01      	subs	r3, #1
 8001800:	b29a      	uxth	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800180a:	b29b      	uxth	r3, r3
 800180c:	2b00      	cmp	r3, #0
 800180e:	d1b6      	bne.n	800177e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2220      	movs	r2, #32
 8001814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    return HAL_OK;
 8001818:	2300      	movs	r3, #0
 800181a:	e000      	b.n	800181e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800181c:	2302      	movs	r3, #2
  }
}
 800181e:	4618      	mov	r0, r3
 8001820:	3720      	adds	r7, #32
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b084      	sub	sp, #16
 800182a:	af00      	add	r7, sp, #0
 800182c:	60f8      	str	r0, [r7, #12]
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	4613      	mov	r3, r2
 8001834:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001836:	e02c      	b.n	8001892 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800183e:	d028      	beq.n	8001892 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d007      	beq.n	8001856 <UART_WaitOnFlagUntilTimeout+0x30>
 8001846:	f7fe ff7d 	bl	8000744 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	429a      	cmp	r2, r3
 8001854:	d21d      	bcs.n	8001892 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	68da      	ldr	r2, [r3, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8001864:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	695a      	ldr	r2, [r3, #20]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f022 0201 	bic.w	r2, r2, #1
 8001874:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2220      	movs	r2, #32
 800187a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2220      	movs	r2, #32
 8001882:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e00f      	b.n	80018b2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	4013      	ands	r3, r2
 800189c:	68ba      	ldr	r2, [r7, #8]
 800189e:	429a      	cmp	r2, r3
 80018a0:	bf0c      	ite	eq
 80018a2:	2301      	moveq	r3, #1
 80018a4:	2300      	movne	r3, #0
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	461a      	mov	r2, r3
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d0c3      	beq.n	8001838 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68da      	ldr	r2, [r3, #12]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	430a      	orrs	r2, r1
 80018d8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689a      	ldr	r2, [r3, #8]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80018f6:	f023 030c 	bic.w	r3, r3, #12
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6812      	ldr	r2, [r2, #0]
 80018fe:	68b9      	ldr	r1, [r7, #8]
 8001900:	430b      	orrs	r3, r1
 8001902:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	699a      	ldr	r2, [r3, #24]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a2c      	ldr	r2, [pc, #176]	@ (80019d0 <UART_SetConfig+0x114>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d103      	bne.n	800192c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001924:	f7ff fdcc 	bl	80014c0 <HAL_RCC_GetPCLK2Freq>
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	e002      	b.n	8001932 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800192c:	f7ff fdb4 	bl	8001498 <HAL_RCC_GetPCLK1Freq>
 8001930:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001932:	68fa      	ldr	r2, [r7, #12]
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	009a      	lsls	r2, r3, #2
 800193c:	441a      	add	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	fbb2 f3f3 	udiv	r3, r2, r3
 8001948:	4a22      	ldr	r2, [pc, #136]	@ (80019d4 <UART_SetConfig+0x118>)
 800194a:	fba2 2303 	umull	r2, r3, r2, r3
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	0119      	lsls	r1, r3, #4
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	4613      	mov	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	009a      	lsls	r2, r3, #2
 800195c:	441a      	add	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	fbb2 f2f3 	udiv	r2, r2, r3
 8001968:	4b1a      	ldr	r3, [pc, #104]	@ (80019d4 <UART_SetConfig+0x118>)
 800196a:	fba3 0302 	umull	r0, r3, r3, r2
 800196e:	095b      	lsrs	r3, r3, #5
 8001970:	2064      	movs	r0, #100	@ 0x64
 8001972:	fb00 f303 	mul.w	r3, r0, r3
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	3332      	adds	r3, #50	@ 0x32
 800197c:	4a15      	ldr	r2, [pc, #84]	@ (80019d4 <UART_SetConfig+0x118>)
 800197e:	fba2 2303 	umull	r2, r3, r2, r3
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001988:	4419      	add	r1, r3
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	009a      	lsls	r2, r3, #2
 8001994:	441a      	add	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	fbb2 f2f3 	udiv	r2, r2, r3
 80019a0:	4b0c      	ldr	r3, [pc, #48]	@ (80019d4 <UART_SetConfig+0x118>)
 80019a2:	fba3 0302 	umull	r0, r3, r3, r2
 80019a6:	095b      	lsrs	r3, r3, #5
 80019a8:	2064      	movs	r0, #100	@ 0x64
 80019aa:	fb00 f303 	mul.w	r3, r0, r3
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	3332      	adds	r3, #50	@ 0x32
 80019b4:	4a07      	ldr	r2, [pc, #28]	@ (80019d4 <UART_SetConfig+0x118>)
 80019b6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ba:	095b      	lsrs	r3, r3, #5
 80019bc:	f003 020f 	and.w	r2, r3, #15
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	440a      	add	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40013800 	.word	0x40013800
 80019d4:	51eb851f 	.word	0x51eb851f

080019d8 <std>:
 80019d8:	2300      	movs	r3, #0
 80019da:	b510      	push	{r4, lr}
 80019dc:	4604      	mov	r4, r0
 80019de:	e9c0 3300 	strd	r3, r3, [r0]
 80019e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80019e6:	6083      	str	r3, [r0, #8]
 80019e8:	8181      	strh	r1, [r0, #12]
 80019ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80019ec:	81c2      	strh	r2, [r0, #14]
 80019ee:	6183      	str	r3, [r0, #24]
 80019f0:	4619      	mov	r1, r3
 80019f2:	2208      	movs	r2, #8
 80019f4:	305c      	adds	r0, #92	@ 0x5c
 80019f6:	f000 f90f 	bl	8001c18 <memset>
 80019fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001a30 <std+0x58>)
 80019fc:	6224      	str	r4, [r4, #32]
 80019fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8001a00:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <std+0x5c>)
 8001a02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001a04:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <std+0x60>)
 8001a06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001a08:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <std+0x64>)
 8001a0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <std+0x68>)
 8001a0e:	429c      	cmp	r4, r3
 8001a10:	d006      	beq.n	8001a20 <std+0x48>
 8001a12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001a16:	4294      	cmp	r4, r2
 8001a18:	d002      	beq.n	8001a20 <std+0x48>
 8001a1a:	33d0      	adds	r3, #208	@ 0xd0
 8001a1c:	429c      	cmp	r4, r3
 8001a1e:	d105      	bne.n	8001a2c <std+0x54>
 8001a20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a28:	f000 b928 	b.w	8001c7c <__retarget_lock_init_recursive>
 8001a2c:	bd10      	pop	{r4, pc}
 8001a2e:	bf00      	nop
 8001a30:	08001f31 	.word	0x08001f31
 8001a34:	08001f53 	.word	0x08001f53
 8001a38:	08001f8b 	.word	0x08001f8b
 8001a3c:	08001faf 	.word	0x08001faf
 8001a40:	200000d0 	.word	0x200000d0

08001a44 <stdio_exit_handler>:
 8001a44:	4a02      	ldr	r2, [pc, #8]	@ (8001a50 <stdio_exit_handler+0xc>)
 8001a46:	4903      	ldr	r1, [pc, #12]	@ (8001a54 <stdio_exit_handler+0x10>)
 8001a48:	4803      	ldr	r0, [pc, #12]	@ (8001a58 <stdio_exit_handler+0x14>)
 8001a4a:	f000 b869 	b.w	8001b20 <_fwalk_sglue>
 8001a4e:	bf00      	nop
 8001a50:	2000000c 	.word	0x2000000c
 8001a54:	08001ec9 	.word	0x08001ec9
 8001a58:	2000001c 	.word	0x2000001c

08001a5c <cleanup_stdio>:
 8001a5c:	6841      	ldr	r1, [r0, #4]
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <cleanup_stdio+0x34>)
 8001a60:	b510      	push	{r4, lr}
 8001a62:	4299      	cmp	r1, r3
 8001a64:	4604      	mov	r4, r0
 8001a66:	d001      	beq.n	8001a6c <cleanup_stdio+0x10>
 8001a68:	f000 fa2e 	bl	8001ec8 <_fflush_r>
 8001a6c:	68a1      	ldr	r1, [r4, #8]
 8001a6e:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <cleanup_stdio+0x38>)
 8001a70:	4299      	cmp	r1, r3
 8001a72:	d002      	beq.n	8001a7a <cleanup_stdio+0x1e>
 8001a74:	4620      	mov	r0, r4
 8001a76:	f000 fa27 	bl	8001ec8 <_fflush_r>
 8001a7a:	68e1      	ldr	r1, [r4, #12]
 8001a7c:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <cleanup_stdio+0x3c>)
 8001a7e:	4299      	cmp	r1, r3
 8001a80:	d004      	beq.n	8001a8c <cleanup_stdio+0x30>
 8001a82:	4620      	mov	r0, r4
 8001a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a88:	f000 ba1e 	b.w	8001ec8 <_fflush_r>
 8001a8c:	bd10      	pop	{r4, pc}
 8001a8e:	bf00      	nop
 8001a90:	200000d0 	.word	0x200000d0
 8001a94:	20000138 	.word	0x20000138
 8001a98:	200001a0 	.word	0x200001a0

08001a9c <global_stdio_init.part.0>:
 8001a9c:	b510      	push	{r4, lr}
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <global_stdio_init.part.0+0x30>)
 8001aa0:	4c0b      	ldr	r4, [pc, #44]	@ (8001ad0 <global_stdio_init.part.0+0x34>)
 8001aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad4 <global_stdio_init.part.0+0x38>)
 8001aa4:	4620      	mov	r0, r4
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	2104      	movs	r1, #4
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f7ff ff94 	bl	80019d8 <std>
 8001ab0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2109      	movs	r1, #9
 8001ab8:	f7ff ff8e 	bl	80019d8 <std>
 8001abc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ac6:	2112      	movs	r1, #18
 8001ac8:	f7ff bf86 	b.w	80019d8 <std>
 8001acc:	20000208 	.word	0x20000208
 8001ad0:	200000d0 	.word	0x200000d0
 8001ad4:	08001a45 	.word	0x08001a45

08001ad8 <__sfp_lock_acquire>:
 8001ad8:	4801      	ldr	r0, [pc, #4]	@ (8001ae0 <__sfp_lock_acquire+0x8>)
 8001ada:	f000 b8d0 	b.w	8001c7e <__retarget_lock_acquire_recursive>
 8001ade:	bf00      	nop
 8001ae0:	2000020d 	.word	0x2000020d

08001ae4 <__sfp_lock_release>:
 8001ae4:	4801      	ldr	r0, [pc, #4]	@ (8001aec <__sfp_lock_release+0x8>)
 8001ae6:	f000 b8cb 	b.w	8001c80 <__retarget_lock_release_recursive>
 8001aea:	bf00      	nop
 8001aec:	2000020d 	.word	0x2000020d

08001af0 <__sinit>:
 8001af0:	b510      	push	{r4, lr}
 8001af2:	4604      	mov	r4, r0
 8001af4:	f7ff fff0 	bl	8001ad8 <__sfp_lock_acquire>
 8001af8:	6a23      	ldr	r3, [r4, #32]
 8001afa:	b11b      	cbz	r3, 8001b04 <__sinit+0x14>
 8001afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b00:	f7ff bff0 	b.w	8001ae4 <__sfp_lock_release>
 8001b04:	4b04      	ldr	r3, [pc, #16]	@ (8001b18 <__sinit+0x28>)
 8001b06:	6223      	str	r3, [r4, #32]
 8001b08:	4b04      	ldr	r3, [pc, #16]	@ (8001b1c <__sinit+0x2c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1f5      	bne.n	8001afc <__sinit+0xc>
 8001b10:	f7ff ffc4 	bl	8001a9c <global_stdio_init.part.0>
 8001b14:	e7f2      	b.n	8001afc <__sinit+0xc>
 8001b16:	bf00      	nop
 8001b18:	08001a5d 	.word	0x08001a5d
 8001b1c:	20000208 	.word	0x20000208

08001b20 <_fwalk_sglue>:
 8001b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b24:	4607      	mov	r7, r0
 8001b26:	4688      	mov	r8, r1
 8001b28:	4614      	mov	r4, r2
 8001b2a:	2600      	movs	r6, #0
 8001b2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001b30:	f1b9 0901 	subs.w	r9, r9, #1
 8001b34:	d505      	bpl.n	8001b42 <_fwalk_sglue+0x22>
 8001b36:	6824      	ldr	r4, [r4, #0]
 8001b38:	2c00      	cmp	r4, #0
 8001b3a:	d1f7      	bne.n	8001b2c <_fwalk_sglue+0xc>
 8001b3c:	4630      	mov	r0, r6
 8001b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b42:	89ab      	ldrh	r3, [r5, #12]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d907      	bls.n	8001b58 <_fwalk_sglue+0x38>
 8001b48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	d003      	beq.n	8001b58 <_fwalk_sglue+0x38>
 8001b50:	4629      	mov	r1, r5
 8001b52:	4638      	mov	r0, r7
 8001b54:	47c0      	blx	r8
 8001b56:	4306      	orrs	r6, r0
 8001b58:	3568      	adds	r5, #104	@ 0x68
 8001b5a:	e7e9      	b.n	8001b30 <_fwalk_sglue+0x10>

08001b5c <_puts_r>:
 8001b5c:	6a03      	ldr	r3, [r0, #32]
 8001b5e:	b570      	push	{r4, r5, r6, lr}
 8001b60:	4605      	mov	r5, r0
 8001b62:	460e      	mov	r6, r1
 8001b64:	6884      	ldr	r4, [r0, #8]
 8001b66:	b90b      	cbnz	r3, 8001b6c <_puts_r+0x10>
 8001b68:	f7ff ffc2 	bl	8001af0 <__sinit>
 8001b6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001b6e:	07db      	lsls	r3, r3, #31
 8001b70:	d405      	bmi.n	8001b7e <_puts_r+0x22>
 8001b72:	89a3      	ldrh	r3, [r4, #12]
 8001b74:	0598      	lsls	r0, r3, #22
 8001b76:	d402      	bmi.n	8001b7e <_puts_r+0x22>
 8001b78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001b7a:	f000 f880 	bl	8001c7e <__retarget_lock_acquire_recursive>
 8001b7e:	89a3      	ldrh	r3, [r4, #12]
 8001b80:	0719      	lsls	r1, r3, #28
 8001b82:	d502      	bpl.n	8001b8a <_puts_r+0x2e>
 8001b84:	6923      	ldr	r3, [r4, #16]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d135      	bne.n	8001bf6 <_puts_r+0x9a>
 8001b8a:	4621      	mov	r1, r4
 8001b8c:	4628      	mov	r0, r5
 8001b8e:	f000 fa51 	bl	8002034 <__swsetup_r>
 8001b92:	b380      	cbz	r0, 8001bf6 <_puts_r+0x9a>
 8001b94:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8001b98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001b9a:	07da      	lsls	r2, r3, #31
 8001b9c:	d405      	bmi.n	8001baa <_puts_r+0x4e>
 8001b9e:	89a3      	ldrh	r3, [r4, #12]
 8001ba0:	059b      	lsls	r3, r3, #22
 8001ba2:	d402      	bmi.n	8001baa <_puts_r+0x4e>
 8001ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001ba6:	f000 f86b 	bl	8001c80 <__retarget_lock_release_recursive>
 8001baa:	4628      	mov	r0, r5
 8001bac:	bd70      	pop	{r4, r5, r6, pc}
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	da04      	bge.n	8001bbc <_puts_r+0x60>
 8001bb2:	69a2      	ldr	r2, [r4, #24]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	dc17      	bgt.n	8001be8 <_puts_r+0x8c>
 8001bb8:	290a      	cmp	r1, #10
 8001bba:	d015      	beq.n	8001be8 <_puts_r+0x8c>
 8001bbc:	6823      	ldr	r3, [r4, #0]
 8001bbe:	1c5a      	adds	r2, r3, #1
 8001bc0:	6022      	str	r2, [r4, #0]
 8001bc2:	7019      	strb	r1, [r3, #0]
 8001bc4:	68a3      	ldr	r3, [r4, #8]
 8001bc6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	60a3      	str	r3, [r4, #8]
 8001bce:	2900      	cmp	r1, #0
 8001bd0:	d1ed      	bne.n	8001bae <_puts_r+0x52>
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	da11      	bge.n	8001bfa <_puts_r+0x9e>
 8001bd6:	4622      	mov	r2, r4
 8001bd8:	210a      	movs	r1, #10
 8001bda:	4628      	mov	r0, r5
 8001bdc:	f000 f9eb 	bl	8001fb6 <__swbuf_r>
 8001be0:	3001      	adds	r0, #1
 8001be2:	d0d7      	beq.n	8001b94 <_puts_r+0x38>
 8001be4:	250a      	movs	r5, #10
 8001be6:	e7d7      	b.n	8001b98 <_puts_r+0x3c>
 8001be8:	4622      	mov	r2, r4
 8001bea:	4628      	mov	r0, r5
 8001bec:	f000 f9e3 	bl	8001fb6 <__swbuf_r>
 8001bf0:	3001      	adds	r0, #1
 8001bf2:	d1e7      	bne.n	8001bc4 <_puts_r+0x68>
 8001bf4:	e7ce      	b.n	8001b94 <_puts_r+0x38>
 8001bf6:	3e01      	subs	r6, #1
 8001bf8:	e7e4      	b.n	8001bc4 <_puts_r+0x68>
 8001bfa:	6823      	ldr	r3, [r4, #0]
 8001bfc:	1c5a      	adds	r2, r3, #1
 8001bfe:	6022      	str	r2, [r4, #0]
 8001c00:	220a      	movs	r2, #10
 8001c02:	701a      	strb	r2, [r3, #0]
 8001c04:	e7ee      	b.n	8001be4 <_puts_r+0x88>
	...

08001c08 <puts>:
 8001c08:	4b02      	ldr	r3, [pc, #8]	@ (8001c14 <puts+0xc>)
 8001c0a:	4601      	mov	r1, r0
 8001c0c:	6818      	ldr	r0, [r3, #0]
 8001c0e:	f7ff bfa5 	b.w	8001b5c <_puts_r>
 8001c12:	bf00      	nop
 8001c14:	20000018 	.word	0x20000018

08001c18 <memset>:
 8001c18:	4603      	mov	r3, r0
 8001c1a:	4402      	add	r2, r0
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d100      	bne.n	8001c22 <memset+0xa>
 8001c20:	4770      	bx	lr
 8001c22:	f803 1b01 	strb.w	r1, [r3], #1
 8001c26:	e7f9      	b.n	8001c1c <memset+0x4>

08001c28 <__errno>:
 8001c28:	4b01      	ldr	r3, [pc, #4]	@ (8001c30 <__errno+0x8>)
 8001c2a:	6818      	ldr	r0, [r3, #0]
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000018 	.word	0x20000018

08001c34 <__libc_init_array>:
 8001c34:	b570      	push	{r4, r5, r6, lr}
 8001c36:	2600      	movs	r6, #0
 8001c38:	4d0c      	ldr	r5, [pc, #48]	@ (8001c6c <__libc_init_array+0x38>)
 8001c3a:	4c0d      	ldr	r4, [pc, #52]	@ (8001c70 <__libc_init_array+0x3c>)
 8001c3c:	1b64      	subs	r4, r4, r5
 8001c3e:	10a4      	asrs	r4, r4, #2
 8001c40:	42a6      	cmp	r6, r4
 8001c42:	d109      	bne.n	8001c58 <__libc_init_array+0x24>
 8001c44:	f000 fb6e 	bl	8002324 <_init>
 8001c48:	2600      	movs	r6, #0
 8001c4a:	4d0a      	ldr	r5, [pc, #40]	@ (8001c74 <__libc_init_array+0x40>)
 8001c4c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c78 <__libc_init_array+0x44>)
 8001c4e:	1b64      	subs	r4, r4, r5
 8001c50:	10a4      	asrs	r4, r4, #2
 8001c52:	42a6      	cmp	r6, r4
 8001c54:	d105      	bne.n	8001c62 <__libc_init_array+0x2e>
 8001c56:	bd70      	pop	{r4, r5, r6, pc}
 8001c58:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c5c:	4798      	blx	r3
 8001c5e:	3601      	adds	r6, #1
 8001c60:	e7ee      	b.n	8001c40 <__libc_init_array+0xc>
 8001c62:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c66:	4798      	blx	r3
 8001c68:	3601      	adds	r6, #1
 8001c6a:	e7f2      	b.n	8001c52 <__libc_init_array+0x1e>
 8001c6c:	08002378 	.word	0x08002378
 8001c70:	08002378 	.word	0x08002378
 8001c74:	08002378 	.word	0x08002378
 8001c78:	0800237c 	.word	0x0800237c

08001c7c <__retarget_lock_init_recursive>:
 8001c7c:	4770      	bx	lr

08001c7e <__retarget_lock_acquire_recursive>:
 8001c7e:	4770      	bx	lr

08001c80 <__retarget_lock_release_recursive>:
 8001c80:	4770      	bx	lr
	...

08001c84 <sbrk_aligned>:
 8001c84:	b570      	push	{r4, r5, r6, lr}
 8001c86:	4e0f      	ldr	r6, [pc, #60]	@ (8001cc4 <sbrk_aligned+0x40>)
 8001c88:	460c      	mov	r4, r1
 8001c8a:	6831      	ldr	r1, [r6, #0]
 8001c8c:	4605      	mov	r5, r0
 8001c8e:	b911      	cbnz	r1, 8001c96 <sbrk_aligned+0x12>
 8001c90:	f000 fabc 	bl	800220c <_sbrk_r>
 8001c94:	6030      	str	r0, [r6, #0]
 8001c96:	4621      	mov	r1, r4
 8001c98:	4628      	mov	r0, r5
 8001c9a:	f000 fab7 	bl	800220c <_sbrk_r>
 8001c9e:	1c43      	adds	r3, r0, #1
 8001ca0:	d103      	bne.n	8001caa <sbrk_aligned+0x26>
 8001ca2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	bd70      	pop	{r4, r5, r6, pc}
 8001caa:	1cc4      	adds	r4, r0, #3
 8001cac:	f024 0403 	bic.w	r4, r4, #3
 8001cb0:	42a0      	cmp	r0, r4
 8001cb2:	d0f8      	beq.n	8001ca6 <sbrk_aligned+0x22>
 8001cb4:	1a21      	subs	r1, r4, r0
 8001cb6:	4628      	mov	r0, r5
 8001cb8:	f000 faa8 	bl	800220c <_sbrk_r>
 8001cbc:	3001      	adds	r0, #1
 8001cbe:	d1f2      	bne.n	8001ca6 <sbrk_aligned+0x22>
 8001cc0:	e7ef      	b.n	8001ca2 <sbrk_aligned+0x1e>
 8001cc2:	bf00      	nop
 8001cc4:	20000210 	.word	0x20000210

08001cc8 <_malloc_r>:
 8001cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ccc:	1ccd      	adds	r5, r1, #3
 8001cce:	f025 0503 	bic.w	r5, r5, #3
 8001cd2:	3508      	adds	r5, #8
 8001cd4:	2d0c      	cmp	r5, #12
 8001cd6:	bf38      	it	cc
 8001cd8:	250c      	movcc	r5, #12
 8001cda:	2d00      	cmp	r5, #0
 8001cdc:	4606      	mov	r6, r0
 8001cde:	db01      	blt.n	8001ce4 <_malloc_r+0x1c>
 8001ce0:	42a9      	cmp	r1, r5
 8001ce2:	d904      	bls.n	8001cee <_malloc_r+0x26>
 8001ce4:	230c      	movs	r3, #12
 8001ce6:	6033      	str	r3, [r6, #0]
 8001ce8:	2000      	movs	r0, #0
 8001cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001cee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001dc4 <_malloc_r+0xfc>
 8001cf2:	f000 f911 	bl	8001f18 <__malloc_lock>
 8001cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8001cfa:	461c      	mov	r4, r3
 8001cfc:	bb44      	cbnz	r4, 8001d50 <_malloc_r+0x88>
 8001cfe:	4629      	mov	r1, r5
 8001d00:	4630      	mov	r0, r6
 8001d02:	f7ff ffbf 	bl	8001c84 <sbrk_aligned>
 8001d06:	1c43      	adds	r3, r0, #1
 8001d08:	4604      	mov	r4, r0
 8001d0a:	d158      	bne.n	8001dbe <_malloc_r+0xf6>
 8001d0c:	f8d8 4000 	ldr.w	r4, [r8]
 8001d10:	4627      	mov	r7, r4
 8001d12:	2f00      	cmp	r7, #0
 8001d14:	d143      	bne.n	8001d9e <_malloc_r+0xd6>
 8001d16:	2c00      	cmp	r4, #0
 8001d18:	d04b      	beq.n	8001db2 <_malloc_r+0xea>
 8001d1a:	6823      	ldr	r3, [r4, #0]
 8001d1c:	4639      	mov	r1, r7
 8001d1e:	4630      	mov	r0, r6
 8001d20:	eb04 0903 	add.w	r9, r4, r3
 8001d24:	f000 fa72 	bl	800220c <_sbrk_r>
 8001d28:	4581      	cmp	r9, r0
 8001d2a:	d142      	bne.n	8001db2 <_malloc_r+0xea>
 8001d2c:	6821      	ldr	r1, [r4, #0]
 8001d2e:	4630      	mov	r0, r6
 8001d30:	1a6d      	subs	r5, r5, r1
 8001d32:	4629      	mov	r1, r5
 8001d34:	f7ff ffa6 	bl	8001c84 <sbrk_aligned>
 8001d38:	3001      	adds	r0, #1
 8001d3a:	d03a      	beq.n	8001db2 <_malloc_r+0xea>
 8001d3c:	6823      	ldr	r3, [r4, #0]
 8001d3e:	442b      	add	r3, r5
 8001d40:	6023      	str	r3, [r4, #0]
 8001d42:	f8d8 3000 	ldr.w	r3, [r8]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	bb62      	cbnz	r2, 8001da4 <_malloc_r+0xdc>
 8001d4a:	f8c8 7000 	str.w	r7, [r8]
 8001d4e:	e00f      	b.n	8001d70 <_malloc_r+0xa8>
 8001d50:	6822      	ldr	r2, [r4, #0]
 8001d52:	1b52      	subs	r2, r2, r5
 8001d54:	d420      	bmi.n	8001d98 <_malloc_r+0xd0>
 8001d56:	2a0b      	cmp	r2, #11
 8001d58:	d917      	bls.n	8001d8a <_malloc_r+0xc2>
 8001d5a:	1961      	adds	r1, r4, r5
 8001d5c:	42a3      	cmp	r3, r4
 8001d5e:	6025      	str	r5, [r4, #0]
 8001d60:	bf18      	it	ne
 8001d62:	6059      	strne	r1, [r3, #4]
 8001d64:	6863      	ldr	r3, [r4, #4]
 8001d66:	bf08      	it	eq
 8001d68:	f8c8 1000 	streq.w	r1, [r8]
 8001d6c:	5162      	str	r2, [r4, r5]
 8001d6e:	604b      	str	r3, [r1, #4]
 8001d70:	4630      	mov	r0, r6
 8001d72:	f000 f8d7 	bl	8001f24 <__malloc_unlock>
 8001d76:	f104 000b 	add.w	r0, r4, #11
 8001d7a:	1d23      	adds	r3, r4, #4
 8001d7c:	f020 0007 	bic.w	r0, r0, #7
 8001d80:	1ac2      	subs	r2, r0, r3
 8001d82:	bf1c      	itt	ne
 8001d84:	1a1b      	subne	r3, r3, r0
 8001d86:	50a3      	strne	r3, [r4, r2]
 8001d88:	e7af      	b.n	8001cea <_malloc_r+0x22>
 8001d8a:	6862      	ldr	r2, [r4, #4]
 8001d8c:	42a3      	cmp	r3, r4
 8001d8e:	bf0c      	ite	eq
 8001d90:	f8c8 2000 	streq.w	r2, [r8]
 8001d94:	605a      	strne	r2, [r3, #4]
 8001d96:	e7eb      	b.n	8001d70 <_malloc_r+0xa8>
 8001d98:	4623      	mov	r3, r4
 8001d9a:	6864      	ldr	r4, [r4, #4]
 8001d9c:	e7ae      	b.n	8001cfc <_malloc_r+0x34>
 8001d9e:	463c      	mov	r4, r7
 8001da0:	687f      	ldr	r7, [r7, #4]
 8001da2:	e7b6      	b.n	8001d12 <_malloc_r+0x4a>
 8001da4:	461a      	mov	r2, r3
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	42a3      	cmp	r3, r4
 8001daa:	d1fb      	bne.n	8001da4 <_malloc_r+0xdc>
 8001dac:	2300      	movs	r3, #0
 8001dae:	6053      	str	r3, [r2, #4]
 8001db0:	e7de      	b.n	8001d70 <_malloc_r+0xa8>
 8001db2:	230c      	movs	r3, #12
 8001db4:	4630      	mov	r0, r6
 8001db6:	6033      	str	r3, [r6, #0]
 8001db8:	f000 f8b4 	bl	8001f24 <__malloc_unlock>
 8001dbc:	e794      	b.n	8001ce8 <_malloc_r+0x20>
 8001dbe:	6005      	str	r5, [r0, #0]
 8001dc0:	e7d6      	b.n	8001d70 <_malloc_r+0xa8>
 8001dc2:	bf00      	nop
 8001dc4:	20000214 	.word	0x20000214

08001dc8 <__sflush_r>:
 8001dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dce:	0716      	lsls	r6, r2, #28
 8001dd0:	4605      	mov	r5, r0
 8001dd2:	460c      	mov	r4, r1
 8001dd4:	d454      	bmi.n	8001e80 <__sflush_r+0xb8>
 8001dd6:	684b      	ldr	r3, [r1, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	dc02      	bgt.n	8001de2 <__sflush_r+0x1a>
 8001ddc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	dd48      	ble.n	8001e74 <__sflush_r+0xac>
 8001de2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001de4:	2e00      	cmp	r6, #0
 8001de6:	d045      	beq.n	8001e74 <__sflush_r+0xac>
 8001de8:	2300      	movs	r3, #0
 8001dea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001dee:	682f      	ldr	r7, [r5, #0]
 8001df0:	6a21      	ldr	r1, [r4, #32]
 8001df2:	602b      	str	r3, [r5, #0]
 8001df4:	d030      	beq.n	8001e58 <__sflush_r+0x90>
 8001df6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001df8:	89a3      	ldrh	r3, [r4, #12]
 8001dfa:	0759      	lsls	r1, r3, #29
 8001dfc:	d505      	bpl.n	8001e0a <__sflush_r+0x42>
 8001dfe:	6863      	ldr	r3, [r4, #4]
 8001e00:	1ad2      	subs	r2, r2, r3
 8001e02:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001e04:	b10b      	cbz	r3, 8001e0a <__sflush_r+0x42>
 8001e06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e08:	1ad2      	subs	r2, r2, r3
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e10:	6a21      	ldr	r1, [r4, #32]
 8001e12:	47b0      	blx	r6
 8001e14:	1c43      	adds	r3, r0, #1
 8001e16:	89a3      	ldrh	r3, [r4, #12]
 8001e18:	d106      	bne.n	8001e28 <__sflush_r+0x60>
 8001e1a:	6829      	ldr	r1, [r5, #0]
 8001e1c:	291d      	cmp	r1, #29
 8001e1e:	d82b      	bhi.n	8001e78 <__sflush_r+0xb0>
 8001e20:	4a28      	ldr	r2, [pc, #160]	@ (8001ec4 <__sflush_r+0xfc>)
 8001e22:	40ca      	lsrs	r2, r1
 8001e24:	07d6      	lsls	r6, r2, #31
 8001e26:	d527      	bpl.n	8001e78 <__sflush_r+0xb0>
 8001e28:	2200      	movs	r2, #0
 8001e2a:	6062      	str	r2, [r4, #4]
 8001e2c:	6922      	ldr	r2, [r4, #16]
 8001e2e:	04d9      	lsls	r1, r3, #19
 8001e30:	6022      	str	r2, [r4, #0]
 8001e32:	d504      	bpl.n	8001e3e <__sflush_r+0x76>
 8001e34:	1c42      	adds	r2, r0, #1
 8001e36:	d101      	bne.n	8001e3c <__sflush_r+0x74>
 8001e38:	682b      	ldr	r3, [r5, #0]
 8001e3a:	b903      	cbnz	r3, 8001e3e <__sflush_r+0x76>
 8001e3c:	6560      	str	r0, [r4, #84]	@ 0x54
 8001e3e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001e40:	602f      	str	r7, [r5, #0]
 8001e42:	b1b9      	cbz	r1, 8001e74 <__sflush_r+0xac>
 8001e44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001e48:	4299      	cmp	r1, r3
 8001e4a:	d002      	beq.n	8001e52 <__sflush_r+0x8a>
 8001e4c:	4628      	mov	r0, r5
 8001e4e:	f000 fa21 	bl	8002294 <_free_r>
 8001e52:	2300      	movs	r3, #0
 8001e54:	6363      	str	r3, [r4, #52]	@ 0x34
 8001e56:	e00d      	b.n	8001e74 <__sflush_r+0xac>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	4628      	mov	r0, r5
 8001e5c:	47b0      	blx	r6
 8001e5e:	4602      	mov	r2, r0
 8001e60:	1c50      	adds	r0, r2, #1
 8001e62:	d1c9      	bne.n	8001df8 <__sflush_r+0x30>
 8001e64:	682b      	ldr	r3, [r5, #0]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0c6      	beq.n	8001df8 <__sflush_r+0x30>
 8001e6a:	2b1d      	cmp	r3, #29
 8001e6c:	d001      	beq.n	8001e72 <__sflush_r+0xaa>
 8001e6e:	2b16      	cmp	r3, #22
 8001e70:	d11d      	bne.n	8001eae <__sflush_r+0xe6>
 8001e72:	602f      	str	r7, [r5, #0]
 8001e74:	2000      	movs	r0, #0
 8001e76:	e021      	b.n	8001ebc <__sflush_r+0xf4>
 8001e78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e7c:	b21b      	sxth	r3, r3
 8001e7e:	e01a      	b.n	8001eb6 <__sflush_r+0xee>
 8001e80:	690f      	ldr	r7, [r1, #16]
 8001e82:	2f00      	cmp	r7, #0
 8001e84:	d0f6      	beq.n	8001e74 <__sflush_r+0xac>
 8001e86:	0793      	lsls	r3, r2, #30
 8001e88:	bf18      	it	ne
 8001e8a:	2300      	movne	r3, #0
 8001e8c:	680e      	ldr	r6, [r1, #0]
 8001e8e:	bf08      	it	eq
 8001e90:	694b      	ldreq	r3, [r1, #20]
 8001e92:	1bf6      	subs	r6, r6, r7
 8001e94:	600f      	str	r7, [r1, #0]
 8001e96:	608b      	str	r3, [r1, #8]
 8001e98:	2e00      	cmp	r6, #0
 8001e9a:	ddeb      	ble.n	8001e74 <__sflush_r+0xac>
 8001e9c:	4633      	mov	r3, r6
 8001e9e:	463a      	mov	r2, r7
 8001ea0:	4628      	mov	r0, r5
 8001ea2:	6a21      	ldr	r1, [r4, #32]
 8001ea4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8001ea8:	47e0      	blx	ip
 8001eaa:	2800      	cmp	r0, #0
 8001eac:	dc07      	bgt.n	8001ebe <__sflush_r+0xf6>
 8001eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001eb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001eb6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001eba:	81a3      	strh	r3, [r4, #12]
 8001ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ebe:	4407      	add	r7, r0
 8001ec0:	1a36      	subs	r6, r6, r0
 8001ec2:	e7e9      	b.n	8001e98 <__sflush_r+0xd0>
 8001ec4:	20400001 	.word	0x20400001

08001ec8 <_fflush_r>:
 8001ec8:	b538      	push	{r3, r4, r5, lr}
 8001eca:	690b      	ldr	r3, [r1, #16]
 8001ecc:	4605      	mov	r5, r0
 8001ece:	460c      	mov	r4, r1
 8001ed0:	b913      	cbnz	r3, 8001ed8 <_fflush_r+0x10>
 8001ed2:	2500      	movs	r5, #0
 8001ed4:	4628      	mov	r0, r5
 8001ed6:	bd38      	pop	{r3, r4, r5, pc}
 8001ed8:	b118      	cbz	r0, 8001ee2 <_fflush_r+0x1a>
 8001eda:	6a03      	ldr	r3, [r0, #32]
 8001edc:	b90b      	cbnz	r3, 8001ee2 <_fflush_r+0x1a>
 8001ede:	f7ff fe07 	bl	8001af0 <__sinit>
 8001ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d0f3      	beq.n	8001ed2 <_fflush_r+0xa>
 8001eea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001eec:	07d0      	lsls	r0, r2, #31
 8001eee:	d404      	bmi.n	8001efa <_fflush_r+0x32>
 8001ef0:	0599      	lsls	r1, r3, #22
 8001ef2:	d402      	bmi.n	8001efa <_fflush_r+0x32>
 8001ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001ef6:	f7ff fec2 	bl	8001c7e <__retarget_lock_acquire_recursive>
 8001efa:	4628      	mov	r0, r5
 8001efc:	4621      	mov	r1, r4
 8001efe:	f7ff ff63 	bl	8001dc8 <__sflush_r>
 8001f02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001f04:	4605      	mov	r5, r0
 8001f06:	07da      	lsls	r2, r3, #31
 8001f08:	d4e4      	bmi.n	8001ed4 <_fflush_r+0xc>
 8001f0a:	89a3      	ldrh	r3, [r4, #12]
 8001f0c:	059b      	lsls	r3, r3, #22
 8001f0e:	d4e1      	bmi.n	8001ed4 <_fflush_r+0xc>
 8001f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f12:	f7ff feb5 	bl	8001c80 <__retarget_lock_release_recursive>
 8001f16:	e7dd      	b.n	8001ed4 <_fflush_r+0xc>

08001f18 <__malloc_lock>:
 8001f18:	4801      	ldr	r0, [pc, #4]	@ (8001f20 <__malloc_lock+0x8>)
 8001f1a:	f7ff beb0 	b.w	8001c7e <__retarget_lock_acquire_recursive>
 8001f1e:	bf00      	nop
 8001f20:	2000020c 	.word	0x2000020c

08001f24 <__malloc_unlock>:
 8001f24:	4801      	ldr	r0, [pc, #4]	@ (8001f2c <__malloc_unlock+0x8>)
 8001f26:	f7ff beab 	b.w	8001c80 <__retarget_lock_release_recursive>
 8001f2a:	bf00      	nop
 8001f2c:	2000020c 	.word	0x2000020c

08001f30 <__sread>:
 8001f30:	b510      	push	{r4, lr}
 8001f32:	460c      	mov	r4, r1
 8001f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f38:	f000 f956 	bl	80021e8 <_read_r>
 8001f3c:	2800      	cmp	r0, #0
 8001f3e:	bfab      	itete	ge
 8001f40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001f42:	89a3      	ldrhlt	r3, [r4, #12]
 8001f44:	181b      	addge	r3, r3, r0
 8001f46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001f4a:	bfac      	ite	ge
 8001f4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001f4e:	81a3      	strhlt	r3, [r4, #12]
 8001f50:	bd10      	pop	{r4, pc}

08001f52 <__swrite>:
 8001f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f56:	461f      	mov	r7, r3
 8001f58:	898b      	ldrh	r3, [r1, #12]
 8001f5a:	4605      	mov	r5, r0
 8001f5c:	05db      	lsls	r3, r3, #23
 8001f5e:	460c      	mov	r4, r1
 8001f60:	4616      	mov	r6, r2
 8001f62:	d505      	bpl.n	8001f70 <__swrite+0x1e>
 8001f64:	2302      	movs	r3, #2
 8001f66:	2200      	movs	r2, #0
 8001f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f6c:	f000 f92a 	bl	80021c4 <_lseek_r>
 8001f70:	89a3      	ldrh	r3, [r4, #12]
 8001f72:	4632      	mov	r2, r6
 8001f74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f78:	81a3      	strh	r3, [r4, #12]
 8001f7a:	4628      	mov	r0, r5
 8001f7c:	463b      	mov	r3, r7
 8001f7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f86:	f000 b951 	b.w	800222c <_write_r>

08001f8a <__sseek>:
 8001f8a:	b510      	push	{r4, lr}
 8001f8c:	460c      	mov	r4, r1
 8001f8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f92:	f000 f917 	bl	80021c4 <_lseek_r>
 8001f96:	1c43      	adds	r3, r0, #1
 8001f98:	89a3      	ldrh	r3, [r4, #12]
 8001f9a:	bf15      	itete	ne
 8001f9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001f9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001fa2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001fa6:	81a3      	strheq	r3, [r4, #12]
 8001fa8:	bf18      	it	ne
 8001faa:	81a3      	strhne	r3, [r4, #12]
 8001fac:	bd10      	pop	{r4, pc}

08001fae <__sclose>:
 8001fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001fb2:	f000 b94d 	b.w	8002250 <_close_r>

08001fb6 <__swbuf_r>:
 8001fb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fb8:	460e      	mov	r6, r1
 8001fba:	4614      	mov	r4, r2
 8001fbc:	4605      	mov	r5, r0
 8001fbe:	b118      	cbz	r0, 8001fc8 <__swbuf_r+0x12>
 8001fc0:	6a03      	ldr	r3, [r0, #32]
 8001fc2:	b90b      	cbnz	r3, 8001fc8 <__swbuf_r+0x12>
 8001fc4:	f7ff fd94 	bl	8001af0 <__sinit>
 8001fc8:	69a3      	ldr	r3, [r4, #24]
 8001fca:	60a3      	str	r3, [r4, #8]
 8001fcc:	89a3      	ldrh	r3, [r4, #12]
 8001fce:	071a      	lsls	r2, r3, #28
 8001fd0:	d501      	bpl.n	8001fd6 <__swbuf_r+0x20>
 8001fd2:	6923      	ldr	r3, [r4, #16]
 8001fd4:	b943      	cbnz	r3, 8001fe8 <__swbuf_r+0x32>
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	4628      	mov	r0, r5
 8001fda:	f000 f82b 	bl	8002034 <__swsetup_r>
 8001fde:	b118      	cbz	r0, 8001fe8 <__swbuf_r+0x32>
 8001fe0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8001fe4:	4638      	mov	r0, r7
 8001fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fe8:	6823      	ldr	r3, [r4, #0]
 8001fea:	6922      	ldr	r2, [r4, #16]
 8001fec:	b2f6      	uxtb	r6, r6
 8001fee:	1a98      	subs	r0, r3, r2
 8001ff0:	6963      	ldr	r3, [r4, #20]
 8001ff2:	4637      	mov	r7, r6
 8001ff4:	4283      	cmp	r3, r0
 8001ff6:	dc05      	bgt.n	8002004 <__swbuf_r+0x4e>
 8001ff8:	4621      	mov	r1, r4
 8001ffa:	4628      	mov	r0, r5
 8001ffc:	f7ff ff64 	bl	8001ec8 <_fflush_r>
 8002000:	2800      	cmp	r0, #0
 8002002:	d1ed      	bne.n	8001fe0 <__swbuf_r+0x2a>
 8002004:	68a3      	ldr	r3, [r4, #8]
 8002006:	3b01      	subs	r3, #1
 8002008:	60a3      	str	r3, [r4, #8]
 800200a:	6823      	ldr	r3, [r4, #0]
 800200c:	1c5a      	adds	r2, r3, #1
 800200e:	6022      	str	r2, [r4, #0]
 8002010:	701e      	strb	r6, [r3, #0]
 8002012:	6962      	ldr	r2, [r4, #20]
 8002014:	1c43      	adds	r3, r0, #1
 8002016:	429a      	cmp	r2, r3
 8002018:	d004      	beq.n	8002024 <__swbuf_r+0x6e>
 800201a:	89a3      	ldrh	r3, [r4, #12]
 800201c:	07db      	lsls	r3, r3, #31
 800201e:	d5e1      	bpl.n	8001fe4 <__swbuf_r+0x2e>
 8002020:	2e0a      	cmp	r6, #10
 8002022:	d1df      	bne.n	8001fe4 <__swbuf_r+0x2e>
 8002024:	4621      	mov	r1, r4
 8002026:	4628      	mov	r0, r5
 8002028:	f7ff ff4e 	bl	8001ec8 <_fflush_r>
 800202c:	2800      	cmp	r0, #0
 800202e:	d0d9      	beq.n	8001fe4 <__swbuf_r+0x2e>
 8002030:	e7d6      	b.n	8001fe0 <__swbuf_r+0x2a>
	...

08002034 <__swsetup_r>:
 8002034:	b538      	push	{r3, r4, r5, lr}
 8002036:	4b29      	ldr	r3, [pc, #164]	@ (80020dc <__swsetup_r+0xa8>)
 8002038:	4605      	mov	r5, r0
 800203a:	6818      	ldr	r0, [r3, #0]
 800203c:	460c      	mov	r4, r1
 800203e:	b118      	cbz	r0, 8002048 <__swsetup_r+0x14>
 8002040:	6a03      	ldr	r3, [r0, #32]
 8002042:	b90b      	cbnz	r3, 8002048 <__swsetup_r+0x14>
 8002044:	f7ff fd54 	bl	8001af0 <__sinit>
 8002048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800204c:	0719      	lsls	r1, r3, #28
 800204e:	d422      	bmi.n	8002096 <__swsetup_r+0x62>
 8002050:	06da      	lsls	r2, r3, #27
 8002052:	d407      	bmi.n	8002064 <__swsetup_r+0x30>
 8002054:	2209      	movs	r2, #9
 8002056:	602a      	str	r2, [r5, #0]
 8002058:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800205c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002060:	81a3      	strh	r3, [r4, #12]
 8002062:	e033      	b.n	80020cc <__swsetup_r+0x98>
 8002064:	0758      	lsls	r0, r3, #29
 8002066:	d512      	bpl.n	800208e <__swsetup_r+0x5a>
 8002068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800206a:	b141      	cbz	r1, 800207e <__swsetup_r+0x4a>
 800206c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002070:	4299      	cmp	r1, r3
 8002072:	d002      	beq.n	800207a <__swsetup_r+0x46>
 8002074:	4628      	mov	r0, r5
 8002076:	f000 f90d 	bl	8002294 <_free_r>
 800207a:	2300      	movs	r3, #0
 800207c:	6363      	str	r3, [r4, #52]	@ 0x34
 800207e:	89a3      	ldrh	r3, [r4, #12]
 8002080:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002084:	81a3      	strh	r3, [r4, #12]
 8002086:	2300      	movs	r3, #0
 8002088:	6063      	str	r3, [r4, #4]
 800208a:	6923      	ldr	r3, [r4, #16]
 800208c:	6023      	str	r3, [r4, #0]
 800208e:	89a3      	ldrh	r3, [r4, #12]
 8002090:	f043 0308 	orr.w	r3, r3, #8
 8002094:	81a3      	strh	r3, [r4, #12]
 8002096:	6923      	ldr	r3, [r4, #16]
 8002098:	b94b      	cbnz	r3, 80020ae <__swsetup_r+0x7a>
 800209a:	89a3      	ldrh	r3, [r4, #12]
 800209c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80020a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020a4:	d003      	beq.n	80020ae <__swsetup_r+0x7a>
 80020a6:	4621      	mov	r1, r4
 80020a8:	4628      	mov	r0, r5
 80020aa:	f000 f83e 	bl	800212a <__smakebuf_r>
 80020ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020b2:	f013 0201 	ands.w	r2, r3, #1
 80020b6:	d00a      	beq.n	80020ce <__swsetup_r+0x9a>
 80020b8:	2200      	movs	r2, #0
 80020ba:	60a2      	str	r2, [r4, #8]
 80020bc:	6962      	ldr	r2, [r4, #20]
 80020be:	4252      	negs	r2, r2
 80020c0:	61a2      	str	r2, [r4, #24]
 80020c2:	6922      	ldr	r2, [r4, #16]
 80020c4:	b942      	cbnz	r2, 80020d8 <__swsetup_r+0xa4>
 80020c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80020ca:	d1c5      	bne.n	8002058 <__swsetup_r+0x24>
 80020cc:	bd38      	pop	{r3, r4, r5, pc}
 80020ce:	0799      	lsls	r1, r3, #30
 80020d0:	bf58      	it	pl
 80020d2:	6962      	ldrpl	r2, [r4, #20]
 80020d4:	60a2      	str	r2, [r4, #8]
 80020d6:	e7f4      	b.n	80020c2 <__swsetup_r+0x8e>
 80020d8:	2000      	movs	r0, #0
 80020da:	e7f7      	b.n	80020cc <__swsetup_r+0x98>
 80020dc:	20000018 	.word	0x20000018

080020e0 <__swhatbuf_r>:
 80020e0:	b570      	push	{r4, r5, r6, lr}
 80020e2:	460c      	mov	r4, r1
 80020e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80020e8:	4615      	mov	r5, r2
 80020ea:	2900      	cmp	r1, #0
 80020ec:	461e      	mov	r6, r3
 80020ee:	b096      	sub	sp, #88	@ 0x58
 80020f0:	da0c      	bge.n	800210c <__swhatbuf_r+0x2c>
 80020f2:	89a3      	ldrh	r3, [r4, #12]
 80020f4:	2100      	movs	r1, #0
 80020f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80020fa:	bf14      	ite	ne
 80020fc:	2340      	movne	r3, #64	@ 0x40
 80020fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002102:	2000      	movs	r0, #0
 8002104:	6031      	str	r1, [r6, #0]
 8002106:	602b      	str	r3, [r5, #0]
 8002108:	b016      	add	sp, #88	@ 0x58
 800210a:	bd70      	pop	{r4, r5, r6, pc}
 800210c:	466a      	mov	r2, sp
 800210e:	f000 f8af 	bl	8002270 <_fstat_r>
 8002112:	2800      	cmp	r0, #0
 8002114:	dbed      	blt.n	80020f2 <__swhatbuf_r+0x12>
 8002116:	9901      	ldr	r1, [sp, #4]
 8002118:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800211c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002120:	4259      	negs	r1, r3
 8002122:	4159      	adcs	r1, r3
 8002124:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002128:	e7eb      	b.n	8002102 <__swhatbuf_r+0x22>

0800212a <__smakebuf_r>:
 800212a:	898b      	ldrh	r3, [r1, #12]
 800212c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800212e:	079d      	lsls	r5, r3, #30
 8002130:	4606      	mov	r6, r0
 8002132:	460c      	mov	r4, r1
 8002134:	d507      	bpl.n	8002146 <__smakebuf_r+0x1c>
 8002136:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800213a:	6023      	str	r3, [r4, #0]
 800213c:	6123      	str	r3, [r4, #16]
 800213e:	2301      	movs	r3, #1
 8002140:	6163      	str	r3, [r4, #20]
 8002142:	b003      	add	sp, #12
 8002144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002146:	466a      	mov	r2, sp
 8002148:	ab01      	add	r3, sp, #4
 800214a:	f7ff ffc9 	bl	80020e0 <__swhatbuf_r>
 800214e:	9f00      	ldr	r7, [sp, #0]
 8002150:	4605      	mov	r5, r0
 8002152:	4639      	mov	r1, r7
 8002154:	4630      	mov	r0, r6
 8002156:	f7ff fdb7 	bl	8001cc8 <_malloc_r>
 800215a:	b948      	cbnz	r0, 8002170 <__smakebuf_r+0x46>
 800215c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002160:	059a      	lsls	r2, r3, #22
 8002162:	d4ee      	bmi.n	8002142 <__smakebuf_r+0x18>
 8002164:	f023 0303 	bic.w	r3, r3, #3
 8002168:	f043 0302 	orr.w	r3, r3, #2
 800216c:	81a3      	strh	r3, [r4, #12]
 800216e:	e7e2      	b.n	8002136 <__smakebuf_r+0xc>
 8002170:	89a3      	ldrh	r3, [r4, #12]
 8002172:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800217a:	81a3      	strh	r3, [r4, #12]
 800217c:	9b01      	ldr	r3, [sp, #4]
 800217e:	6020      	str	r0, [r4, #0]
 8002180:	b15b      	cbz	r3, 800219a <__smakebuf_r+0x70>
 8002182:	4630      	mov	r0, r6
 8002184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002188:	f000 f80c 	bl	80021a4 <_isatty_r>
 800218c:	b128      	cbz	r0, 800219a <__smakebuf_r+0x70>
 800218e:	89a3      	ldrh	r3, [r4, #12]
 8002190:	f023 0303 	bic.w	r3, r3, #3
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	81a3      	strh	r3, [r4, #12]
 800219a:	89a3      	ldrh	r3, [r4, #12]
 800219c:	431d      	orrs	r5, r3
 800219e:	81a5      	strh	r5, [r4, #12]
 80021a0:	e7cf      	b.n	8002142 <__smakebuf_r+0x18>
	...

080021a4 <_isatty_r>:
 80021a4:	b538      	push	{r3, r4, r5, lr}
 80021a6:	2300      	movs	r3, #0
 80021a8:	4d05      	ldr	r5, [pc, #20]	@ (80021c0 <_isatty_r+0x1c>)
 80021aa:	4604      	mov	r4, r0
 80021ac:	4608      	mov	r0, r1
 80021ae:	602b      	str	r3, [r5, #0]
 80021b0:	f7fe f9f7 	bl	80005a2 <_isatty>
 80021b4:	1c43      	adds	r3, r0, #1
 80021b6:	d102      	bne.n	80021be <_isatty_r+0x1a>
 80021b8:	682b      	ldr	r3, [r5, #0]
 80021ba:	b103      	cbz	r3, 80021be <_isatty_r+0x1a>
 80021bc:	6023      	str	r3, [r4, #0]
 80021be:	bd38      	pop	{r3, r4, r5, pc}
 80021c0:	20000218 	.word	0x20000218

080021c4 <_lseek_r>:
 80021c4:	b538      	push	{r3, r4, r5, lr}
 80021c6:	4604      	mov	r4, r0
 80021c8:	4608      	mov	r0, r1
 80021ca:	4611      	mov	r1, r2
 80021cc:	2200      	movs	r2, #0
 80021ce:	4d05      	ldr	r5, [pc, #20]	@ (80021e4 <_lseek_r+0x20>)
 80021d0:	602a      	str	r2, [r5, #0]
 80021d2:	461a      	mov	r2, r3
 80021d4:	f7fe f9ef 	bl	80005b6 <_lseek>
 80021d8:	1c43      	adds	r3, r0, #1
 80021da:	d102      	bne.n	80021e2 <_lseek_r+0x1e>
 80021dc:	682b      	ldr	r3, [r5, #0]
 80021de:	b103      	cbz	r3, 80021e2 <_lseek_r+0x1e>
 80021e0:	6023      	str	r3, [r4, #0]
 80021e2:	bd38      	pop	{r3, r4, r5, pc}
 80021e4:	20000218 	.word	0x20000218

080021e8 <_read_r>:
 80021e8:	b538      	push	{r3, r4, r5, lr}
 80021ea:	4604      	mov	r4, r0
 80021ec:	4608      	mov	r0, r1
 80021ee:	4611      	mov	r1, r2
 80021f0:	2200      	movs	r2, #0
 80021f2:	4d05      	ldr	r5, [pc, #20]	@ (8002208 <_read_r+0x20>)
 80021f4:	602a      	str	r2, [r5, #0]
 80021f6:	461a      	mov	r2, r3
 80021f8:	f7fe f980 	bl	80004fc <_read>
 80021fc:	1c43      	adds	r3, r0, #1
 80021fe:	d102      	bne.n	8002206 <_read_r+0x1e>
 8002200:	682b      	ldr	r3, [r5, #0]
 8002202:	b103      	cbz	r3, 8002206 <_read_r+0x1e>
 8002204:	6023      	str	r3, [r4, #0]
 8002206:	bd38      	pop	{r3, r4, r5, pc}
 8002208:	20000218 	.word	0x20000218

0800220c <_sbrk_r>:
 800220c:	b538      	push	{r3, r4, r5, lr}
 800220e:	2300      	movs	r3, #0
 8002210:	4d05      	ldr	r5, [pc, #20]	@ (8002228 <_sbrk_r+0x1c>)
 8002212:	4604      	mov	r4, r0
 8002214:	4608      	mov	r0, r1
 8002216:	602b      	str	r3, [r5, #0]
 8002218:	f7fe f9da 	bl	80005d0 <_sbrk>
 800221c:	1c43      	adds	r3, r0, #1
 800221e:	d102      	bne.n	8002226 <_sbrk_r+0x1a>
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	b103      	cbz	r3, 8002226 <_sbrk_r+0x1a>
 8002224:	6023      	str	r3, [r4, #0]
 8002226:	bd38      	pop	{r3, r4, r5, pc}
 8002228:	20000218 	.word	0x20000218

0800222c <_write_r>:
 800222c:	b538      	push	{r3, r4, r5, lr}
 800222e:	4604      	mov	r4, r0
 8002230:	4608      	mov	r0, r1
 8002232:	4611      	mov	r1, r2
 8002234:	2200      	movs	r2, #0
 8002236:	4d05      	ldr	r5, [pc, #20]	@ (800224c <_write_r+0x20>)
 8002238:	602a      	str	r2, [r5, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	f7fe f97b 	bl	8000536 <_write>
 8002240:	1c43      	adds	r3, r0, #1
 8002242:	d102      	bne.n	800224a <_write_r+0x1e>
 8002244:	682b      	ldr	r3, [r5, #0]
 8002246:	b103      	cbz	r3, 800224a <_write_r+0x1e>
 8002248:	6023      	str	r3, [r4, #0]
 800224a:	bd38      	pop	{r3, r4, r5, pc}
 800224c:	20000218 	.word	0x20000218

08002250 <_close_r>:
 8002250:	b538      	push	{r3, r4, r5, lr}
 8002252:	2300      	movs	r3, #0
 8002254:	4d05      	ldr	r5, [pc, #20]	@ (800226c <_close_r+0x1c>)
 8002256:	4604      	mov	r4, r0
 8002258:	4608      	mov	r0, r1
 800225a:	602b      	str	r3, [r5, #0]
 800225c:	f7fe f987 	bl	800056e <_close>
 8002260:	1c43      	adds	r3, r0, #1
 8002262:	d102      	bne.n	800226a <_close_r+0x1a>
 8002264:	682b      	ldr	r3, [r5, #0]
 8002266:	b103      	cbz	r3, 800226a <_close_r+0x1a>
 8002268:	6023      	str	r3, [r4, #0]
 800226a:	bd38      	pop	{r3, r4, r5, pc}
 800226c:	20000218 	.word	0x20000218

08002270 <_fstat_r>:
 8002270:	b538      	push	{r3, r4, r5, lr}
 8002272:	2300      	movs	r3, #0
 8002274:	4d06      	ldr	r5, [pc, #24]	@ (8002290 <_fstat_r+0x20>)
 8002276:	4604      	mov	r4, r0
 8002278:	4608      	mov	r0, r1
 800227a:	4611      	mov	r1, r2
 800227c:	602b      	str	r3, [r5, #0]
 800227e:	f7fe f981 	bl	8000584 <_fstat>
 8002282:	1c43      	adds	r3, r0, #1
 8002284:	d102      	bne.n	800228c <_fstat_r+0x1c>
 8002286:	682b      	ldr	r3, [r5, #0]
 8002288:	b103      	cbz	r3, 800228c <_fstat_r+0x1c>
 800228a:	6023      	str	r3, [r4, #0]
 800228c:	bd38      	pop	{r3, r4, r5, pc}
 800228e:	bf00      	nop
 8002290:	20000218 	.word	0x20000218

08002294 <_free_r>:
 8002294:	b538      	push	{r3, r4, r5, lr}
 8002296:	4605      	mov	r5, r0
 8002298:	2900      	cmp	r1, #0
 800229a:	d040      	beq.n	800231e <_free_r+0x8a>
 800229c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022a0:	1f0c      	subs	r4, r1, #4
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bfb8      	it	lt
 80022a6:	18e4      	addlt	r4, r4, r3
 80022a8:	f7ff fe36 	bl	8001f18 <__malloc_lock>
 80022ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <_free_r+0x8c>)
 80022ae:	6813      	ldr	r3, [r2, #0]
 80022b0:	b933      	cbnz	r3, 80022c0 <_free_r+0x2c>
 80022b2:	6063      	str	r3, [r4, #4]
 80022b4:	6014      	str	r4, [r2, #0]
 80022b6:	4628      	mov	r0, r5
 80022b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022bc:	f7ff be32 	b.w	8001f24 <__malloc_unlock>
 80022c0:	42a3      	cmp	r3, r4
 80022c2:	d908      	bls.n	80022d6 <_free_r+0x42>
 80022c4:	6820      	ldr	r0, [r4, #0]
 80022c6:	1821      	adds	r1, r4, r0
 80022c8:	428b      	cmp	r3, r1
 80022ca:	bf01      	itttt	eq
 80022cc:	6819      	ldreq	r1, [r3, #0]
 80022ce:	685b      	ldreq	r3, [r3, #4]
 80022d0:	1809      	addeq	r1, r1, r0
 80022d2:	6021      	streq	r1, [r4, #0]
 80022d4:	e7ed      	b.n	80022b2 <_free_r+0x1e>
 80022d6:	461a      	mov	r2, r3
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	b10b      	cbz	r3, 80022e0 <_free_r+0x4c>
 80022dc:	42a3      	cmp	r3, r4
 80022de:	d9fa      	bls.n	80022d6 <_free_r+0x42>
 80022e0:	6811      	ldr	r1, [r2, #0]
 80022e2:	1850      	adds	r0, r2, r1
 80022e4:	42a0      	cmp	r0, r4
 80022e6:	d10b      	bne.n	8002300 <_free_r+0x6c>
 80022e8:	6820      	ldr	r0, [r4, #0]
 80022ea:	4401      	add	r1, r0
 80022ec:	1850      	adds	r0, r2, r1
 80022ee:	4283      	cmp	r3, r0
 80022f0:	6011      	str	r1, [r2, #0]
 80022f2:	d1e0      	bne.n	80022b6 <_free_r+0x22>
 80022f4:	6818      	ldr	r0, [r3, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	4408      	add	r0, r1
 80022fa:	6010      	str	r0, [r2, #0]
 80022fc:	6053      	str	r3, [r2, #4]
 80022fe:	e7da      	b.n	80022b6 <_free_r+0x22>
 8002300:	d902      	bls.n	8002308 <_free_r+0x74>
 8002302:	230c      	movs	r3, #12
 8002304:	602b      	str	r3, [r5, #0]
 8002306:	e7d6      	b.n	80022b6 <_free_r+0x22>
 8002308:	6820      	ldr	r0, [r4, #0]
 800230a:	1821      	adds	r1, r4, r0
 800230c:	428b      	cmp	r3, r1
 800230e:	bf01      	itttt	eq
 8002310:	6819      	ldreq	r1, [r3, #0]
 8002312:	685b      	ldreq	r3, [r3, #4]
 8002314:	1809      	addeq	r1, r1, r0
 8002316:	6021      	streq	r1, [r4, #0]
 8002318:	6063      	str	r3, [r4, #4]
 800231a:	6054      	str	r4, [r2, #4]
 800231c:	e7cb      	b.n	80022b6 <_free_r+0x22>
 800231e:	bd38      	pop	{r3, r4, r5, pc}
 8002320:	20000214 	.word	0x20000214

08002324 <_init>:
 8002324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002326:	bf00      	nop
 8002328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800232a:	bc08      	pop	{r3}
 800232c:	469e      	mov	lr, r3
 800232e:	4770      	bx	lr

08002330 <_fini>:
 8002330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002332:	bf00      	nop
 8002334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002336:	bc08      	pop	{r3}
 8002338:	469e      	mov	lr, r3
 800233a:	4770      	bx	lr
