<stg><name>correlator_Pipeline_ONE_CORRELATOR</name>


<trans_list>

<trans id="823" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %mul_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mul_29

]]></Node>
<StgValue><ssdm name="mul_29_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %codebook_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_29_load

]]></Node>
<StgValue><ssdm name="codebook_29_load_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %codebook_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_28_load

]]></Node>
<StgValue><ssdm name="codebook_28_load_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %codebook_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_27_load

]]></Node>
<StgValue><ssdm name="codebook_27_load_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %codebook_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_26_load

]]></Node>
<StgValue><ssdm name="codebook_26_load_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %codebook_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_25_load

]]></Node>
<StgValue><ssdm name="codebook_25_load_read"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %codebook_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_24_load

]]></Node>
<StgValue><ssdm name="codebook_24_load_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %codebook_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_23_load

]]></Node>
<StgValue><ssdm name="codebook_23_load_read"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %codebook_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_22_load

]]></Node>
<StgValue><ssdm name="codebook_22_load_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %codebook_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_21_load

]]></Node>
<StgValue><ssdm name="codebook_21_load_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %codebook_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_20_load

]]></Node>
<StgValue><ssdm name="codebook_20_load_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %codebook_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_19_load

]]></Node>
<StgValue><ssdm name="codebook_19_load_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %codebook_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_18_load

]]></Node>
<StgValue><ssdm name="codebook_18_load_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %codebook_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_17_load

]]></Node>
<StgValue><ssdm name="codebook_17_load_read"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %codebook_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_16_load

]]></Node>
<StgValue><ssdm name="codebook_16_load_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %codebook_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_15_load

]]></Node>
<StgValue><ssdm name="codebook_15_load_read"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %codebook_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_14_load

]]></Node>
<StgValue><ssdm name="codebook_14_load_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %codebook_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_13_load

]]></Node>
<StgValue><ssdm name="codebook_13_load_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %codebook_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_12_load

]]></Node>
<StgValue><ssdm name="codebook_12_load_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %codebook_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_11_load

]]></Node>
<StgValue><ssdm name="codebook_11_load_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %codebook_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_10_load

]]></Node>
<StgValue><ssdm name="codebook_10_load_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %codebook_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_9_load

]]></Node>
<StgValue><ssdm name="codebook_9_load_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %codebook_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_8_load

]]></Node>
<StgValue><ssdm name="codebook_8_load_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %codebook_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_7_load

]]></Node>
<StgValue><ssdm name="codebook_7_load_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %codebook_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_6_load

]]></Node>
<StgValue><ssdm name="codebook_6_load_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %codebook_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_5_load

]]></Node>
<StgValue><ssdm name="codebook_5_load_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %codebook_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_4_load

]]></Node>
<StgValue><ssdm name="codebook_4_load_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %codebook_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_3_load

]]></Node>
<StgValue><ssdm name="codebook_3_load_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %codebook_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_2_load

]]></Node>
<StgValue><ssdm name="codebook_2_load_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %codebook_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_1_load

]]></Node>
<StgValue><ssdm name="codebook_1_load_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %codebook_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %codebook_0_load

]]></Node>
<StgValue><ssdm name="codebook_0_load_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %bitcast_ln37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="bitcast_ln37_read"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:34 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
split:0 %j_1 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:2 %temp_input_addr_1 = getelementptr i32 %temp_input, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_input_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:31 %temp_input_addr_30 = getelementptr i32 %temp_input, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_input_addr_30"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:33 %icmp_ln30 = icmp_eq  i8 %j_1, i8 170

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:35 %add_ln30 = add i8 %j_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:36 %br_ln30 = br i1 %icmp_ln30, void %.split5, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
.split5:1 %temp_input_load = load i5 %temp_input_addr_30

]]></Node>
<StgValue><ssdm name="temp_input_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
.split5:57 %temp_input_load_28 = load i5 %temp_input_addr_1

]]></Node>
<StgValue><ssdm name="temp_input_load_28"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:0 %store_ln30 = store i8 %add_ln30, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:3 %temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_input_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:29 %temp_input_addr_28 = getelementptr i32 %temp_input, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_input_addr_28"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
.split5:1 %temp_input_load = load i5 %temp_input_addr_30

]]></Node>
<StgValue><ssdm name="temp_input_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
.split5:3 %temp_input_load_1 = load i5 %temp_input_addr_28

]]></Node>
<StgValue><ssdm name="temp_input_load_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="5">
<![CDATA[
.split5:55 %temp_input_load_27 = load i5 %temp_input_addr_2

]]></Node>
<StgValue><ssdm name="temp_input_load_27"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
.split5:57 %temp_input_load_28 = load i5 %temp_input_addr_1

]]></Node>
<StgValue><ssdm name="temp_input_load_28"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:58 %store_ln35 = store i32 %temp_input_load_28, i5 %temp_input_addr_2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:27 %temp_input_addr_26 = getelementptr i32 %temp_input, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_input_addr_26"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:28 %temp_input_addr_27 = getelementptr i32 %temp_input, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_input_addr_27"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
.split5:3 %temp_input_load_1 = load i5 %temp_input_addr_28

]]></Node>
<StgValue><ssdm name="temp_input_load_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
.split5:5 %temp_input_load_2 = load i5 %temp_input_addr_27

]]></Node>
<StgValue><ssdm name="temp_input_load_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="5">
<![CDATA[
.split5:7 %temp_input_load_3 = load i5 %temp_input_addr_26

]]></Node>
<StgValue><ssdm name="temp_input_load_3"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="5">
<![CDATA[
.split5:55 %temp_input_load_27 = load i5 %temp_input_addr_2

]]></Node>
<StgValue><ssdm name="temp_input_load_27"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:62 %mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:118 %mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:25 %temp_input_addr_24 = getelementptr i32 %temp_input, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_input_addr_24"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:26 %temp_input_addr_25 = getelementptr i32 %temp_input, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_input_addr_25"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
.split5:5 %temp_input_load_2 = load i5 %temp_input_addr_27

]]></Node>
<StgValue><ssdm name="temp_input_load_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="5">
<![CDATA[
.split5:7 %temp_input_load_3 = load i5 %temp_input_addr_26

]]></Node>
<StgValue><ssdm name="temp_input_load_3"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
.split5:9 %temp_input_load_4 = load i5 %temp_input_addr_25

]]></Node>
<StgValue><ssdm name="temp_input_load_4"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
.split5:11 %temp_input_load_5 = load i5 %temp_input_addr_24

]]></Node>
<StgValue><ssdm name="temp_input_load_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:62 %mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:64 %mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:116 %mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:118 %mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:24 %temp_input_addr_23 = getelementptr i32 %temp_input, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_input_addr_23"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:4 %store_ln35 = store i32 %temp_input_load_1, i5 %temp_input_addr_30

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
.split5:9 %temp_input_load_4 = load i5 %temp_input_addr_25

]]></Node>
<StgValue><ssdm name="temp_input_load_4"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="5">
<![CDATA[
.split5:11 %temp_input_load_5 = load i5 %temp_input_addr_24

]]></Node>
<StgValue><ssdm name="temp_input_load_5"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
.split5:13 %temp_input_load_6 = load i5 %temp_input_addr_23

]]></Node>
<StgValue><ssdm name="temp_input_load_6"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:62 %mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:64 %mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:66 %mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:68 %mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:116 %mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:118 %mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:23 %temp_input_addr_22 = getelementptr i32 %temp_input, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_input_addr_22"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:6 %store_ln35 = store i32 %temp_input_load_2, i5 %temp_input_addr_28

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
.split5:13 %temp_input_load_6 = load i5 %temp_input_addr_23

]]></Node>
<StgValue><ssdm name="temp_input_load_6"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
.split5:15 %temp_input_load_7 = load i5 %temp_input_addr_22

]]></Node>
<StgValue><ssdm name="temp_input_load_7"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:62 %mul = fmul i32 %temp_input_load, i32 %codebook_0_load_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:64 %mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:66 %mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:68 %mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:70 %mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:72 %mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:116 %mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:118 %mul_27 = fmul i32 %temp_input_load_28, i32 %codebook_28_load_read

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:22 %temp_input_addr_21 = getelementptr i32 %temp_input, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_input_addr_21"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:8 %store_ln35 = store i32 %temp_input_load_3, i5 %temp_input_addr_27

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
.split5:15 %temp_input_load_7 = load i5 %temp_input_addr_22

]]></Node>
<StgValue><ssdm name="temp_input_load_7"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
.split5:17 %temp_input_load_8 = load i5 %temp_input_addr_21

]]></Node>
<StgValue><ssdm name="temp_input_load_8"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:63 %acc_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:64 %mul_1 = fmul i32 %temp_input_load_1, i32 %codebook_1_load_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:66 %mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:68 %mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:70 %mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:72 %mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:74 %mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:116 %mul_26 = fmul i32 %temp_input_load_27, i32 %codebook_27_load_read

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:21 %temp_input_addr_20 = getelementptr i32 %temp_input, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_input_addr_20"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:10 %store_ln35 = store i32 %temp_input_load_4, i5 %temp_input_addr_26

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
.split5:17 %temp_input_load_8 = load i5 %temp_input_addr_21

]]></Node>
<StgValue><ssdm name="temp_input_load_8"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
.split5:19 %temp_input_load_9 = load i5 %temp_input_addr_20

]]></Node>
<StgValue><ssdm name="temp_input_load_9"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:63 %acc_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:66 %mul_2 = fmul i32 %temp_input_load_2, i32 %codebook_2_load_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:68 %mul_3 = fmul i32 %temp_input_load_3, i32 %codebook_3_load_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:70 %mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:72 %mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:74 %mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:76 %mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:20 %temp_input_addr_19 = getelementptr i32 %temp_input, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_input_addr_19"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:12 %store_ln35 = store i32 %temp_input_load_5, i5 %temp_input_addr_25

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="5">
<![CDATA[
.split5:19 %temp_input_load_9 = load i5 %temp_input_addr_20

]]></Node>
<StgValue><ssdm name="temp_input_load_9"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.split5:21 %temp_input_load_10 = load i5 %temp_input_addr_19

]]></Node>
<StgValue><ssdm name="temp_input_load_10"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:63 %acc_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:70 %mul_4 = fmul i32 %temp_input_load_4, i32 %codebook_4_load_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:72 %mul_5 = fmul i32 %temp_input_load_5, i32 %codebook_5_load_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:74 %mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:76 %mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:78 %mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:19 %temp_input_addr_18 = getelementptr i32 %temp_input, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_input_addr_18"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:14 %store_ln35 = store i32 %temp_input_load_6, i5 %temp_input_addr_24

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
.split5:21 %temp_input_load_10 = load i5 %temp_input_addr_19

]]></Node>
<StgValue><ssdm name="temp_input_load_10"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
.split5:23 %temp_input_load_11 = load i5 %temp_input_addr_18

]]></Node>
<StgValue><ssdm name="temp_input_load_11"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:63 %acc_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:74 %mul_6 = fmul i32 %temp_input_load_6, i32 %codebook_6_load_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:76 %mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:78 %mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:80 %mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:18 %temp_input_addr_17 = getelementptr i32 %temp_input, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_input_addr_17"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:16 %store_ln35 = store i32 %temp_input_load_7, i5 %temp_input_addr_23

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
.split5:23 %temp_input_load_11 = load i5 %temp_input_addr_18

]]></Node>
<StgValue><ssdm name="temp_input_load_11"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.split5:25 %temp_input_load_12 = load i5 %temp_input_addr_17

]]></Node>
<StgValue><ssdm name="temp_input_load_12"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:63 %acc_1 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:76 %mul_7 = fmul i32 %temp_input_load_7, i32 %codebook_7_load_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:78 %mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:80 %mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:82 %mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:17 %temp_input_addr_16 = getelementptr i32 %temp_input, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_input_addr_16"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:18 %store_ln35 = store i32 %temp_input_load_8, i5 %temp_input_addr_22

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
.split5:25 %temp_input_load_12 = load i5 %temp_input_addr_17

]]></Node>
<StgValue><ssdm name="temp_input_load_12"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="5">
<![CDATA[
.split5:27 %temp_input_load_13 = load i5 %temp_input_addr_16

]]></Node>
<StgValue><ssdm name="temp_input_load_13"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:65 %acc_1_1 = fadd i32 %acc_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:78 %mul_8 = fmul i32 %temp_input_load_8, i32 %codebook_8_load_read

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:80 %mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:82 %mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:84 %mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:16 %temp_input_addr_15 = getelementptr i32 %temp_input, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_input_addr_15"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:20 %store_ln35 = store i32 %temp_input_load_9, i5 %temp_input_addr_21

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="5">
<![CDATA[
.split5:27 %temp_input_load_13 = load i5 %temp_input_addr_16

]]></Node>
<StgValue><ssdm name="temp_input_load_13"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
.split5:29 %temp_input_load_14 = load i5 %temp_input_addr_15

]]></Node>
<StgValue><ssdm name="temp_input_load_14"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:65 %acc_1_1 = fadd i32 %acc_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:80 %mul_9 = fmul i32 %temp_input_load_9, i32 %codebook_9_load_read

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:82 %mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:84 %mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:86 %mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:15 %temp_input_addr_14 = getelementptr i32 %temp_input, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_input_addr_14"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:22 %store_ln35 = store i32 %temp_input_load_10, i5 %temp_input_addr_20

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
.split5:29 %temp_input_load_14 = load i5 %temp_input_addr_15

]]></Node>
<StgValue><ssdm name="temp_input_load_14"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
.split5:31 %temp_input_load_15 = load i5 %temp_input_addr_14

]]></Node>
<StgValue><ssdm name="temp_input_load_15"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:65 %acc_1_1 = fadd i32 %acc_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:82 %mul_s = fmul i32 %temp_input_load_10, i32 %codebook_10_load_read

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:84 %mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:86 %mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:88 %mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:14 %temp_input_addr_13 = getelementptr i32 %temp_input, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_input_addr_13"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:24 %store_ln35 = store i32 %temp_input_load_11, i5 %temp_input_addr_19

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
.split5:31 %temp_input_load_15 = load i5 %temp_input_addr_14

]]></Node>
<StgValue><ssdm name="temp_input_load_15"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
.split5:33 %temp_input_load_16 = load i5 %temp_input_addr_13

]]></Node>
<StgValue><ssdm name="temp_input_load_16"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:65 %acc_1_1 = fadd i32 %acc_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:84 %mul_10 = fmul i32 %temp_input_load_11, i32 %codebook_11_load_read

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:86 %mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:88 %mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:90 %mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:13 %temp_input_addr_12 = getelementptr i32 %temp_input, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_input_addr_12"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:26 %store_ln35 = store i32 %temp_input_load_12, i5 %temp_input_addr_18

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
.split5:33 %temp_input_load_16 = load i5 %temp_input_addr_13

]]></Node>
<StgValue><ssdm name="temp_input_load_16"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
.split5:35 %temp_input_load_17 = load i5 %temp_input_addr_12

]]></Node>
<StgValue><ssdm name="temp_input_load_17"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:65 %acc_1_1 = fadd i32 %acc_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:86 %mul_11 = fmul i32 %temp_input_load_12, i32 %codebook_12_load_read

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:88 %mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:90 %mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:92 %mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:12 %temp_input_addr_11 = getelementptr i32 %temp_input, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_input_addr_11"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:28 %store_ln35 = store i32 %temp_input_load_13, i5 %temp_input_addr_17

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
.split5:35 %temp_input_load_17 = load i5 %temp_input_addr_12

]]></Node>
<StgValue><ssdm name="temp_input_load_17"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
.split5:37 %temp_input_load_18 = load i5 %temp_input_addr_11

]]></Node>
<StgValue><ssdm name="temp_input_load_18"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:67 %acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:88 %mul_12 = fmul i32 %temp_input_load_13, i32 %codebook_13_load_read

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:90 %mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:92 %mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:94 %mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:11 %temp_input_addr_10 = getelementptr i32 %temp_input, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_input_addr_10"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:30 %store_ln35 = store i32 %temp_input_load_14, i5 %temp_input_addr_16

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
.split5:37 %temp_input_load_18 = load i5 %temp_input_addr_11

]]></Node>
<StgValue><ssdm name="temp_input_load_18"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
.split5:39 %temp_input_load_19 = load i5 %temp_input_addr_10

]]></Node>
<StgValue><ssdm name="temp_input_load_19"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:67 %acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:90 %mul_13 = fmul i32 %temp_input_load_14, i32 %codebook_14_load_read

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:92 %mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:94 %mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:96 %mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:10 %temp_input_addr_9 = getelementptr i32 %temp_input, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_input_addr_9"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:32 %store_ln35 = store i32 %temp_input_load_15, i5 %temp_input_addr_15

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
.split5:39 %temp_input_load_19 = load i5 %temp_input_addr_10

]]></Node>
<StgValue><ssdm name="temp_input_load_19"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
.split5:41 %temp_input_load_20 = load i5 %temp_input_addr_9

]]></Node>
<StgValue><ssdm name="temp_input_load_20"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:67 %acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:92 %mul_14 = fmul i32 %temp_input_load_15, i32 %codebook_15_load_read

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:94 %mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:96 %mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:98 %mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:9 %temp_input_addr_8 = getelementptr i32 %temp_input, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_input_addr_8"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:34 %store_ln35 = store i32 %temp_input_load_16, i5 %temp_input_addr_14

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
.split5:41 %temp_input_load_20 = load i5 %temp_input_addr_9

]]></Node>
<StgValue><ssdm name="temp_input_load_20"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="5">
<![CDATA[
.split5:43 %temp_input_load_21 = load i5 %temp_input_addr_8

]]></Node>
<StgValue><ssdm name="temp_input_load_21"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:67 %acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:94 %mul_15 = fmul i32 %temp_input_load_16, i32 %codebook_16_load_read

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:96 %mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:98 %mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:100 %mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:8 %temp_input_addr_7 = getelementptr i32 %temp_input, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_input_addr_7"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:36 %store_ln35 = store i32 %temp_input_load_17, i5 %temp_input_addr_13

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="5">
<![CDATA[
.split5:43 %temp_input_load_21 = load i5 %temp_input_addr_8

]]></Node>
<StgValue><ssdm name="temp_input_load_21"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
.split5:45 %temp_input_load_22 = load i5 %temp_input_addr_7

]]></Node>
<StgValue><ssdm name="temp_input_load_22"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:67 %acc_1_2 = fadd i32 %acc_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:96 %mul_16 = fmul i32 %temp_input_load_17, i32 %codebook_17_load_read

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:98 %mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:100 %mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:102 %mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:7 %temp_input_addr_6 = getelementptr i32 %temp_input, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_input_addr_6"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:38 %store_ln35 = store i32 %temp_input_load_18, i5 %temp_input_addr_12

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
.split5:45 %temp_input_load_22 = load i5 %temp_input_addr_7

]]></Node>
<StgValue><ssdm name="temp_input_load_22"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
.split5:47 %temp_input_load_23 = load i5 %temp_input_addr_6

]]></Node>
<StgValue><ssdm name="temp_input_load_23"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:69 %acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:98 %mul_17 = fmul i32 %temp_input_load_18, i32 %codebook_18_load_read

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:100 %mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:102 %mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:104 %mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:6 %temp_input_addr_5 = getelementptr i32 %temp_input, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_input_addr_5"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:40 %store_ln35 = store i32 %temp_input_load_19, i5 %temp_input_addr_11

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
.split5:47 %temp_input_load_23 = load i5 %temp_input_addr_6

]]></Node>
<StgValue><ssdm name="temp_input_load_23"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
.split5:49 %temp_input_load_24 = load i5 %temp_input_addr_5

]]></Node>
<StgValue><ssdm name="temp_input_load_24"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:69 %acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:100 %mul_18 = fmul i32 %temp_input_load_19, i32 %codebook_19_load_read

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:102 %mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:104 %mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:106 %mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:5 %temp_input_addr_4 = getelementptr i32 %temp_input, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_input_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:42 %store_ln35 = store i32 %temp_input_load_20, i5 %temp_input_addr_10

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
.split5:49 %temp_input_load_24 = load i5 %temp_input_addr_5

]]></Node>
<StgValue><ssdm name="temp_input_load_24"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="5">
<![CDATA[
.split5:51 %temp_input_load_25 = load i5 %temp_input_addr_4

]]></Node>
<StgValue><ssdm name="temp_input_load_25"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:69 %acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:102 %mul_19 = fmul i32 %temp_input_load_20, i32 %codebook_20_load_read

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:104 %mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:106 %mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:108 %mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="427" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:4 %temp_input_addr_3 = getelementptr i32 %temp_input, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_input_addr_3"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:44 %store_ln35 = store i32 %temp_input_load_21, i5 %temp_input_addr_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="5">
<![CDATA[
.split5:51 %temp_input_load_25 = load i5 %temp_input_addr_4

]]></Node>
<StgValue><ssdm name="temp_input_load_25"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
.split5:53 %temp_input_load_26 = load i5 %temp_input_addr_3

]]></Node>
<StgValue><ssdm name="temp_input_load_26"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:56 %store_ln35 = store i32 %temp_input_load_27, i5 %temp_input_addr_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:69 %acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:104 %mul_20 = fmul i32 %temp_input_load_21, i32 %codebook_21_load_read

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:106 %mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="435" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:108 %mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:110 %mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="437" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:46 %store_ln35 = store i32 %temp_input_load_22, i5 %temp_input_addr_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:48 %store_ln35 = store i32 %temp_input_load_23, i5 %temp_input_addr_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
.split5:53 %temp_input_load_26 = load i5 %temp_input_addr_3

]]></Node>
<StgValue><ssdm name="temp_input_load_26"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:69 %acc_1_3 = fadd i32 %acc_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:106 %mul_21 = fmul i32 %temp_input_load_22, i32 %codebook_22_load_read

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:108 %mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:110 %mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:112 %mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="445" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:1 %temp_input_addr = getelementptr i32 %temp_input, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_input_addr"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:50 %store_ln35 = store i32 %temp_input_load_24, i5 %temp_input_addr_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5">
<![CDATA[
.split5:59 %temp_input_load_29 = load i5 %temp_input_addr

]]></Node>
<StgValue><ssdm name="temp_input_load_29"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:61 %store_ln37 = store i32 %bitcast_ln37_read, i5 %temp_input_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:71 %acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:108 %mul_22 = fmul i32 %temp_input_load_23, i32 %codebook_23_load_read

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:110 %mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:112 %mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="453" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:114 %mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="454" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:52 %store_ln35 = store i32 %temp_input_load_25, i5 %temp_input_addr_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:54 %store_ln35 = store i32 %temp_input_load_26, i5 %temp_input_addr_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="5">
<![CDATA[
.split5:59 %temp_input_load_29 = load i5 %temp_input_addr

]]></Node>
<StgValue><ssdm name="temp_input_load_29"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:71 %acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:110 %mul_23 = fmul i32 %temp_input_load_24, i32 %codebook_24_load_read

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:112 %mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:114 %mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="461" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:30 %temp_input_addr_29 = getelementptr i32 %temp_input, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_input_addr_29"/></StgValue>
</operation>

<operation id="462" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:32 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="463" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:34 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 170, i64 170, i64 170

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="464" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split5:2 %store_ln35 = store i32 %temp_input_load, i5 %temp_input_addr_29

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="465" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
.split5:60 %store_ln35 = store i32 %temp_input_load_29, i5 %temp_input_addr_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="466" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:71 %acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="467" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:112 %mul_24 = fmul i32 %temp_input_load_25, i32 %codebook_25_load_read

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:114 %mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:120 %mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="470" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:71 %acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:114 %mul_25 = fmul i32 %temp_input_load_26, i32 %codebook_26_load_read

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:120 %mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="473" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:71 %acc_1_4 = fadd i32 %acc_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:120 %mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="475" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:73 %acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:120 %mul_28 = fmul i32 %temp_input_load_29, i32 %codebook_29_load_read

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="477" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:73 %acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="478" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:73 %acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="479" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:73 %acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="480" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:73 %acc_1_5 = fadd i32 %acc_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="481" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:75 %acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="482" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:75 %acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="483" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:75 %acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="484" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:75 %acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="485" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:75 %acc_1_6 = fadd i32 %acc_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="486" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:77 %acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="487" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:77 %acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="488" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:77 %acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="489" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:77 %acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="490" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:77 %acc_1_7 = fadd i32 %acc_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="491" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:79 %acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="492" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:79 %acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="493" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:79 %acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="494" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:79 %acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="495" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:79 %acc_1_8 = fadd i32 %acc_1_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="496" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:81 %acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="acc_1_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="497" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:81 %acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="acc_1_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="498" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:81 %acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="acc_1_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="499" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:81 %acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="acc_1_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="500" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:81 %acc_1_9 = fadd i32 %acc_1_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="acc_1_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="501" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:83 %acc_1_s = fadd i32 %acc_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="acc_1_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="502" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:83 %acc_1_s = fadd i32 %acc_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="acc_1_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="503" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:83 %acc_1_s = fadd i32 %acc_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="acc_1_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="504" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:83 %acc_1_s = fadd i32 %acc_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="acc_1_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="505" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:83 %acc_1_s = fadd i32 %acc_1_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="acc_1_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="506" st_id="62" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:85 %acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="acc_1_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="507" st_id="63" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:85 %acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="acc_1_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="508" st_id="64" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:85 %acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="acc_1_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="509" st_id="65" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:85 %acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="acc_1_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="510" st_id="66" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:85 %acc_1_10 = fadd i32 %acc_1_s, i32 %mul_10

]]></Node>
<StgValue><ssdm name="acc_1_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="511" st_id="67" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:87 %acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="acc_1_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="512" st_id="68" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:87 %acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="acc_1_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="513" st_id="69" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:87 %acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="acc_1_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="514" st_id="70" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:87 %acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="acc_1_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="515" st_id="71" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:87 %acc_1_11 = fadd i32 %acc_1_10, i32 %mul_11

]]></Node>
<StgValue><ssdm name="acc_1_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="516" st_id="72" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:89 %acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="acc_1_12"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="517" st_id="73" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:89 %acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="acc_1_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="518" st_id="74" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:89 %acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="acc_1_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="519" st_id="75" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:89 %acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="acc_1_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="520" st_id="76" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:89 %acc_1_12 = fadd i32 %acc_1_11, i32 %mul_12

]]></Node>
<StgValue><ssdm name="acc_1_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="521" st_id="77" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:91 %acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="acc_1_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="522" st_id="78" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:91 %acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="acc_1_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="523" st_id="79" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:91 %acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="acc_1_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="524" st_id="80" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:91 %acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="acc_1_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="525" st_id="81" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:91 %acc_1_13 = fadd i32 %acc_1_12, i32 %mul_13

]]></Node>
<StgValue><ssdm name="acc_1_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="526" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:93 %acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="acc_1_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="527" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:93 %acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="acc_1_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="528" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:93 %acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="acc_1_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="529" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:93 %acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="acc_1_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="530" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:93 %acc_1_14 = fadd i32 %acc_1_13, i32 %mul_14

]]></Node>
<StgValue><ssdm name="acc_1_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="531" st_id="87" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:95 %acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="acc_1_15"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="532" st_id="88" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:95 %acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="acc_1_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="533" st_id="89" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:95 %acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="acc_1_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="534" st_id="90" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:95 %acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="acc_1_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="535" st_id="91" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:95 %acc_1_15 = fadd i32 %acc_1_14, i32 %mul_15

]]></Node>
<StgValue><ssdm name="acc_1_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="536" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:97 %acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="acc_1_16"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="537" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:97 %acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="acc_1_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="538" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:97 %acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="acc_1_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="539" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:97 %acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="acc_1_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="540" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:97 %acc_1_16 = fadd i32 %acc_1_15, i32 %mul_16

]]></Node>
<StgValue><ssdm name="acc_1_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="541" st_id="97" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:99 %acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="acc_1_17"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="542" st_id="98" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:99 %acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="acc_1_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="543" st_id="99" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:99 %acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="acc_1_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="544" st_id="100" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:99 %acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="acc_1_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="545" st_id="101" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:99 %acc_1_17 = fadd i32 %acc_1_16, i32 %mul_17

]]></Node>
<StgValue><ssdm name="acc_1_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="546" st_id="102" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:101 %acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="acc_1_18"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="547" st_id="103" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:101 %acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="acc_1_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="548" st_id="104" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:101 %acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="acc_1_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="549" st_id="105" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:101 %acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="acc_1_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="550" st_id="106" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:101 %acc_1_18 = fadd i32 %acc_1_17, i32 %mul_18

]]></Node>
<StgValue><ssdm name="acc_1_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="551" st_id="107" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:103 %acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="acc_1_19"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="552" st_id="108" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:103 %acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="acc_1_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="553" st_id="109" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:103 %acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="acc_1_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="554" st_id="110" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:103 %acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="acc_1_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="555" st_id="111" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:103 %acc_1_19 = fadd i32 %acc_1_18, i32 %mul_19

]]></Node>
<StgValue><ssdm name="acc_1_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="556" st_id="112" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:105 %acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="acc_1_20"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="557" st_id="113" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:105 %acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="acc_1_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="558" st_id="114" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:105 %acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="acc_1_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="559" st_id="115" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:105 %acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="acc_1_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="560" st_id="116" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:105 %acc_1_20 = fadd i32 %acc_1_19, i32 %mul_20

]]></Node>
<StgValue><ssdm name="acc_1_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="561" st_id="117" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:107 %acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="acc_1_21"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="562" st_id="118" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:107 %acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="acc_1_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="563" st_id="119" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:107 %acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="acc_1_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="564" st_id="120" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:107 %acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="acc_1_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="565" st_id="121" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:107 %acc_1_21 = fadd i32 %acc_1_20, i32 %mul_21

]]></Node>
<StgValue><ssdm name="acc_1_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="566" st_id="122" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:109 %acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="acc_1_22"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="567" st_id="123" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:109 %acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="acc_1_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="568" st_id="124" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:109 %acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="acc_1_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="569" st_id="125" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:109 %acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="acc_1_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="570" st_id="126" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:109 %acc_1_22 = fadd i32 %acc_1_21, i32 %mul_22

]]></Node>
<StgValue><ssdm name="acc_1_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="571" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:111 %acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="acc_1_23"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="572" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:111 %acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="acc_1_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="573" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:111 %acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="acc_1_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="574" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:111 %acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="acc_1_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="575" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:111 %acc_1_23 = fadd i32 %acc_1_22, i32 %mul_23

]]></Node>
<StgValue><ssdm name="acc_1_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="576" st_id="132" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:113 %acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="acc_1_24"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="577" st_id="133" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:113 %acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="acc_1_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="578" st_id="134" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:113 %acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="acc_1_24"/></StgValue>
</operation>

<operation id="627" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="579" st_id="135" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:113 %acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="acc_1_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="580" st_id="136" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:113 %acc_1_24 = fadd i32 %acc_1_23, i32 %mul_24

]]></Node>
<StgValue><ssdm name="acc_1_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="581" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:115 %acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="acc_1_25"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="582" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:115 %acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="acc_1_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="583" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:115 %acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="acc_1_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="584" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:115 %acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="acc_1_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="585" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:115 %acc_1_25 = fadd i32 %acc_1_24, i32 %mul_25

]]></Node>
<StgValue><ssdm name="acc_1_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="586" st_id="142" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:117 %acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="acc_1_26"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="587" st_id="143" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:117 %acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="acc_1_26"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="588" st_id="144" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:117 %acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="acc_1_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="589" st_id="145" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:117 %acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="acc_1_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="590" st_id="146" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:117 %acc_1_26 = fadd i32 %acc_1_25, i32 %mul_26

]]></Node>
<StgValue><ssdm name="acc_1_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="591" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:119 %acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="acc_1_27"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="592" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:119 %acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="acc_1_27"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="593" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:119 %acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="acc_1_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="594" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:119 %acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="acc_1_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="595" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:119 %acc_1_27 = fadd i32 %acc_1_26, i32 %mul_27

]]></Node>
<StgValue><ssdm name="acc_1_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="596" st_id="152" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:121 %acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="acc_1_28"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="597" st_id="153" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:121 %acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="acc_1_28"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="598" st_id="154" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:121 %acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="acc_1_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="599" st_id="155" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:121 %acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="acc_1_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="600" st_id="156" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:121 %acc_1_28 = fadd i32 %acc_1_27, i32 %mul_28

]]></Node>
<StgValue><ssdm name="acc_1_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="601" st_id="157" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:122 %acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read

]]></Node>
<StgValue><ssdm name="acc_1_29"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="602" st_id="158" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:122 %acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read

]]></Node>
<StgValue><ssdm name="acc_1_29"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="603" st_id="159" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:122 %acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read

]]></Node>
<StgValue><ssdm name="acc_1_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="604" st_id="160" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:122 %acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read

]]></Node>
<StgValue><ssdm name="acc_1_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="605" st_id="161" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:122 %acc_1_29 = fadd i32 %acc_1_28, i32 %mul_29_read

]]></Node>
<StgValue><ssdm name="acc_1_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="606" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:123 %output_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_signal

]]></Node>
<StgValue><ssdm name="output_signal_read"/></StgValue>
</operation>

<operation id="607" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
.split5:124 %bitcast_ln48 = bitcast i32 %output_signal_read

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="608" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:128 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %output_signal_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="609" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="32">
<![CDATA[
.split5:129 %trunc_ln48_1 = trunc i32 %output_signal_read

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="610" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:133 %icmp_ln48_2 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln48_2"/></StgValue>
</operation>

<operation id="611" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split5:134 %icmp_ln48_3 = icmp_eq  i23 %trunc_ln48_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln48_3"/></StgValue>
</operation>

<operation id="612" st_id="162" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:136 %tmp_2 = fcmp_ogt  i32 %acc_1_29, i32 %bitcast_ln48

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="613" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="614" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
.split5:125 %bitcast_ln48_1 = bitcast i32 %acc_1_29

]]></Node>
<StgValue><ssdm name="bitcast_ln48_1"/></StgValue>
</operation>

<operation id="615" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:126 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln48_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="616" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="32">
<![CDATA[
.split5:127 %trunc_ln48 = trunc i32 %bitcast_ln48_1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="617" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split5:130 %icmp_ln48 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="618" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split5:131 %icmp_ln48_1 = icmp_eq  i23 %trunc_ln48, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln48_1"/></StgValue>
</operation>

<operation id="619" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:132 %or_ln48 = or i1 %icmp_ln48_1, i1 %icmp_ln48

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="620" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:135 %or_ln48_1 = or i1 %icmp_ln48_3, i1 %icmp_ln48_2

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="621" st_id="163" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:136 %tmp_2 = fcmp_ogt  i32 %acc_1_29, i32 %bitcast_ln48

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="622" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:137 %and_ln48 = and i1 %or_ln48, i1 %or_ln48_1

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="623" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:138 %and_ln48_1 = and i1 %and_ln48, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln48_1"/></StgValue>
</operation>

<operation id="624" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5:139 %br_ln48 = br i1 %and_ln48_1, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="625" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %write_ln50 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %bitcast_ln48_1

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="626" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln51 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
