(module "NL27WZ02MU3TCG" (layer F.Cu) (tedit 620D35C2)
  (descr "NL27WZ02MU3TCG, UDFN-8 Gates ROHS")
  (tags "UDFN-8 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.95) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NL27WZ02MU3TCG (at 0 2.95) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 0.925006 0.85) (end 1.036817 0.85) (layer F.SilkS) (width 0.151994))
  (fp_line (start -0.574994 -0.910147) (end -0.574994 -0.95) (layer F.SilkS) (width 0.151994))
  (fp_line (start -0.574994 0.95) (end -0.574994 0.910122) (layer F.SilkS) (width 0.151994))
  (fp_line (start 0.574994 0.910122) (end 0.574994 0.95) (layer F.SilkS) (width 0.151994))
  (fp_line (start 0.574994 -0.95) (end 0.574994 -0.910147) (layer F.SilkS) (width 0.151994))
  (fp_line (start 0.525006 0.95) (end -0.574994 0.95) (layer F.SilkS) (width 0.151994))
  (fp_line (start 0.574994 -0.95) (end -0.574994 -0.95) (layer F.SilkS) (width 0.151994))
  (pad 1 smd rect (at 0.33001 0.599987 90) (size 0.259995 0.529997) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.35 0.199987 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.35 -0.200013 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.35 -0.600013 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.399962 -0.600013 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.400013 -0.200013 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 7 smd rect (at -0.400013 0.199987 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (pad 8 smd rect (at -0.400013 0.599987 90) (size 0.259995 0.489992) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.95) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
)