{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710191578651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710191578659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 15:12:58 2024 " "Processing started: Mon Mar 11 15:12:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710191578659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191578659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPRITE -c SPRITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPRITE -c SPRITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191578659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710191579217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710191579218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-arc " "Found design unit 1: sprite-arc" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191588836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710191588836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191588836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPRITE " "Elaborating entity \"SPRITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710191588885 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sig_sprite SPRITE.vhd(22) " "VHDL Signal Declaration warning at SPRITE.vhd(22): used explicit default value for signal \"sig_sprite\" because signal was never assigned a value" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710191588900 "|SPRITE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[0\] VCC " "Pin \"salida\[0\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[1\] VCC " "Pin \"salida\[1\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[2\] VCC " "Pin \"salida\[2\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[3\] VCC " "Pin \"salida\[3\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[4\] VCC " "Pin \"salida\[4\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[5\] VCC " "Pin \"salida\[5\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[6\] VCC " "Pin \"salida\[6\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[7\] VCC " "Pin \"salida\[7\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[8\] GND " "Pin \"salida\[8\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[9\] GND " "Pin \"salida\[9\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[10\] GND " "Pin \"salida\[10\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[11\] GND " "Pin \"salida\[11\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[12\] GND " "Pin \"salida\[12\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[13\] GND " "Pin \"salida\[13\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[14\] GND " "Pin \"salida\[14\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[15\] GND " "Pin \"salida\[15\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[16\] GND " "Pin \"salida\[16\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[17\] GND " "Pin \"salida\[17\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[18\] GND " "Pin \"salida\[18\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[19\] GND " "Pin \"salida\[19\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[20\] GND " "Pin \"salida\[20\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[21\] GND " "Pin \"salida\[21\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[22\] GND " "Pin \"salida\[22\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[23\] GND " "Pin \"salida\[23\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[24\] VCC " "Pin \"salida\[24\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[25\] VCC " "Pin \"salida\[25\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[26\] VCC " "Pin \"salida\[26\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[27\] VCC " "Pin \"salida\[27\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[28\] VCC " "Pin \"salida\[28\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[29\] VCC " "Pin \"salida\[29\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[30\] VCC " "Pin \"salida\[30\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[31\] VCC " "Pin \"salida\[31\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[32\] GND " "Pin \"salida\[32\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[33\] GND " "Pin \"salida\[33\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[34\] GND " "Pin \"salida\[34\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[35\] GND " "Pin \"salida\[35\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[36\] GND " "Pin \"salida\[36\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[37\] GND " "Pin \"salida\[37\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[38\] GND " "Pin \"salida\[38\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[39\] GND " "Pin \"salida\[39\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[40\] GND " "Pin \"salida\[40\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[41\] GND " "Pin \"salida\[41\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[42\] GND " "Pin \"salida\[42\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[43\] GND " "Pin \"salida\[43\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[44\] GND " "Pin \"salida\[44\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[45\] GND " "Pin \"salida\[45\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[46\] GND " "Pin \"salida\[46\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[47\] GND " "Pin \"salida\[47\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[48\] GND " "Pin \"salida\[48\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[49\] GND " "Pin \"salida\[49\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[50\] GND " "Pin \"salida\[50\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[51\] GND " "Pin \"salida\[51\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[52\] GND " "Pin \"salida\[52\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[53\] GND " "Pin \"salida\[53\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[54\] GND " "Pin \"salida\[54\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[55\] GND " "Pin \"salida\[55\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[56\] GND " "Pin \"salida\[56\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[57\] GND " "Pin \"salida\[57\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[58\] GND " "Pin \"salida\[58\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[59\] GND " "Pin \"salida\[59\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[60\] GND " "Pin \"salida\[60\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[61\] GND " "Pin \"salida\[61\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[62\] GND " "Pin \"salida\[62\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[63\] GND " "Pin \"salida\[63\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[64\] GND " "Pin \"salida\[64\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[65\] GND " "Pin \"salida\[65\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[66\] GND " "Pin \"salida\[66\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[67\] GND " "Pin \"salida\[67\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[68\] GND " "Pin \"salida\[68\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[69\] GND " "Pin \"salida\[69\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[70\] GND " "Pin \"salida\[70\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[71\] GND " "Pin \"salida\[71\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[72\] VCC " "Pin \"salida\[72\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[72]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[73\] VCC " "Pin \"salida\[73\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[73]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[74\] VCC " "Pin \"salida\[74\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[74]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[75\] VCC " "Pin \"salida\[75\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[75]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[76\] VCC " "Pin \"salida\[76\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[76]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[77\] VCC " "Pin \"salida\[77\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[77]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[78\] VCC " "Pin \"salida\[78\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[79\] VCC " "Pin \"salida\[79\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[80\] GND " "Pin \"salida\[80\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[80]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[81\] GND " "Pin \"salida\[81\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[81]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[82\] GND " "Pin \"salida\[82\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[82]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[83\] GND " "Pin \"salida\[83\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[83]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[84\] VCC " "Pin \"salida\[84\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[84]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[85\] VCC " "Pin \"salida\[85\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[85]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[86\] VCC " "Pin \"salida\[86\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[87\] VCC " "Pin \"salida\[87\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[88\] VCC " "Pin \"salida\[88\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[88]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[89\] VCC " "Pin \"salida\[89\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[89]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[90\] VCC " "Pin \"salida\[90\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[90]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[91\] VCC " "Pin \"salida\[91\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[91]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[92\] GND " "Pin \"salida\[92\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[92]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[93\] GND " "Pin \"salida\[93\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[94\] GND " "Pin \"salida\[94\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[94]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[95\] GND " "Pin \"salida\[95\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[95]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[96\] VCC " "Pin \"salida\[96\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[96]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[97\] VCC " "Pin \"salida\[97\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[97]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[98\] VCC " "Pin \"salida\[98\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[98]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[99\] VCC " "Pin \"salida\[99\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[99]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[100\] VCC " "Pin \"salida\[100\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[100]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[101\] VCC " "Pin \"salida\[101\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[101]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[102\] VCC " "Pin \"salida\[102\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[102]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[103\] VCC " "Pin \"salida\[103\]\" is stuck at VCC" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[103]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[104\] GND " "Pin \"salida\[104\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[104]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[105\] GND " "Pin \"salida\[105\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[105]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[106\] GND " "Pin \"salida\[106\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[107\] GND " "Pin \"salida\[107\]\" is stuck at GND" {  } { { "SPRITE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SPRITE/SPRITE.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710191589445 "|Sprite|salida[107]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710191589445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710191589766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710191589766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710191590016 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710191590016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710191590016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710191590038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 15:13:10 2024 " "Processing ended: Mon Mar 11 15:13:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710191590038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710191590038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710191590038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710191590038 ""}
