
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000302c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080030ec  080030ec  000130ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003158  08003158  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003158  08003158  00013158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003160  08003160  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003160  08003160  00013160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  2000005c  080031c4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000140  080031c4  00020140  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ee3  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000168c  00000000  00000000  00028f67  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a58  00000000  00000000  0002a5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000990  00000000  00000000  0002b050  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013bf2  00000000  00000000  0002b9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007b6f  00000000  00000000  0003f5d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e015  00000000  00000000  00047141  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c5156  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024dc  00000000  00000000  000c51d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080030d4 	.word	0x080030d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080030d4 	.word	0x080030d4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	4646      	mov	r6, r8
 8000266:	46d6      	mov	lr, sl
 8000268:	b5c0      	push	{r6, r7, lr}
 800026a:	0004      	movs	r4, r0
 800026c:	b082      	sub	sp, #8
 800026e:	000d      	movs	r5, r1
 8000270:	4691      	mov	r9, r2
 8000272:	4698      	mov	r8, r3
 8000274:	428b      	cmp	r3, r1
 8000276:	d82f      	bhi.n	80002d8 <__udivmoddi4+0x78>
 8000278:	d02c      	beq.n	80002d4 <__udivmoddi4+0x74>
 800027a:	4641      	mov	r1, r8
 800027c:	4648      	mov	r0, r9
 800027e:	f000 f8b1 	bl	80003e4 <__clzdi2>
 8000282:	0029      	movs	r1, r5
 8000284:	0006      	movs	r6, r0
 8000286:	0020      	movs	r0, r4
 8000288:	f000 f8ac 	bl	80003e4 <__clzdi2>
 800028c:	1a33      	subs	r3, r6, r0
 800028e:	469c      	mov	ip, r3
 8000290:	3b20      	subs	r3, #32
 8000292:	469a      	mov	sl, r3
 8000294:	d500      	bpl.n	8000298 <__udivmoddi4+0x38>
 8000296:	e076      	b.n	8000386 <__udivmoddi4+0x126>
 8000298:	464b      	mov	r3, r9
 800029a:	4652      	mov	r2, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001f      	movs	r7, r3
 80002a0:	464b      	mov	r3, r9
 80002a2:	4662      	mov	r2, ip
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d828      	bhi.n	80002fe <__udivmoddi4+0x9e>
 80002ac:	d025      	beq.n	80002fa <__udivmoddi4+0x9a>
 80002ae:	4653      	mov	r3, sl
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5a>
 80002b8:	e07b      	b.n	80003b2 <__udivmoddi4+0x152>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	4652      	mov	r2, sl
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4662      	mov	r2, ip
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e018      	b.n	8000306 <__udivmoddi4+0xa6>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9d0      	bls.n	800027a <__udivmoddi4+0x1a>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8a>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b002      	add	sp, #8
 80002f0:	bc1c      	pop	{r2, r3, r4}
 80002f2:	4690      	mov	r8, r2
 80002f4:	4699      	mov	r9, r3
 80002f6:	46a2      	mov	sl, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d9d7      	bls.n	80002ae <__udivmoddi4+0x4e>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4663      	mov	r3, ip
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0e9      	beq.n	80002e0 <__udivmoddi4+0x80>
 800030c:	07fb      	lsls	r3, r7, #31
 800030e:	4698      	mov	r8, r3
 8000310:	4641      	mov	r1, r8
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	430a      	orrs	r2, r1
 8000316:	087b      	lsrs	r3, r7, #1
 8000318:	4666      	mov	r6, ip
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	9800      	ldr	r0, [sp, #0]
 800034a:	9901      	ldr	r1, [sp, #4]
 800034c:	4653      	mov	r3, sl
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db23      	blt.n	800039e <__udivmoddi4+0x13e>
 8000356:	002b      	movs	r3, r5
 8000358:	4652      	mov	r2, sl
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4664      	mov	r4, ip
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	4653      	mov	r3, sl
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2d      	blt.n	80003c8 <__udivmoddi4+0x168>
 800036c:	0026      	movs	r6, r4
 800036e:	4657      	mov	r7, sl
 8000370:	40be      	lsls	r6, r7
 8000372:	0033      	movs	r3, r6
 8000374:	0026      	movs	r6, r4
 8000376:	4667      	mov	r7, ip
 8000378:	40be      	lsls	r6, r7
 800037a:	0032      	movs	r2, r6
 800037c:	1a80      	subs	r0, r0, r2
 800037e:	4199      	sbcs	r1, r3
 8000380:	9000      	str	r0, [sp, #0]
 8000382:	9101      	str	r1, [sp, #4]
 8000384:	e7ac      	b.n	80002e0 <__udivmoddi4+0x80>
 8000386:	4662      	mov	r2, ip
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	464a      	mov	r2, r9
 800038e:	40da      	lsrs	r2, r3
 8000390:	4661      	mov	r1, ip
 8000392:	0013      	movs	r3, r2
 8000394:	4642      	mov	r2, r8
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	431f      	orrs	r7, r3
 800039c:	e780      	b.n	80002a0 <__udivmoddi4+0x40>
 800039e:	4662      	mov	r2, ip
 80003a0:	2320      	movs	r3, #32
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	4666      	mov	r6, ip
 80003a8:	409a      	lsls	r2, r3
 80003aa:	0023      	movs	r3, r4
 80003ac:	40f3      	lsrs	r3, r6
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e7d4      	b.n	800035c <__udivmoddi4+0xfc>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	2100      	movs	r1, #0
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	2200      	movs	r2, #0
 80003bc:	9100      	str	r1, [sp, #0]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	2201      	movs	r2, #1
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	9201      	str	r2, [sp, #4]
 80003c6:	e780      	b.n	80002ca <__udivmoddi4+0x6a>
 80003c8:	2320      	movs	r3, #32
 80003ca:	4662      	mov	r2, ip
 80003cc:	0026      	movs	r6, r4
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	40de      	lsrs	r6, r3
 80003d2:	002f      	movs	r7, r5
 80003d4:	46b0      	mov	r8, r6
 80003d6:	4666      	mov	r6, ip
 80003d8:	40b7      	lsls	r7, r6
 80003da:	4646      	mov	r6, r8
 80003dc:	003b      	movs	r3, r7
 80003de:	4333      	orrs	r3, r6
 80003e0:	e7c8      	b.n	8000374 <__udivmoddi4+0x114>
 80003e2:	46c0      	nop			; (mov r8, r8)

080003e4 <__clzdi2>:
 80003e4:	b510      	push	{r4, lr}
 80003e6:	2900      	cmp	r1, #0
 80003e8:	d103      	bne.n	80003f2 <__clzdi2+0xe>
 80003ea:	f000 f807 	bl	80003fc <__clzsi2>
 80003ee:	3020      	adds	r0, #32
 80003f0:	e002      	b.n	80003f8 <__clzdi2+0x14>
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	f000 f802 	bl	80003fc <__clzsi2>
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__clzsi2>:
 80003fc:	211c      	movs	r1, #28
 80003fe:	2301      	movs	r3, #1
 8000400:	041b      	lsls	r3, r3, #16
 8000402:	4298      	cmp	r0, r3
 8000404:	d301      	bcc.n	800040a <__clzsi2+0xe>
 8000406:	0c00      	lsrs	r0, r0, #16
 8000408:	3910      	subs	r1, #16
 800040a:	0a1b      	lsrs	r3, r3, #8
 800040c:	4298      	cmp	r0, r3
 800040e:	d301      	bcc.n	8000414 <__clzsi2+0x18>
 8000410:	0a00      	lsrs	r0, r0, #8
 8000412:	3908      	subs	r1, #8
 8000414:	091b      	lsrs	r3, r3, #4
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0x22>
 800041a:	0900      	lsrs	r0, r0, #4
 800041c:	3904      	subs	r1, #4
 800041e:	a202      	add	r2, pc, #8	; (adr r2, 8000428 <__clzsi2+0x2c>)
 8000420:	5c10      	ldrb	r0, [r2, r0]
 8000422:	1840      	adds	r0, r0, r1
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	02020304 	.word	0x02020304
 800042c:	01010101 	.word	0x01010101
	...

08000438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043c:	f000 fbc8 	bl	8000bd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000440:	f000 f830 	bl	80004a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000444:	f000 f926 	bl	8000694 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000448:	f000 f8f4 	bl	8000634 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800044c:	f000 f89c 	bl	8000588 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8000450:	4b10      	ldr	r3, [pc, #64]	; (8000494 <main+0x5c>)
 8000452:	2200      	movs	r2, #0
 8000454:	2101      	movs	r1, #1
 8000456:	0018      	movs	r0, r3
 8000458:	f000 fe72 	bl	8001140 <HAL_GPIO_WritePin>
  TIM2->SR &= ~TIM_SR_UIF;						//clear update interrupt Flag
 800045c:	2380      	movs	r3, #128	; 0x80
 800045e:	05db      	lsls	r3, r3, #23
 8000460:	691a      	ldr	r2, [r3, #16]
 8000462:	2380      	movs	r3, #128	; 0x80
 8000464:	05db      	lsls	r3, r3, #23
 8000466:	2101      	movs	r1, #1
 8000468:	438a      	bics	r2, r1
 800046a:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim2);
 800046c:	4b0a      	ldr	r3, [pc, #40]	; (8000498 <main+0x60>)
 800046e:	0018      	movs	r0, r3
 8000470:	f001 fdea 	bl	8002048 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	irrigation(seuil_l, seuil_h);
 8000474:	4b09      	ldr	r3, [pc, #36]	; (800049c <main+0x64>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <main+0x68>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	0019      	movs	r1, r3
 800047e:	0010      	movs	r0, r2
 8000480:	f000 fa0a 	bl	8000898 <irrigation>

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000484:	23a0      	movs	r3, #160	; 0xa0
 8000486:	05db      	lsls	r3, r3, #23
 8000488:	2120      	movs	r1, #32
 800048a:	0018      	movs	r0, r3
 800048c:	f000 fe75 	bl	800117a <HAL_GPIO_TogglePin>
	irrigation(seuil_l, seuil_h);
 8000490:	e7f0      	b.n	8000474 <main+0x3c>
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	50000800 	.word	0x50000800
 8000498:	20000080 	.word	0x20000080
 800049c:	20000050 	.word	0x20000050
 80004a0:	20000054 	.word	0x20000054

080004a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004a4:	b590      	push	{r4, r7, lr}
 80004a6:	b09f      	sub	sp, #124	; 0x7c
 80004a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004aa:	2440      	movs	r4, #64	; 0x40
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	0018      	movs	r0, r3
 80004b0:	2338      	movs	r3, #56	; 0x38
 80004b2:	001a      	movs	r2, r3
 80004b4:	2100      	movs	r1, #0
 80004b6:	f002 fe05 	bl	80030c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ba:	232c      	movs	r3, #44	; 0x2c
 80004bc:	18fb      	adds	r3, r7, r3
 80004be:	0018      	movs	r0, r3
 80004c0:	2314      	movs	r3, #20
 80004c2:	001a      	movs	r2, r3
 80004c4:	2100      	movs	r1, #0
 80004c6:	f002 fdfd 	bl	80030c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	0018      	movs	r0, r3
 80004ce:	2328      	movs	r3, #40	; 0x28
 80004d0:	001a      	movs	r2, r3
 80004d2:	2100      	movs	r1, #0
 80004d4:	f002 fdf6 	bl	80030c4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004d8:	4b29      	ldr	r3, [pc, #164]	; (8000580 <SystemClock_Config+0xdc>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a29      	ldr	r2, [pc, #164]	; (8000584 <SystemClock_Config+0xe0>)
 80004de:	401a      	ands	r2, r3
 80004e0:	4b27      	ldr	r3, [pc, #156]	; (8000580 <SystemClock_Config+0xdc>)
 80004e2:	2180      	movs	r1, #128	; 0x80
 80004e4:	0109      	lsls	r1, r1, #4
 80004e6:	430a      	orrs	r2, r1
 80004e8:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ea:	0021      	movs	r1, r4
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2202      	movs	r2, #2
 80004f0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2201      	movs	r2, #1
 80004f6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2210      	movs	r2, #16
 80004fc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2202      	movs	r2, #2
 8000502:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2200      	movs	r2, #0
 8000508:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2280      	movs	r2, #128	; 0x80
 800050e:	02d2      	lsls	r2, r2, #11
 8000510:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2280      	movs	r2, #128	; 0x80
 8000516:	03d2      	lsls	r2, r2, #15
 8000518:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800051a:	187b      	adds	r3, r7, r1
 800051c:	0018      	movs	r0, r3
 800051e:	f000 fe3f 	bl	80011a0 <HAL_RCC_OscConfig>
 8000522:	1e03      	subs	r3, r0, #0
 8000524:	d001      	beq.n	800052a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000526:	f000 fa3d 	bl	80009a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800052a:	212c      	movs	r1, #44	; 0x2c
 800052c:	187b      	adds	r3, r7, r1
 800052e:	220f      	movs	r2, #15
 8000530:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000532:	187b      	adds	r3, r7, r1
 8000534:	2203      	movs	r2, #3
 8000536:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2200      	movs	r2, #0
 800053c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2200      	movs	r2, #0
 8000542:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2101      	movs	r1, #1
 800054e:	0018      	movs	r0, r3
 8000550:	f001 f9f6 	bl	8001940 <HAL_RCC_ClockConfig>
 8000554:	1e03      	subs	r3, r0, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000558:	f000 fa24 	bl	80009a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800055c:	1d3b      	adds	r3, r7, #4
 800055e:	2202      	movs	r2, #2
 8000560:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	2200      	movs	r2, #0
 8000566:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	0018      	movs	r0, r3
 800056c:	f001 fbcc 	bl	8001d08 <HAL_RCCEx_PeriphCLKConfig>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000574:	f000 fa16 	bl	80009a4 <Error_Handler>
  }
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b01f      	add	sp, #124	; 0x7c
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	40007000 	.word	0x40007000
 8000584:	ffffe7ff 	.word	0xffffe7ff

08000588 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b086      	sub	sp, #24
 800058c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800058e:	2308      	movs	r3, #8
 8000590:	18fb      	adds	r3, r7, r3
 8000592:	0018      	movs	r0, r3
 8000594:	2310      	movs	r3, #16
 8000596:	001a      	movs	r2, r3
 8000598:	2100      	movs	r1, #0
 800059a:	f002 fd93 	bl	80030c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800059e:	003b      	movs	r3, r7
 80005a0:	0018      	movs	r0, r3
 80005a2:	2308      	movs	r3, #8
 80005a4:	001a      	movs	r2, r3
 80005a6:	2100      	movs	r1, #0
 80005a8:	f002 fd8c 	bl	80030c4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005ac:	4b1f      	ldr	r3, [pc, #124]	; (800062c <MX_TIM2_Init+0xa4>)
 80005ae:	2280      	movs	r2, #128	; 0x80
 80005b0:	05d2      	lsls	r2, r2, #23
 80005b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 80005b4:	4b1d      	ldr	r3, [pc, #116]	; (800062c <MX_TIM2_Init+0xa4>)
 80005b6:	22fa      	movs	r2, #250	; 0xfa
 80005b8:	01d2      	lsls	r2, r2, #7
 80005ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005bc:	4b1b      	ldr	r3, [pc, #108]	; (800062c <MX_TIM2_Init+0xa4>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80005c2:	4b1a      	ldr	r3, [pc, #104]	; (800062c <MX_TIM2_Init+0xa4>)
 80005c4:	4a1a      	ldr	r2, [pc, #104]	; (8000630 <MX_TIM2_Init+0xa8>)
 80005c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c8:	4b18      	ldr	r3, [pc, #96]	; (800062c <MX_TIM2_Init+0xa4>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ce:	4b17      	ldr	r3, [pc, #92]	; (800062c <MX_TIM2_Init+0xa4>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005d4:	4b15      	ldr	r3, [pc, #84]	; (800062c <MX_TIM2_Init+0xa4>)
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 fd0a 	bl	8001ff0 <HAL_TIM_Base_Init>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80005e0:	f000 f9e0 	bl	80009a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005e4:	2108      	movs	r1, #8
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2280      	movs	r2, #128	; 0x80
 80005ea:	0152      	lsls	r2, r2, #5
 80005ec:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005ee:	187a      	adds	r2, r7, r1
 80005f0:	4b0e      	ldr	r3, [pc, #56]	; (800062c <MX_TIM2_Init+0xa4>)
 80005f2:	0011      	movs	r1, r2
 80005f4:	0018      	movs	r0, r3
 80005f6:	f001 fe53 	bl	80022a0 <HAL_TIM_ConfigClockSource>
 80005fa:	1e03      	subs	r3, r0, #0
 80005fc:	d001      	beq.n	8000602 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80005fe:	f000 f9d1 	bl	80009a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000602:	003b      	movs	r3, r7
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000608:	003b      	movs	r3, r7
 800060a:	2200      	movs	r2, #0
 800060c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800060e:	003a      	movs	r2, r7
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <MX_TIM2_Init+0xa4>)
 8000612:	0011      	movs	r1, r2
 8000614:	0018      	movs	r0, r3
 8000616:	f002 f821 	bl	800265c <HAL_TIMEx_MasterConfigSynchronization>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800061e:	f000 f9c1 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	b006      	add	sp, #24
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	20000080 	.word	0x20000080
 8000630:	00002710 	.word	0x00002710

08000634 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000638:	4b14      	ldr	r3, [pc, #80]	; (800068c <MX_USART2_UART_Init+0x58>)
 800063a:	4a15      	ldr	r2, [pc, #84]	; (8000690 <MX_USART2_UART_Init+0x5c>)
 800063c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800063e:	4b13      	ldr	r3, [pc, #76]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000640:	22e1      	movs	r2, #225	; 0xe1
 8000642:	0252      	lsls	r2, r2, #9
 8000644:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000646:	4b11      	ldr	r3, [pc, #68]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800064c:	4b0f      	ldr	r3, [pc, #60]	; (800068c <MX_USART2_UART_Init+0x58>)
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000652:	4b0e      	ldr	r3, [pc, #56]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000658:	4b0c      	ldr	r3, [pc, #48]	; (800068c <MX_USART2_UART_Init+0x58>)
 800065a:	220c      	movs	r2, #12
 800065c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065e:	4b0b      	ldr	r3, [pc, #44]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000664:	4b09      	ldr	r3, [pc, #36]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800066a:	4b08      	ldr	r3, [pc, #32]	; (800068c <MX_USART2_UART_Init+0x58>)
 800066c:	2200      	movs	r2, #0
 800066e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000672:	2200      	movs	r2, #0
 8000674:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000676:	4b05      	ldr	r3, [pc, #20]	; (800068c <MX_USART2_UART_Init+0x58>)
 8000678:	0018      	movs	r0, r3
 800067a:	f002 f833 	bl	80026e4 <HAL_UART_Init>
 800067e:	1e03      	subs	r3, r0, #0
 8000680:	d001      	beq.n	8000686 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000682:	f000 f98f 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	200000bc 	.word	0x200000bc
 8000690:	40004400 	.word	0x40004400

08000694 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b089      	sub	sp, #36	; 0x24
 8000698:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	240c      	movs	r4, #12
 800069c:	193b      	adds	r3, r7, r4
 800069e:	0018      	movs	r0, r3
 80006a0:	2314      	movs	r3, #20
 80006a2:	001a      	movs	r2, r3
 80006a4:	2100      	movs	r1, #0
 80006a6:	f002 fd0d 	bl	80030c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006aa:	4b36      	ldr	r3, [pc, #216]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ae:	4b35      	ldr	r3, [pc, #212]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006b0:	2104      	movs	r1, #4
 80006b2:	430a      	orrs	r2, r1
 80006b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006b6:	4b33      	ldr	r3, [pc, #204]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ba:	2204      	movs	r2, #4
 80006bc:	4013      	ands	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	4b30      	ldr	r3, [pc, #192]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006c6:	4b2f      	ldr	r3, [pc, #188]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	430a      	orrs	r2, r1
 80006cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ce:	4b2d      	ldr	r3, [pc, #180]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006d2:	2280      	movs	r2, #128	; 0x80
 80006d4:	4013      	ands	r3, r2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	4b2a      	ldr	r3, [pc, #168]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006de:	4b29      	ldr	r3, [pc, #164]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006e0:	2101      	movs	r1, #1
 80006e2:	430a      	orrs	r2, r1
 80006e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006e6:	4b27      	ldr	r3, [pc, #156]	; (8000784 <MX_GPIO_Init+0xf0>)
 80006e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ea:	2201      	movs	r2, #1
 80006ec:	4013      	ands	r3, r2
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80006f2:	4b25      	ldr	r3, [pc, #148]	; (8000788 <MX_GPIO_Init+0xf4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	2101      	movs	r1, #1
 80006f8:	0018      	movs	r0, r3
 80006fa:	f000 fd21 	bl	8001140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006fe:	23a0      	movs	r3, #160	; 0xa0
 8000700:	05db      	lsls	r3, r3, #23
 8000702:	2200      	movs	r2, #0
 8000704:	2120      	movs	r1, #32
 8000706:	0018      	movs	r0, r3
 8000708:	f000 fd1a 	bl	8001140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800070c:	193b      	adds	r3, r7, r4
 800070e:	2280      	movs	r2, #128	; 0x80
 8000710:	0192      	lsls	r2, r2, #6
 8000712:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000714:	193b      	adds	r3, r7, r4
 8000716:	4a1d      	ldr	r2, [pc, #116]	; (800078c <MX_GPIO_Init+0xf8>)
 8000718:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	193b      	adds	r3, r7, r4
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000720:	193b      	adds	r3, r7, r4
 8000722:	4a19      	ldr	r2, [pc, #100]	; (8000788 <MX_GPIO_Init+0xf4>)
 8000724:	0019      	movs	r1, r3
 8000726:	0010      	movs	r0, r2
 8000728:	f000 fb8c 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800072c:	0021      	movs	r1, r4
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2201      	movs	r2, #1
 8000732:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2201      	movs	r2, #1
 8000738:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000746:	000c      	movs	r4, r1
 8000748:	187b      	adds	r3, r7, r1
 800074a:	4a0f      	ldr	r2, [pc, #60]	; (8000788 <MX_GPIO_Init+0xf4>)
 800074c:	0019      	movs	r1, r3
 800074e:	0010      	movs	r0, r2
 8000750:	f000 fb78 	bl	8000e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000754:	0021      	movs	r1, r4
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2220      	movs	r2, #32
 800075a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2201      	movs	r2, #1
 8000760:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800076e:	187a      	adds	r2, r7, r1
 8000770:	23a0      	movs	r3, #160	; 0xa0
 8000772:	05db      	lsls	r3, r3, #23
 8000774:	0011      	movs	r1, r2
 8000776:	0018      	movs	r0, r3
 8000778:	f000 fb64 	bl	8000e44 <HAL_GPIO_Init>

}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	b009      	add	sp, #36	; 0x24
 8000782:	bd90      	pop	{r4, r7, pc}
 8000784:	40021000 	.word	0x40021000
 8000788:	50000800 	.word	0x50000800
 800078c:	10210000 	.word	0x10210000

08000790 <MX_TIM2_Init_5s>:

/* USER CODE BEGIN 4 */
static void MX_TIM2_Init_5s(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000796:	2308      	movs	r3, #8
 8000798:	18fb      	adds	r3, r7, r3
 800079a:	0018      	movs	r0, r3
 800079c:	2310      	movs	r3, #16
 800079e:	001a      	movs	r2, r3
 80007a0:	2100      	movs	r1, #0
 80007a2:	f002 fc8f 	bl	80030c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a6:	003b      	movs	r3, r7
 80007a8:	0018      	movs	r0, r3
 80007aa:	2308      	movs	r3, #8
 80007ac:	001a      	movs	r2, r3
 80007ae:	2100      	movs	r1, #0
 80007b0:	f002 fc88 	bl	80030c4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007b4:	4b1f      	ldr	r3, [pc, #124]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007b6:	2280      	movs	r2, #128	; 0x80
 80007b8:	05d2      	lsls	r2, r2, #23
 80007ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007be:	22fa      	movs	r2, #250	; 0xfa
 80007c0:	01d2      	lsls	r2, r2, #7
 80007c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 80007ca:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007cc:	4a1a      	ldr	r2, [pc, #104]	; (8000838 <MX_TIM2_Init_5s+0xa8>)
 80007ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007d0:	4b18      	ldr	r3, [pc, #96]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007d6:	4b17      	ldr	r3, [pc, #92]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007dc:	4b15      	ldr	r3, [pc, #84]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007de:	0018      	movs	r0, r3
 80007e0:	f001 fc06 	bl	8001ff0 <HAL_TIM_Base_Init>
 80007e4:	1e03      	subs	r3, r0, #0
 80007e6:	d001      	beq.n	80007ec <MX_TIM2_Init_5s+0x5c>
  {
    Error_Handler();
 80007e8:	f000 f8dc 	bl	80009a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ec:	2108      	movs	r1, #8
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2280      	movs	r2, #128	; 0x80
 80007f2:	0152      	lsls	r2, r2, #5
 80007f4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007f6:	187a      	adds	r2, r7, r1
 80007f8:	4b0e      	ldr	r3, [pc, #56]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 80007fa:	0011      	movs	r1, r2
 80007fc:	0018      	movs	r0, r3
 80007fe:	f001 fd4f 	bl	80022a0 <HAL_TIM_ConfigClockSource>
 8000802:	1e03      	subs	r3, r0, #0
 8000804:	d001      	beq.n	800080a <MX_TIM2_Init_5s+0x7a>
  {
    Error_Handler();
 8000806:	f000 f8cd 	bl	80009a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080a:	003b      	movs	r3, r7
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000810:	003b      	movs	r3, r7
 8000812:	2200      	movs	r2, #0
 8000814:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000816:	003a      	movs	r2, r7
 8000818:	4b06      	ldr	r3, [pc, #24]	; (8000834 <MX_TIM2_Init_5s+0xa4>)
 800081a:	0011      	movs	r1, r2
 800081c:	0018      	movs	r0, r3
 800081e:	f001 ff1d 	bl	800265c <HAL_TIMEx_MasterConfigSynchronization>
 8000822:	1e03      	subs	r3, r0, #0
 8000824:	d001      	beq.n	800082a <MX_TIM2_Init_5s+0x9a>
  {
    Error_Handler();
 8000826:	f000 f8bd 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	46bd      	mov	sp, r7
 800082e:	b006      	add	sp, #24
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	20000080 	.word	0x20000080
 8000838:	00001388 	.word	0x00001388

0800083c <delay_ms>:
  * HCLK = 32MHz, system clock= HCLK/8 = 4MHz
  * 	pour avoir 1 ms de delay, il faut 4000 ticks
  * 	LOAD registre a 24 bits, donc la valeur la plus large de nms = 2^24/4000 = 4194.3ns = 4.19s
  */
void delay_ms(uint16_t nms)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0
 8000842:	0002      	movs	r2, r0
 8000844:	1dbb      	adds	r3, r7, #6
 8000846:	801a      	strh	r2, [r3, #0]
	uint32_t temp;

	SysTick->LOAD = (uint32_t)4000*nms;
 8000848:	1dbb      	adds	r3, r7, #6
 800084a:	881a      	ldrh	r2, [r3, #0]
 800084c:	4911      	ldr	r1, [pc, #68]	; (8000894 <delay_ms+0x58>)
 800084e:	0013      	movs	r3, r2
 8000850:	015b      	lsls	r3, r3, #5
 8000852:	1a9b      	subs	r3, r3, r2
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	189b      	adds	r3, r3, r2
 8000858:	015b      	lsls	r3, r3, #5
 800085a:	604b      	str	r3, [r1, #4]
	SysTick->VAL=0X00;
 800085c:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <delay_ms+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
	SysTick->CTRL=0X01;//使能，减到零是无动作，采用外部时钟源
 8000862:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <delay_ms+0x58>)
 8000864:	2201      	movs	r2, #1
 8000866:	601a      	str	r2, [r3, #0]

	do
	{
		temp=SysTick->CTRL;//读取当前倒计
 8000868:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <delay_ms+0x58>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	60fb      	str	r3, [r7, #12]
	}
	while((temp&0x01)&&(!(temp&(1<<16))));//等待时间到达
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	2201      	movs	r2, #1
 8000872:	4013      	ands	r3, r2
 8000874:	d004      	beq.n	8000880 <delay_ms+0x44>
 8000876:	68fa      	ldr	r2, [r7, #12]
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	025b      	lsls	r3, r3, #9
 800087c:	4013      	ands	r3, r2
 800087e:	d0f3      	beq.n	8000868 <delay_ms+0x2c>

	SysTick->CTRL=0x00; //关闭计数
 8000880:	4b04      	ldr	r3, [pc, #16]	; (8000894 <delay_ms+0x58>)
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00; //清空计数
 8000886:	4b03      	ldr	r3, [pc, #12]	; (8000894 <delay_ms+0x58>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	b004      	add	sp, #16
 8000892:	bd80      	pop	{r7, pc}
 8000894:	e000e010 	.word	0xe000e010

08000898 <irrigation>:
 *
 *
  */

void irrigation(int seuil_low, int seuil_high)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
 	if (flag == 0)
 80008a2:	4b39      	ldr	r3, [pc, #228]	; (8000988 <irrigation+0xf0>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d169      	bne.n	800097e <irrigation+0xe6>
	{
		flag = 1;
 80008aa:	4b37      	ldr	r3, [pc, #220]	; (8000988 <irrigation+0xf0>)
 80008ac:	2201      	movs	r2, #1
 80008ae:	601a      	str	r2, [r3, #0]

		if (Humitide_sol[i]> seuil_high)
 80008b0:	4b36      	ldr	r3, [pc, #216]	; (800098c <irrigation+0xf4>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b36      	ldr	r3, [pc, #216]	; (8000990 <irrigation+0xf8>)
 80008b6:	0092      	lsls	r2, r2, #2
 80008b8:	58d3      	ldr	r3, [r2, r3]
 80008ba:	683a      	ldr	r2, [r7, #0]
 80008bc:	429a      	cmp	r2, r3
 80008be:	da28      	bge.n	8000912 <irrigation+0x7a>
		{

			if (htim2.Init.Period == 5000)
 80008c0:	4b34      	ldr	r3, [pc, #208]	; (8000994 <irrigation+0xfc>)
 80008c2:	68db      	ldr	r3, [r3, #12]
 80008c4:	4a34      	ldr	r2, [pc, #208]	; (8000998 <irrigation+0x100>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d111      	bne.n	80008ee <irrigation+0x56>
			{
				HAL_TIM_Base_Stop_IT(&htim2);
 80008ca:	4b32      	ldr	r3, [pc, #200]	; (8000994 <irrigation+0xfc>)
 80008cc:	0018      	movs	r0, r3
 80008ce:	f001 fbdd 	bl	800208c <HAL_TIM_Base_Stop_IT>
				MX_TIM2_Init();
 80008d2:	f7ff fe59 	bl	8000588 <MX_TIM2_Init>
				TIM2->SR &= ~TIM_SR_UIF;
 80008d6:	2380      	movs	r3, #128	; 0x80
 80008d8:	05db      	lsls	r3, r3, #23
 80008da:	691a      	ldr	r2, [r3, #16]
 80008dc:	2380      	movs	r3, #128	; 0x80
 80008de:	05db      	lsls	r3, r3, #23
 80008e0:	2101      	movs	r1, #1
 80008e2:	438a      	bics	r2, r1
 80008e4:	611a      	str	r2, [r3, #16]
				HAL_TIM_Base_Start_IT(&htim2);
 80008e6:	4b2b      	ldr	r3, [pc, #172]	; (8000994 <irrigation+0xfc>)
 80008e8:	0018      	movs	r0, r3
 80008ea:	f001 fbad 	bl	8002048 <HAL_TIM_Base_Start_IT>
			}
			/* LED on for 4s */
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,SET);
 80008ee:	4b2b      	ldr	r3, [pc, #172]	; (800099c <irrigation+0x104>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	2101      	movs	r1, #1
 80008f4:	0018      	movs	r0, r3
 80008f6:	f000 fc23 	bl	8001140 <HAL_GPIO_WritePin>
			delay_ms(4000);
 80008fa:	23fa      	movs	r3, #250	; 0xfa
 80008fc:	011b      	lsls	r3, r3, #4
 80008fe:	0018      	movs	r0, r3
 8000900:	f7ff ff9c 	bl	800083c <delay_ms>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8000904:	4b25      	ldr	r3, [pc, #148]	; (800099c <irrigation+0x104>)
 8000906:	2200      	movs	r2, #0
 8000908:	2101      	movs	r1, #1
 800090a:	0018      	movs	r0, r3
 800090c:	f000 fc18 	bl	8001140 <HAL_GPIO_WritePin>
		else
		{
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
		}
	}
}
 8000910:	e035      	b.n	800097e <irrigation+0xe6>
		else if (Humitide_sol[i] > seuil_low && Humitide_sol[i] <= seuil_high)
 8000912:	4b1e      	ldr	r3, [pc, #120]	; (800098c <irrigation+0xf4>)
 8000914:	681a      	ldr	r2, [r3, #0]
 8000916:	4b1e      	ldr	r3, [pc, #120]	; (8000990 <irrigation+0xf8>)
 8000918:	0092      	lsls	r2, r2, #2
 800091a:	58d3      	ldr	r3, [r2, r3]
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	429a      	cmp	r2, r3
 8000920:	da26      	bge.n	8000970 <irrigation+0xd8>
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <irrigation+0xf4>)
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	4b1a      	ldr	r3, [pc, #104]	; (8000990 <irrigation+0xf8>)
 8000928:	0092      	lsls	r2, r2, #2
 800092a:	58d3      	ldr	r3, [r2, r3]
 800092c:	683a      	ldr	r2, [r7, #0]
 800092e:	429a      	cmp	r2, r3
 8000930:	db1e      	blt.n	8000970 <irrigation+0xd8>
			if (htim2.Init.Period == 10000)
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <irrigation+0xfc>)
 8000934:	68db      	ldr	r3, [r3, #12]
 8000936:	4a1a      	ldr	r2, [pc, #104]	; (80009a0 <irrigation+0x108>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d112      	bne.n	8000962 <irrigation+0xca>
				HAL_TIM_Base_Stop_IT(&htim2);
 800093c:	4b15      	ldr	r3, [pc, #84]	; (8000994 <irrigation+0xfc>)
 800093e:	0018      	movs	r0, r3
 8000940:	f001 fba4 	bl	800208c <HAL_TIM_Base_Stop_IT>
				MX_TIM2_Init_5s();
 8000944:	f7ff ff24 	bl	8000790 <MX_TIM2_Init_5s>
				TIM2->SR &= ~TIM_SR_UIF;
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	05db      	lsls	r3, r3, #23
 800094c:	691a      	ldr	r2, [r3, #16]
 800094e:	2380      	movs	r3, #128	; 0x80
 8000950:	05db      	lsls	r3, r3, #23
 8000952:	2101      	movs	r1, #1
 8000954:	438a      	bics	r2, r1
 8000956:	611a      	str	r2, [r3, #16]
				HAL_TIM_Base_Start_IT(&htim2);
 8000958:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <irrigation+0xfc>)
 800095a:	0018      	movs	r0, r3
 800095c:	f001 fb74 	bl	8002048 <HAL_TIM_Base_Start_IT>
			if (htim2.Init.Period == 10000)
 8000960:	e00d      	b.n	800097e <irrigation+0xe6>
				HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8000962:	4b0e      	ldr	r3, [pc, #56]	; (800099c <irrigation+0x104>)
 8000964:	2200      	movs	r2, #0
 8000966:	2101      	movs	r1, #1
 8000968:	0018      	movs	r0, r3
 800096a:	f000 fbe9 	bl	8001140 <HAL_GPIO_WritePin>
			if (htim2.Init.Period == 10000)
 800096e:	e006      	b.n	800097e <irrigation+0xe6>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8000970:	4b0a      	ldr	r3, [pc, #40]	; (800099c <irrigation+0x104>)
 8000972:	2200      	movs	r2, #0
 8000974:	2101      	movs	r1, #1
 8000976:	0018      	movs	r0, r3
 8000978:	f000 fbe2 	bl	8001140 <HAL_GPIO_WritePin>
}
 800097c:	e7ff      	b.n	800097e <irrigation+0xe6>
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	46bd      	mov	sp, r7
 8000982:	b002      	add	sp, #8
 8000984:	bd80      	pop	{r7, pc}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	2000007c 	.word	0x2000007c
 800098c:	20000078 	.word	0x20000078
 8000990:	20000000 	.word	0x20000000
 8000994:	20000080 	.word	0x20000080
 8000998:	00001388 	.word	0x00001388
 800099c:	50000800 	.word	0x50000800
 80009a0:	00002710 	.word	0x00002710

080009a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009a8:	46c0      	nop			; (mov r8, r8)
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b4:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <HAL_MspInit+0x24>)
 80009b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b8:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <HAL_MspInit+0x24>)
 80009ba:	2101      	movs	r1, #1
 80009bc:	430a      	orrs	r2, r1
 80009be:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	4b04      	ldr	r3, [pc, #16]	; (80009d4 <HAL_MspInit+0x24>)
 80009c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009c4:	4b03      	ldr	r3, [pc, #12]	; (80009d4 <HAL_MspInit+0x24>)
 80009c6:	2180      	movs	r1, #128	; 0x80
 80009c8:	0549      	lsls	r1, r1, #21
 80009ca:	430a      	orrs	r2, r1
 80009cc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40021000 	.word	0x40021000

080009d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681a      	ldr	r2, [r3, #0]
 80009e4:	2380      	movs	r3, #128	; 0x80
 80009e6:	05db      	lsls	r3, r3, #23
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d10d      	bne.n	8000a08 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <HAL_TIM_Base_MspInit+0x38>)
 80009ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009f0:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <HAL_TIM_Base_MspInit+0x38>)
 80009f2:	2101      	movs	r1, #1
 80009f4:	430a      	orrs	r2, r1
 80009f6:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009f8:	2200      	movs	r2, #0
 80009fa:	2100      	movs	r1, #0
 80009fc:	200f      	movs	r0, #15
 80009fe:	f000 f9ef 	bl	8000de0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a02:	200f      	movs	r0, #15
 8000a04:	f000 fa01 	bl	8000e0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a08:	46c0      	nop			; (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b002      	add	sp, #8
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40021000 	.word	0x40021000

08000a14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	0018      	movs	r0, r3
 8000a22:	2314      	movs	r3, #20
 8000a24:	001a      	movs	r2, r3
 8000a26:	2100      	movs	r1, #0
 8000a28:	f002 fb4c 	bl	80030c4 <memset>
  if(huart->Instance==USART2)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a18      	ldr	r2, [pc, #96]	; (8000a94 <HAL_UART_MspInit+0x80>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d129      	bne.n	8000a8a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a36:	4b18      	ldr	r3, [pc, #96]	; (8000a98 <HAL_UART_MspInit+0x84>)
 8000a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <HAL_UART_MspInit+0x84>)
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	0289      	lsls	r1, r1, #10
 8000a40:	430a      	orrs	r2, r1
 8000a42:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a44:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <HAL_UART_MspInit+0x84>)
 8000a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a48:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <HAL_UART_MspInit+0x84>)
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	430a      	orrs	r2, r1
 8000a4e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a50:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <HAL_UART_MspInit+0x84>)
 8000a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a54:	2201      	movs	r2, #1
 8000a56:	4013      	ands	r3, r2
 8000a58:	60bb      	str	r3, [r7, #8]
 8000a5a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	220c      	movs	r2, #12
 8000a62:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2202      	movs	r2, #2
 8000a68:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	2203      	movs	r2, #3
 8000a74:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2204      	movs	r2, #4
 8000a7a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7c:	187a      	adds	r2, r7, r1
 8000a7e:	23a0      	movs	r3, #160	; 0xa0
 8000a80:	05db      	lsls	r3, r3, #23
 8000a82:	0011      	movs	r1, r2
 8000a84:	0018      	movs	r0, r3
 8000a86:	f000 f9dd 	bl	8000e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	b008      	add	sp, #32
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	40004400 	.word	0x40004400
 8000a98:	40021000 	.word	0x40021000

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000aa0:	46c0      	nop			; (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aaa:	e7fe      	b.n	8000aaa <HardFault_Handler+0x4>

08000aac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac4:	f000 f8ce 	bl	8000c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ad4:	4b07      	ldr	r3, [pc, #28]	; (8000af4 <TIM2_IRQHandler+0x24>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f001 fafa 	bl	80020d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

	  i++;
 8000adc:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <TIM2_IRQHandler+0x28>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	1c5a      	adds	r2, r3, #1
 8000ae2:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <TIM2_IRQHandler+0x28>)
 8000ae4:	601a      	str	r2, [r3, #0]
	  flag = 0;
 8000ae6:	4b05      	ldr	r3, [pc, #20]	; (8000afc <TIM2_IRQHandler+0x2c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 1 */
}
 8000aec:	46c0      	nop			; (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	20000080 	.word	0x20000080
 8000af8:	20000078 	.word	0x20000078
 8000afc:	2000007c 	.word	0x2000007c

08000b00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000b04:	4b17      	ldr	r3, [pc, #92]	; (8000b64 <SystemInit+0x64>)
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	4b16      	ldr	r3, [pc, #88]	; (8000b64 <SystemInit+0x64>)
 8000b0a:	2180      	movs	r1, #128	; 0x80
 8000b0c:	0049      	lsls	r1, r1, #1
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000b12:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <SystemInit+0x64>)
 8000b14:	68da      	ldr	r2, [r3, #12]
 8000b16:	4b13      	ldr	r3, [pc, #76]	; (8000b64 <SystemInit+0x64>)
 8000b18:	4913      	ldr	r1, [pc, #76]	; (8000b68 <SystemInit+0x68>)
 8000b1a:	400a      	ands	r2, r1
 8000b1c:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000b1e:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <SystemInit+0x64>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <SystemInit+0x64>)
 8000b24:	4911      	ldr	r1, [pc, #68]	; (8000b6c <SystemInit+0x6c>)
 8000b26:	400a      	ands	r2, r1
 8000b28:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <SystemInit+0x64>)
 8000b2c:	689a      	ldr	r2, [r3, #8]
 8000b2e:	4b0d      	ldr	r3, [pc, #52]	; (8000b64 <SystemInit+0x64>)
 8000b30:	2101      	movs	r1, #1
 8000b32:	438a      	bics	r2, r1
 8000b34:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <SystemInit+0x64>)
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	; (8000b64 <SystemInit+0x64>)
 8000b3c:	490c      	ldr	r1, [pc, #48]	; (8000b70 <SystemInit+0x70>)
 8000b3e:	400a      	ands	r2, r1
 8000b40:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <SystemInit+0x64>)
 8000b44:	68da      	ldr	r2, [r3, #12]
 8000b46:	4b07      	ldr	r3, [pc, #28]	; (8000b64 <SystemInit+0x64>)
 8000b48:	490a      	ldr	r1, [pc, #40]	; (8000b74 <SystemInit+0x74>)
 8000b4a:	400a      	ands	r2, r1
 8000b4c:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <SystemInit+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b54:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <SystemInit+0x78>)
 8000b56:	2280      	movs	r2, #128	; 0x80
 8000b58:	0512      	lsls	r2, r2, #20
 8000b5a:	609a      	str	r2, [r3, #8]
#endif
}
 8000b5c:	46c0      	nop			; (mov r8, r8)
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	46c0      	nop			; (mov r8, r8)
 8000b64:	40021000 	.word	0x40021000
 8000b68:	88ff400c 	.word	0x88ff400c
 8000b6c:	fef6fff6 	.word	0xfef6fff6
 8000b70:	fffbffff 	.word	0xfffbffff
 8000b74:	ff02ffff 	.word	0xff02ffff
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b7c:	480d      	ldr	r0, [pc, #52]	; (8000bb4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b7e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000b80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b82:	e003      	b.n	8000b8c <LoopCopyDataInit>

08000b84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8000b86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b8a:	3104      	adds	r1, #4

08000b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b8c:	480b      	ldr	r0, [pc, #44]	; (8000bbc <LoopForever+0xa>)
  ldr  r3, =_edata
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <LoopForever+0xe>)
  adds  r2, r0, r1
 8000b90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b94:	d3f6      	bcc.n	8000b84 <CopyDataInit>
  ldr  r2, =_sbss
 8000b96:	4a0b      	ldr	r2, [pc, #44]	; (8000bc4 <LoopForever+0x12>)
  b  LoopFillZerobss
 8000b98:	e002      	b.n	8000ba0 <LoopFillZerobss>

08000b9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000b9a:	2300      	movs	r3, #0
  str  r3, [r2]
 8000b9c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b9e:	3204      	adds	r2, #4

08000ba0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8000ba0:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <LoopForever+0x16>)
  cmp  r2, r3
 8000ba2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ba4:	d3f9      	bcc.n	8000b9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ba6:	f7ff ffab 	bl	8000b00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000baa:	f002 fa67 	bl	800307c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bae:	f7ff fc43 	bl	8000438 <main>

08000bb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bb2:	e7fe      	b.n	8000bb2 <LoopForever>
   ldr   r0, =_estack
 8000bb4:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8000bb8:	08003168 	.word	0x08003168
  ldr  r0, =_sdata
 8000bbc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000bc0:	2000005c 	.word	0x2000005c
  ldr  r2, =_sbss
 8000bc4:	2000005c 	.word	0x2000005c
  ldr  r3, = _ebss
 8000bc8:	20000140 	.word	0x20000140

08000bcc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bcc:	e7fe      	b.n	8000bcc <ADC1_COMP_IRQHandler>
	...

08000bd0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	; (8000c0c <HAL_Init+0x3c>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b0a      	ldr	r3, [pc, #40]	; (8000c0c <HAL_Init+0x3c>)
 8000be2:	2140      	movs	r1, #64	; 0x40
 8000be4:	430a      	orrs	r2, r1
 8000be6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000be8:	2000      	movs	r0, #0
 8000bea:	f000 f811 	bl	8000c10 <HAL_InitTick>
 8000bee:	1e03      	subs	r3, r0, #0
 8000bf0:	d003      	beq.n	8000bfa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000bf2:	1dfb      	adds	r3, r7, #7
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	701a      	strb	r2, [r3, #0]
 8000bf8:	e001      	b.n	8000bfe <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bfa:	f7ff fed9 	bl	80009b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]
}
 8000c02:	0018      	movs	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b002      	add	sp, #8
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	40022000 	.word	0x40022000

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c18:	230f      	movs	r3, #15
 8000c1a:	18fb      	adds	r3, r7, r3
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000c20:	4b0f      	ldr	r3, [pc, #60]	; (8000c60 <HAL_InitTick+0x50>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	23fa      	movs	r3, #250	; 0xfa
 8000c26:	0099      	lsls	r1, r3, #2
 8000c28:	0010      	movs	r0, r2
 8000c2a:	f7ff fa6d 	bl	8000108 <__udivsi3>
 8000c2e:	0003      	movs	r3, r0
 8000c30:	0018      	movs	r0, r3
 8000c32:	f000 f8fa 	bl	8000e2a <HAL_SYSTICK_Config>
 8000c36:	1e03      	subs	r3, r0, #0
 8000c38:	d004      	beq.n	8000c44 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8000c3a:	230f      	movs	r3, #15
 8000c3c:	18fb      	adds	r3, r7, r3
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
 8000c42:	e006      	b.n	8000c52 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000c44:	6879      	ldr	r1, [r7, #4]
 8000c46:	2301      	movs	r3, #1
 8000c48:	425b      	negs	r3, r3
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f000 f8c7 	bl	8000de0 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000c52:	230f      	movs	r3, #15
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	781b      	ldrb	r3, [r3, #0]
}
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b004      	add	sp, #16
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000058 	.word	0x20000058

08000c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  uwTick++;
 8000c68:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <HAL_IncTick+0x14>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	1c5a      	adds	r2, r3, #1
 8000c6e:	4b02      	ldr	r3, [pc, #8]	; (8000c78 <HAL_IncTick+0x14>)
 8000c70:	601a      	str	r2, [r3, #0]
}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	2000013c 	.word	0x2000013c

08000c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c80:	4b02      	ldr	r3, [pc, #8]	; (8000c8c <HAL_GetTick+0x10>)
 8000c82:	681b      	ldr	r3, [r3, #0]
}
 8000c84:	0018      	movs	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	2000013c 	.word	0x2000013c

08000c90 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	0002      	movs	r2, r0
 8000c98:	1dfb      	adds	r3, r7, #7
 8000c9a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c9c:	1dfb      	adds	r3, r7, #7
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	231f      	movs	r3, #31
 8000ca4:	401a      	ands	r2, r3
 8000ca6:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <NVIC_EnableIRQ+0x28>)
 8000ca8:	2101      	movs	r1, #1
 8000caa:	4091      	lsls	r1, r2
 8000cac:	000a      	movs	r2, r1
 8000cae:	601a      	str	r2, [r3, #0]
}
 8000cb0:	46c0      	nop			; (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	e000e100 	.word	0xe000e100

08000cbc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	0002      	movs	r2, r0
 8000cc4:	6039      	str	r1, [r7, #0]
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b7f      	cmp	r3, #127	; 0x7f
 8000cd0:	d932      	bls.n	8000d38 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd2:	4a2f      	ldr	r2, [pc, #188]	; (8000d90 <NVIC_SetPriority+0xd4>)
 8000cd4:	1dfb      	adds	r3, r7, #7
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	0019      	movs	r1, r3
 8000cda:	230f      	movs	r3, #15
 8000cdc:	400b      	ands	r3, r1
 8000cde:	3b08      	subs	r3, #8
 8000ce0:	089b      	lsrs	r3, r3, #2
 8000ce2:	3306      	adds	r3, #6
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	18d3      	adds	r3, r2, r3
 8000ce8:	3304      	adds	r3, #4
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	1dfa      	adds	r2, r7, #7
 8000cee:	7812      	ldrb	r2, [r2, #0]
 8000cf0:	0011      	movs	r1, r2
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	400a      	ands	r2, r1
 8000cf6:	00d2      	lsls	r2, r2, #3
 8000cf8:	21ff      	movs	r1, #255	; 0xff
 8000cfa:	4091      	lsls	r1, r2
 8000cfc:	000a      	movs	r2, r1
 8000cfe:	43d2      	mvns	r2, r2
 8000d00:	401a      	ands	r2, r3
 8000d02:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	019b      	lsls	r3, r3, #6
 8000d08:	22ff      	movs	r2, #255	; 0xff
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	1dfb      	adds	r3, r7, #7
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	0018      	movs	r0, r3
 8000d12:	2303      	movs	r3, #3
 8000d14:	4003      	ands	r3, r0
 8000d16:	00db      	lsls	r3, r3, #3
 8000d18:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d1a:	481d      	ldr	r0, [pc, #116]	; (8000d90 <NVIC_SetPriority+0xd4>)
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	001c      	movs	r4, r3
 8000d22:	230f      	movs	r3, #15
 8000d24:	4023      	ands	r3, r4
 8000d26:	3b08      	subs	r3, #8
 8000d28:	089b      	lsrs	r3, r3, #2
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	3306      	adds	r3, #6
 8000d2e:	009b      	lsls	r3, r3, #2
 8000d30:	18c3      	adds	r3, r0, r3
 8000d32:	3304      	adds	r3, #4
 8000d34:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d36:	e027      	b.n	8000d88 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d38:	4a16      	ldr	r2, [pc, #88]	; (8000d94 <NVIC_SetPriority+0xd8>)
 8000d3a:	1dfb      	adds	r3, r7, #7
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	b25b      	sxtb	r3, r3
 8000d40:	089b      	lsrs	r3, r3, #2
 8000d42:	33c0      	adds	r3, #192	; 0xc0
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	589b      	ldr	r3, [r3, r2]
 8000d48:	1dfa      	adds	r2, r7, #7
 8000d4a:	7812      	ldrb	r2, [r2, #0]
 8000d4c:	0011      	movs	r1, r2
 8000d4e:	2203      	movs	r2, #3
 8000d50:	400a      	ands	r2, r1
 8000d52:	00d2      	lsls	r2, r2, #3
 8000d54:	21ff      	movs	r1, #255	; 0xff
 8000d56:	4091      	lsls	r1, r2
 8000d58:	000a      	movs	r2, r1
 8000d5a:	43d2      	mvns	r2, r2
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	019b      	lsls	r3, r3, #6
 8000d64:	22ff      	movs	r2, #255	; 0xff
 8000d66:	401a      	ands	r2, r3
 8000d68:	1dfb      	adds	r3, r7, #7
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	2303      	movs	r3, #3
 8000d70:	4003      	ands	r3, r0
 8000d72:	00db      	lsls	r3, r3, #3
 8000d74:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d76:	4807      	ldr	r0, [pc, #28]	; (8000d94 <NVIC_SetPriority+0xd8>)
 8000d78:	1dfb      	adds	r3, r7, #7
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	b25b      	sxtb	r3, r3
 8000d7e:	089b      	lsrs	r3, r3, #2
 8000d80:	430a      	orrs	r2, r1
 8000d82:	33c0      	adds	r3, #192	; 0xc0
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	501a      	str	r2, [r3, r0]
}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	b003      	add	sp, #12
 8000d8e:	bd90      	pop	{r4, r7, pc}
 8000d90:	e000ed00 	.word	0xe000ed00
 8000d94:	e000e100 	.word	0xe000e100

08000d98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	4a0c      	ldr	r2, [pc, #48]	; (8000dd8 <SysTick_Config+0x40>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d901      	bls.n	8000dae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000daa:	2301      	movs	r3, #1
 8000dac:	e010      	b.n	8000dd0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <SysTick_Config+0x44>)
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	3a01      	subs	r2, #1
 8000db4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000db6:	2301      	movs	r3, #1
 8000db8:	425b      	negs	r3, r3
 8000dba:	2103      	movs	r1, #3
 8000dbc:	0018      	movs	r0, r3
 8000dbe:	f7ff ff7d 	bl	8000cbc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dc2:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <SysTick_Config+0x44>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dc8:	4b04      	ldr	r3, [pc, #16]	; (8000ddc <SysTick_Config+0x44>)
 8000dca:	2207      	movs	r2, #7
 8000dcc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dce:	2300      	movs	r3, #0
}
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	b002      	add	sp, #8
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	00ffffff 	.word	0x00ffffff
 8000ddc:	e000e010 	.word	0xe000e010

08000de0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60b9      	str	r1, [r7, #8]
 8000de8:	607a      	str	r2, [r7, #4]
 8000dea:	210f      	movs	r1, #15
 8000dec:	187b      	adds	r3, r7, r1
 8000dee:	1c02      	adds	r2, r0, #0
 8000df0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000df2:	68ba      	ldr	r2, [r7, #8]
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	0011      	movs	r1, r2
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	f7ff ff5d 	bl	8000cbc <NVIC_SetPriority>
}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b004      	add	sp, #16
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b082      	sub	sp, #8
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	0002      	movs	r2, r0
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e16:	1dfb      	adds	r3, r7, #7
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b25b      	sxtb	r3, r3
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f7ff ff37 	bl	8000c90 <NVIC_EnableIRQ>
}
 8000e22:	46c0      	nop			; (mov r8, r8)
 8000e24:	46bd      	mov	sp, r7
 8000e26:	b002      	add	sp, #8
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff ffaf 	bl	8000d98 <SysTick_Config>
 8000e3a:	0003      	movs	r3, r0
}
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b002      	add	sp, #8
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e5a:	e155      	b.n	8001108 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2101      	movs	r1, #1
 8000e62:	697a      	ldr	r2, [r7, #20]
 8000e64:	4091      	lsls	r1, r2
 8000e66:	000a      	movs	r2, r1
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d100      	bne.n	8000e74 <HAL_GPIO_Init+0x30>
 8000e72:	e146      	b.n	8001102 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2b02      	cmp	r3, #2
 8000e7a:	d003      	beq.n	8000e84 <HAL_GPIO_Init+0x40>
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	2b12      	cmp	r3, #18
 8000e82:	d123      	bne.n	8000ecc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	08da      	lsrs	r2, r3, #3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3208      	adds	r2, #8
 8000e8c:	0092      	lsls	r2, r2, #2
 8000e8e:	58d3      	ldr	r3, [r2, r3]
 8000e90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	2207      	movs	r2, #7
 8000e96:	4013      	ands	r3, r2
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	220f      	movs	r2, #15
 8000e9c:	409a      	lsls	r2, r3
 8000e9e:	0013      	movs	r3, r2
 8000ea0:	43da      	mvns	r2, r3
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	691a      	ldr	r2, [r3, #16]
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	2107      	movs	r1, #7
 8000eb0:	400b      	ands	r3, r1
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	409a      	lsls	r2, r3
 8000eb6:	0013      	movs	r3, r2
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	08da      	lsrs	r2, r3, #3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3208      	adds	r2, #8
 8000ec6:	0092      	lsls	r2, r2, #2
 8000ec8:	6939      	ldr	r1, [r7, #16]
 8000eca:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d00b      	beq.n	8000eec <HAL_GPIO_Init+0xa8>
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d007      	beq.n	8000eec <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ee0:	2b11      	cmp	r3, #17
 8000ee2:	d003      	beq.n	8000eec <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	2b12      	cmp	r3, #18
 8000eea:	d130      	bne.n	8000f4e <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	2203      	movs	r2, #3
 8000ef8:	409a      	lsls	r2, r3
 8000efa:	0013      	movs	r3, r2
 8000efc:	43da      	mvns	r2, r3
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	68da      	ldr	r2, [r3, #12]
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	409a      	lsls	r2, r3
 8000f0e:	0013      	movs	r3, r2
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f22:	2201      	movs	r2, #1
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	409a      	lsls	r2, r3
 8000f28:	0013      	movs	r3, r2
 8000f2a:	43da      	mvns	r2, r3
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	091b      	lsrs	r3, r3, #4
 8000f38:	2201      	movs	r2, #1
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	409a      	lsls	r2, r3
 8000f40:	0013      	movs	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	2203      	movs	r2, #3
 8000f5a:	409a      	lsls	r2, r3
 8000f5c:	0013      	movs	r3, r2
 8000f5e:	43da      	mvns	r2, r3
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	4013      	ands	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	409a      	lsls	r2, r3
 8000f74:	0013      	movs	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	2203      	movs	r2, #3
 8000f8e:	409a      	lsls	r2, r3
 8000f90:	0013      	movs	r3, r2
 8000f92:	43da      	mvns	r2, r3
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	4013      	ands	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	409a      	lsls	r2, r3
 8000fa4:	0013      	movs	r3, r2
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685a      	ldr	r2, [r3, #4]
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	055b      	lsls	r3, r3, #21
 8000fba:	4013      	ands	r3, r2
 8000fbc:	d100      	bne.n	8000fc0 <HAL_GPIO_Init+0x17c>
 8000fbe:	e0a0      	b.n	8001102 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc0:	4b57      	ldr	r3, [pc, #348]	; (8001120 <HAL_GPIO_Init+0x2dc>)
 8000fc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fc4:	4b56      	ldr	r3, [pc, #344]	; (8001120 <HAL_GPIO_Init+0x2dc>)
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8000fcc:	4a55      	ldr	r2, [pc, #340]	; (8001124 <HAL_GPIO_Init+0x2e0>)
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	589b      	ldr	r3, [r3, r2]
 8000fd8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	2203      	movs	r2, #3
 8000fde:	4013      	ands	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	220f      	movs	r2, #15
 8000fe4:	409a      	lsls	r2, r3
 8000fe6:	0013      	movs	r3, r2
 8000fe8:	43da      	mvns	r2, r3
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4013      	ands	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	23a0      	movs	r3, #160	; 0xa0
 8000ff4:	05db      	lsls	r3, r3, #23
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d01f      	beq.n	800103a <HAL_GPIO_Init+0x1f6>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a4a      	ldr	r2, [pc, #296]	; (8001128 <HAL_GPIO_Init+0x2e4>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d019      	beq.n	8001036 <HAL_GPIO_Init+0x1f2>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a49      	ldr	r2, [pc, #292]	; (800112c <HAL_GPIO_Init+0x2e8>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d013      	beq.n	8001032 <HAL_GPIO_Init+0x1ee>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a48      	ldr	r2, [pc, #288]	; (8001130 <HAL_GPIO_Init+0x2ec>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d00d      	beq.n	800102e <HAL_GPIO_Init+0x1ea>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a47      	ldr	r2, [pc, #284]	; (8001134 <HAL_GPIO_Init+0x2f0>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d007      	beq.n	800102a <HAL_GPIO_Init+0x1e6>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a46      	ldr	r2, [pc, #280]	; (8001138 <HAL_GPIO_Init+0x2f4>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d101      	bne.n	8001026 <HAL_GPIO_Init+0x1e2>
 8001022:	2305      	movs	r3, #5
 8001024:	e00a      	b.n	800103c <HAL_GPIO_Init+0x1f8>
 8001026:	2306      	movs	r3, #6
 8001028:	e008      	b.n	800103c <HAL_GPIO_Init+0x1f8>
 800102a:	2304      	movs	r3, #4
 800102c:	e006      	b.n	800103c <HAL_GPIO_Init+0x1f8>
 800102e:	2303      	movs	r3, #3
 8001030:	e004      	b.n	800103c <HAL_GPIO_Init+0x1f8>
 8001032:	2302      	movs	r3, #2
 8001034:	e002      	b.n	800103c <HAL_GPIO_Init+0x1f8>
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <HAL_GPIO_Init+0x1f8>
 800103a:	2300      	movs	r3, #0
 800103c:	697a      	ldr	r2, [r7, #20]
 800103e:	2103      	movs	r1, #3
 8001040:	400a      	ands	r2, r1
 8001042:	0092      	lsls	r2, r2, #2
 8001044:	4093      	lsls	r3, r2
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800104c:	4935      	ldr	r1, [pc, #212]	; (8001124 <HAL_GPIO_Init+0x2e0>)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	089b      	lsrs	r3, r3, #2
 8001052:	3302      	adds	r3, #2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800105a:	4b38      	ldr	r3, [pc, #224]	; (800113c <HAL_GPIO_Init+0x2f8>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	43da      	mvns	r2, r3
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685a      	ldr	r2, [r3, #4]
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	025b      	lsls	r3, r3, #9
 8001072:	4013      	ands	r3, r2
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800107e:	4b2f      	ldr	r3, [pc, #188]	; (800113c <HAL_GPIO_Init+0x2f8>)
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001084:	4b2d      	ldr	r3, [pc, #180]	; (800113c <HAL_GPIO_Init+0x2f8>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	43da      	mvns	r2, r3
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	2380      	movs	r3, #128	; 0x80
 800109a:	029b      	lsls	r3, r3, #10
 800109c:	4013      	ands	r3, r2
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <HAL_GPIO_Init+0x2f8>)
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ae:	4b23      	ldr	r3, [pc, #140]	; (800113c <HAL_GPIO_Init+0x2f8>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	43da      	mvns	r2, r3
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685a      	ldr	r2, [r3, #4]
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	035b      	lsls	r3, r3, #13
 80010c6:	4013      	ands	r3, r2
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010d2:	4b1a      	ldr	r3, [pc, #104]	; (800113c <HAL_GPIO_Init+0x2f8>)
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010d8:	4b18      	ldr	r3, [pc, #96]	; (800113c <HAL_GPIO_Init+0x2f8>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	43da      	mvns	r2, r3
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685a      	ldr	r2, [r3, #4]
 80010ec:	2380      	movs	r3, #128	; 0x80
 80010ee:	039b      	lsls	r3, r3, #14
 80010f0:	4013      	ands	r3, r2
 80010f2:	d003      	beq.n	80010fc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	; (800113c <HAL_GPIO_Init+0x2f8>)
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	3301      	adds	r3, #1
 8001106:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	40da      	lsrs	r2, r3
 8001110:	1e13      	subs	r3, r2, #0
 8001112:	d000      	beq.n	8001116 <HAL_GPIO_Init+0x2d2>
 8001114:	e6a2      	b.n	8000e5c <HAL_GPIO_Init+0x18>
  }
}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	46bd      	mov	sp, r7
 800111a:	b006      	add	sp, #24
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	40021000 	.word	0x40021000
 8001124:	40010000 	.word	0x40010000
 8001128:	50000400 	.word	0x50000400
 800112c:	50000800 	.word	0x50000800
 8001130:	50000c00 	.word	0x50000c00
 8001134:	50001000 	.word	0x50001000
 8001138:	50001c00 	.word	0x50001c00
 800113c:	40010400 	.word	0x40010400

08001140 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	0008      	movs	r0, r1
 800114a:	0011      	movs	r1, r2
 800114c:	1cbb      	adds	r3, r7, #2
 800114e:	1c02      	adds	r2, r0, #0
 8001150:	801a      	strh	r2, [r3, #0]
 8001152:	1c7b      	adds	r3, r7, #1
 8001154:	1c0a      	adds	r2, r1, #0
 8001156:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001158:	1c7b      	adds	r3, r7, #1
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001160:	1cbb      	adds	r3, r7, #2
 8001162:	881a      	ldrh	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001168:	e003      	b.n	8001172 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800116a:	1cbb      	adds	r3, r7, #2
 800116c:	881a      	ldrh	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001172:	46c0      	nop			; (mov r8, r8)
 8001174:	46bd      	mov	sp, r7
 8001176:	b002      	add	sp, #8
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
 8001182:	000a      	movs	r2, r1
 8001184:	1cbb      	adds	r3, r7, #2
 8001186:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	695a      	ldr	r2, [r3, #20]
 800118c:	1cbb      	adds	r3, r7, #2
 800118e:	881b      	ldrh	r3, [r3, #0]
 8001190:	405a      	eors	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	615a      	str	r2, [r3, #20]
}
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	46bd      	mov	sp, r7
 800119a:	b002      	add	sp, #8
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d102      	bne.n	80011b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	f000 fbbc 	bl	800192c <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011b4:	4bc8      	ldr	r3, [pc, #800]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	220c      	movs	r2, #12
 80011ba:	4013      	ands	r3, r2
 80011bc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011be:	4bc6      	ldr	r3, [pc, #792]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80011c0:	68da      	ldr	r2, [r3, #12]
 80011c2:	2380      	movs	r3, #128	; 0x80
 80011c4:	025b      	lsls	r3, r3, #9
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2201      	movs	r2, #1
 80011d0:	4013      	ands	r3, r2
 80011d2:	d100      	bne.n	80011d6 <HAL_RCC_OscConfig+0x36>
 80011d4:	e07e      	b.n	80012d4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	2b08      	cmp	r3, #8
 80011da:	d007      	beq.n	80011ec <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	2b0c      	cmp	r3, #12
 80011e0:	d112      	bne.n	8001208 <HAL_RCC_OscConfig+0x68>
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	2380      	movs	r3, #128	; 0x80
 80011e6:	025b      	lsls	r3, r3, #9
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d10d      	bne.n	8001208 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ec:	4bba      	ldr	r3, [pc, #744]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	029b      	lsls	r3, r3, #10
 80011f4:	4013      	ands	r3, r2
 80011f6:	d100      	bne.n	80011fa <HAL_RCC_OscConfig+0x5a>
 80011f8:	e06b      	b.n	80012d2 <HAL_RCC_OscConfig+0x132>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d167      	bne.n	80012d2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	f000 fb92 	bl	800192c <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685a      	ldr	r2, [r3, #4]
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	025b      	lsls	r3, r3, #9
 8001210:	429a      	cmp	r2, r3
 8001212:	d107      	bne.n	8001224 <HAL_RCC_OscConfig+0x84>
 8001214:	4bb0      	ldr	r3, [pc, #704]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4baf      	ldr	r3, [pc, #700]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800121a:	2180      	movs	r1, #128	; 0x80
 800121c:	0249      	lsls	r1, r1, #9
 800121e:	430a      	orrs	r2, r1
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	e027      	b.n	8001274 <HAL_RCC_OscConfig+0xd4>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	23a0      	movs	r3, #160	; 0xa0
 800122a:	02db      	lsls	r3, r3, #11
 800122c:	429a      	cmp	r2, r3
 800122e:	d10e      	bne.n	800124e <HAL_RCC_OscConfig+0xae>
 8001230:	4ba9      	ldr	r3, [pc, #676]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4ba8      	ldr	r3, [pc, #672]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	02c9      	lsls	r1, r1, #11
 800123a:	430a      	orrs	r2, r1
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	4ba6      	ldr	r3, [pc, #664]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	4ba5      	ldr	r3, [pc, #660]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	0249      	lsls	r1, r1, #9
 8001248:	430a      	orrs	r2, r1
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	e012      	b.n	8001274 <HAL_RCC_OscConfig+0xd4>
 800124e:	4ba2      	ldr	r3, [pc, #648]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	4ba1      	ldr	r3, [pc, #644]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001254:	49a1      	ldr	r1, [pc, #644]	; (80014dc <HAL_RCC_OscConfig+0x33c>)
 8001256:	400a      	ands	r2, r1
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	4b9f      	ldr	r3, [pc, #636]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	2380      	movs	r3, #128	; 0x80
 8001260:	025b      	lsls	r3, r3, #9
 8001262:	4013      	ands	r3, r2
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	4b9b      	ldr	r3, [pc, #620]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b9a      	ldr	r3, [pc, #616]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800126e:	499c      	ldr	r1, [pc, #624]	; (80014e0 <HAL_RCC_OscConfig+0x340>)
 8001270:	400a      	ands	r2, r1
 8001272:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d015      	beq.n	80012a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800127c:	f7ff fcfe 	bl	8000c7c <HAL_GetTick>
 8001280:	0003      	movs	r3, r0
 8001282:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001284:	e009      	b.n	800129a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001286:	f7ff fcf9 	bl	8000c7c <HAL_GetTick>
 800128a:	0002      	movs	r2, r0
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b64      	cmp	r3, #100	; 0x64
 8001292:	d902      	bls.n	800129a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	f000 fb49 	bl	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800129a:	4b8f      	ldr	r3, [pc, #572]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	029b      	lsls	r3, r3, #10
 80012a2:	4013      	ands	r3, r2
 80012a4:	d0ef      	beq.n	8001286 <HAL_RCC_OscConfig+0xe6>
 80012a6:	e015      	b.n	80012d4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a8:	f7ff fce8 	bl	8000c7c <HAL_GetTick>
 80012ac:	0003      	movs	r3, r0
 80012ae:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012b2:	f7ff fce3 	bl	8000c7c <HAL_GetTick>
 80012b6:	0002      	movs	r2, r0
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b64      	cmp	r3, #100	; 0x64
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e333      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012c4:	4b84      	ldr	r3, [pc, #528]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	029b      	lsls	r3, r3, #10
 80012cc:	4013      	ands	r3, r2
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0x112>
 80012d0:	e000      	b.n	80012d4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2202      	movs	r2, #2
 80012da:	4013      	ands	r3, r2
 80012dc:	d100      	bne.n	80012e0 <HAL_RCC_OscConfig+0x140>
 80012de:	e098      	b.n	8001412 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80012e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e8:	2220      	movs	r2, #32
 80012ea:	4013      	ands	r3, r2
 80012ec:	d009      	beq.n	8001302 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80012ee:	4b7a      	ldr	r3, [pc, #488]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	4b79      	ldr	r3, [pc, #484]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80012f4:	2120      	movs	r1, #32
 80012f6:	430a      	orrs	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80012fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fc:	2220      	movs	r2, #32
 80012fe:	4393      	bics	r3, r2
 8001300:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	2b04      	cmp	r3, #4
 8001306:	d005      	beq.n	8001314 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	2b0c      	cmp	r3, #12
 800130c:	d13d      	bne.n	800138a <HAL_RCC_OscConfig+0x1ea>
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d13a      	bne.n	800138a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001314:	4b70      	ldr	r3, [pc, #448]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2204      	movs	r2, #4
 800131a:	4013      	ands	r3, r2
 800131c:	d004      	beq.n	8001328 <HAL_RCC_OscConfig+0x188>
 800131e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001320:	2b00      	cmp	r3, #0
 8001322:	d101      	bne.n	8001328 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e301      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001328:	4b6b      	ldr	r3, [pc, #428]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4a6d      	ldr	r2, [pc, #436]	; (80014e4 <HAL_RCC_OscConfig+0x344>)
 800132e:	4013      	ands	r3, r2
 8001330:	0019      	movs	r1, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	691b      	ldr	r3, [r3, #16]
 8001336:	021a      	lsls	r2, r3, #8
 8001338:	4b67      	ldr	r3, [pc, #412]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800133a:	430a      	orrs	r2, r1
 800133c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800133e:	4b66      	ldr	r3, [pc, #408]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2209      	movs	r2, #9
 8001344:	4393      	bics	r3, r2
 8001346:	0019      	movs	r1, r3
 8001348:	4b63      	ldr	r3, [pc, #396]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800134a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800134c:	430a      	orrs	r2, r1
 800134e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001350:	f000 fc20 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8001354:	0001      	movs	r1, r0
 8001356:	4b60      	ldr	r3, [pc, #384]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	091b      	lsrs	r3, r3, #4
 800135c:	220f      	movs	r2, #15
 800135e:	4013      	ands	r3, r2
 8001360:	4a61      	ldr	r2, [pc, #388]	; (80014e8 <HAL_RCC_OscConfig+0x348>)
 8001362:	5cd3      	ldrb	r3, [r2, r3]
 8001364:	000a      	movs	r2, r1
 8001366:	40da      	lsrs	r2, r3
 8001368:	4b60      	ldr	r3, [pc, #384]	; (80014ec <HAL_RCC_OscConfig+0x34c>)
 800136a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 800136c:	2513      	movs	r5, #19
 800136e:	197c      	adds	r4, r7, r5
 8001370:	2000      	movs	r0, #0
 8001372:	f7ff fc4d 	bl	8000c10 <HAL_InitTick>
 8001376:	0003      	movs	r3, r0
 8001378:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800137a:	197b      	adds	r3, r7, r5
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d047      	beq.n	8001412 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001382:	2313      	movs	r3, #19
 8001384:	18fb      	adds	r3, r7, r3
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	e2d0      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138c:	2b00      	cmp	r3, #0
 800138e:	d027      	beq.n	80013e0 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001390:	4b51      	ldr	r3, [pc, #324]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2209      	movs	r2, #9
 8001396:	4393      	bics	r3, r2
 8001398:	0019      	movs	r1, r3
 800139a:	4b4f      	ldr	r3, [pc, #316]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800139c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800139e:	430a      	orrs	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a2:	f7ff fc6b 	bl	8000c7c <HAL_GetTick>
 80013a6:	0003      	movs	r3, r0
 80013a8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ac:	f7ff fc66 	bl	8000c7c <HAL_GetTick>
 80013b0:	0002      	movs	r2, r0
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e2b6      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80013be:	4b46      	ldr	r3, [pc, #280]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2204      	movs	r2, #4
 80013c4:	4013      	ands	r3, r2
 80013c6:	d0f1      	beq.n	80013ac <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c8:	4b43      	ldr	r3, [pc, #268]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	4a45      	ldr	r2, [pc, #276]	; (80014e4 <HAL_RCC_OscConfig+0x344>)
 80013ce:	4013      	ands	r3, r2
 80013d0:	0019      	movs	r1, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	021a      	lsls	r2, r3, #8
 80013d8:	4b3f      	ldr	r3, [pc, #252]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80013da:	430a      	orrs	r2, r1
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	e018      	b.n	8001412 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013e0:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b3c      	ldr	r3, [pc, #240]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80013e6:	2101      	movs	r1, #1
 80013e8:	438a      	bics	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc46 	bl	8000c7c <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
 80013f2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013f4:	e008      	b.n	8001408 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013f6:	f7ff fc41 	bl	8000c7c <HAL_GetTick>
 80013fa:	0002      	movs	r2, r0
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e291      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001408:	4b33      	ldr	r3, [pc, #204]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2204      	movs	r2, #4
 800140e:	4013      	ands	r3, r2
 8001410:	d1f1      	bne.n	80013f6 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2210      	movs	r2, #16
 8001418:	4013      	ands	r3, r2
 800141a:	d100      	bne.n	800141e <HAL_RCC_OscConfig+0x27e>
 800141c:	e09f      	b.n	800155e <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d13f      	bne.n	80014a4 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001424:	4b2c      	ldr	r3, [pc, #176]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4013      	ands	r3, r2
 800142e:	d005      	beq.n	800143c <HAL_RCC_OscConfig+0x29c>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69db      	ldr	r3, [r3, #28]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d101      	bne.n	800143c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e277      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800143c:	4b26      	ldr	r3, [pc, #152]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a2b      	ldr	r2, [pc, #172]	; (80014f0 <HAL_RCC_OscConfig+0x350>)
 8001442:	4013      	ands	r3, r2
 8001444:	0019      	movs	r1, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800144a:	4b23      	ldr	r3, [pc, #140]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 800144c:	430a      	orrs	r2, r1
 800144e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001450:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	021b      	lsls	r3, r3, #8
 8001456:	0a19      	lsrs	r1, r3, #8
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	061a      	lsls	r2, r3, #24
 800145e:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001460:	430a      	orrs	r2, r1
 8001462:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001468:	0b5b      	lsrs	r3, r3, #13
 800146a:	3301      	adds	r3, #1
 800146c:	2280      	movs	r2, #128	; 0x80
 800146e:	0212      	lsls	r2, r2, #8
 8001470:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001472:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	091b      	lsrs	r3, r3, #4
 8001478:	210f      	movs	r1, #15
 800147a:	400b      	ands	r3, r1
 800147c:	491a      	ldr	r1, [pc, #104]	; (80014e8 <HAL_RCC_OscConfig+0x348>)
 800147e:	5ccb      	ldrb	r3, [r1, r3]
 8001480:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001482:	4b1a      	ldr	r3, [pc, #104]	; (80014ec <HAL_RCC_OscConfig+0x34c>)
 8001484:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001486:	2513      	movs	r5, #19
 8001488:	197c      	adds	r4, r7, r5
 800148a:	2000      	movs	r0, #0
 800148c:	f7ff fbc0 	bl	8000c10 <HAL_InitTick>
 8001490:	0003      	movs	r3, r0
 8001492:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001494:	197b      	adds	r3, r7, r5
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d060      	beq.n	800155e <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 800149c:	2313      	movs	r3, #19
 800149e:	18fb      	adds	r3, r7, r3
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	e243      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d03e      	beq.n	800152a <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80014ac:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <HAL_RCC_OscConfig+0x338>)
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	0049      	lsls	r1, r1, #1
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ba:	f7ff fbdf 	bl	8000c7c <HAL_GetTick>
 80014be:	0003      	movs	r3, r0
 80014c0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014c2:	e017      	b.n	80014f4 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014c4:	f7ff fbda 	bl	8000c7c <HAL_GetTick>
 80014c8:	0002      	movs	r2, r0
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d910      	bls.n	80014f4 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e22a      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	40021000 	.word	0x40021000
 80014dc:	fffeffff 	.word	0xfffeffff
 80014e0:	fffbffff 	.word	0xfffbffff
 80014e4:	ffffe0ff 	.word	0xffffe0ff
 80014e8:	080030ec 	.word	0x080030ec
 80014ec:	20000058 	.word	0x20000058
 80014f0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014f4:	4bc6      	ldr	r3, [pc, #792]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	4013      	ands	r3, r2
 80014fe:	d0e1      	beq.n	80014c4 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001500:	4bc3      	ldr	r3, [pc, #780]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	4ac3      	ldr	r2, [pc, #780]	; (8001814 <HAL_RCC_OscConfig+0x674>)
 8001506:	4013      	ands	r3, r2
 8001508:	0019      	movs	r1, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800150e:	4bc0      	ldr	r3, [pc, #768]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001510:	430a      	orrs	r2, r1
 8001512:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001514:	4bbe      	ldr	r3, [pc, #760]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	0a19      	lsrs	r1, r3, #8
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	061a      	lsls	r2, r3, #24
 8001522:	4bbb      	ldr	r3, [pc, #748]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001524:	430a      	orrs	r2, r1
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	e019      	b.n	800155e <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800152a:	4bb9      	ldr	r3, [pc, #740]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	4bb8      	ldr	r3, [pc, #736]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001530:	49b9      	ldr	r1, [pc, #740]	; (8001818 <HAL_RCC_OscConfig+0x678>)
 8001532:	400a      	ands	r2, r1
 8001534:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001536:	f7ff fba1 	bl	8000c7c <HAL_GetTick>
 800153a:	0003      	movs	r3, r0
 800153c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800153e:	e008      	b.n	8001552 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001540:	f7ff fb9c 	bl	8000c7c <HAL_GetTick>
 8001544:	0002      	movs	r2, r0
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b02      	cmp	r3, #2
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e1ec      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001552:	4baf      	ldr	r3, [pc, #700]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	2380      	movs	r3, #128	; 0x80
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d1f0      	bne.n	8001540 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2208      	movs	r2, #8
 8001564:	4013      	ands	r3, r2
 8001566:	d036      	beq.n	80015d6 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	695b      	ldr	r3, [r3, #20]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d019      	beq.n	80015a4 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001570:	4ba7      	ldr	r3, [pc, #668]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001572:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001574:	4ba6      	ldr	r3, [pc, #664]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001576:	2101      	movs	r1, #1
 8001578:	430a      	orrs	r2, r1
 800157a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800157c:	f7ff fb7e 	bl	8000c7c <HAL_GetTick>
 8001580:	0003      	movs	r3, r0
 8001582:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001586:	f7ff fb79 	bl	8000c7c <HAL_GetTick>
 800158a:	0002      	movs	r2, r0
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e1c9      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001598:	4b9d      	ldr	r3, [pc, #628]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800159a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800159c:	2202      	movs	r2, #2
 800159e:	4013      	ands	r3, r2
 80015a0:	d0f1      	beq.n	8001586 <HAL_RCC_OscConfig+0x3e6>
 80015a2:	e018      	b.n	80015d6 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015a4:	4b9a      	ldr	r3, [pc, #616]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80015a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015a8:	4b99      	ldr	r3, [pc, #612]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80015aa:	2101      	movs	r1, #1
 80015ac:	438a      	bics	r2, r1
 80015ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b0:	f7ff fb64 	bl	8000c7c <HAL_GetTick>
 80015b4:	0003      	movs	r3, r0
 80015b6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ba:	f7ff fb5f 	bl	8000c7c <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e1af      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80015cc:	4b90      	ldr	r3, [pc, #576]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80015ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015d0:	2202      	movs	r2, #2
 80015d2:	4013      	ands	r3, r2
 80015d4:	d1f1      	bne.n	80015ba <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2204      	movs	r2, #4
 80015dc:	4013      	ands	r3, r2
 80015de:	d100      	bne.n	80015e2 <HAL_RCC_OscConfig+0x442>
 80015e0:	e0af      	b.n	8001742 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015e2:	2323      	movs	r3, #35	; 0x23
 80015e4:	18fb      	adds	r3, r7, r3
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ea:	4b89      	ldr	r3, [pc, #548]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80015ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	055b      	lsls	r3, r3, #21
 80015f2:	4013      	ands	r3, r2
 80015f4:	d10a      	bne.n	800160c <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	4b86      	ldr	r3, [pc, #536]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80015f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015fa:	4b85      	ldr	r3, [pc, #532]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80015fc:	2180      	movs	r1, #128	; 0x80
 80015fe:	0549      	lsls	r1, r1, #21
 8001600:	430a      	orrs	r2, r1
 8001602:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001604:	2323      	movs	r3, #35	; 0x23
 8001606:	18fb      	adds	r3, r7, r3
 8001608:	2201      	movs	r2, #1
 800160a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800160c:	4b83      	ldr	r3, [pc, #524]	; (800181c <HAL_RCC_OscConfig+0x67c>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4013      	ands	r3, r2
 8001616:	d11a      	bne.n	800164e <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001618:	4b80      	ldr	r3, [pc, #512]	; (800181c <HAL_RCC_OscConfig+0x67c>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b7f      	ldr	r3, [pc, #508]	; (800181c <HAL_RCC_OscConfig+0x67c>)
 800161e:	2180      	movs	r1, #128	; 0x80
 8001620:	0049      	lsls	r1, r1, #1
 8001622:	430a      	orrs	r2, r1
 8001624:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001626:	f7ff fb29 	bl	8000c7c <HAL_GetTick>
 800162a:	0003      	movs	r3, r0
 800162c:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001630:	f7ff fb24 	bl	8000c7c <HAL_GetTick>
 8001634:	0002      	movs	r2, r0
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b64      	cmp	r3, #100	; 0x64
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e174      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001642:	4b76      	ldr	r3, [pc, #472]	; (800181c <HAL_RCC_OscConfig+0x67c>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4013      	ands	r3, r2
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	429a      	cmp	r2, r3
 8001658:	d107      	bne.n	800166a <HAL_RCC_OscConfig+0x4ca>
 800165a:	4b6d      	ldr	r3, [pc, #436]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800165c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800165e:	4b6c      	ldr	r3, [pc, #432]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001660:	2180      	movs	r1, #128	; 0x80
 8001662:	0049      	lsls	r1, r1, #1
 8001664:	430a      	orrs	r2, r1
 8001666:	651a      	str	r2, [r3, #80]	; 0x50
 8001668:	e031      	b.n	80016ce <HAL_RCC_OscConfig+0x52e>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10c      	bne.n	800168c <HAL_RCC_OscConfig+0x4ec>
 8001672:	4b67      	ldr	r3, [pc, #412]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001674:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001676:	4b66      	ldr	r3, [pc, #408]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001678:	4967      	ldr	r1, [pc, #412]	; (8001818 <HAL_RCC_OscConfig+0x678>)
 800167a:	400a      	ands	r2, r1
 800167c:	651a      	str	r2, [r3, #80]	; 0x50
 800167e:	4b64      	ldr	r3, [pc, #400]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001680:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001682:	4b63      	ldr	r3, [pc, #396]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001684:	4966      	ldr	r1, [pc, #408]	; (8001820 <HAL_RCC_OscConfig+0x680>)
 8001686:	400a      	ands	r2, r1
 8001688:	651a      	str	r2, [r3, #80]	; 0x50
 800168a:	e020      	b.n	80016ce <HAL_RCC_OscConfig+0x52e>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	23a0      	movs	r3, #160	; 0xa0
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	429a      	cmp	r2, r3
 8001696:	d10e      	bne.n	80016b6 <HAL_RCC_OscConfig+0x516>
 8001698:	4b5d      	ldr	r3, [pc, #372]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800169a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800169c:	4b5c      	ldr	r3, [pc, #368]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800169e:	2180      	movs	r1, #128	; 0x80
 80016a0:	00c9      	lsls	r1, r1, #3
 80016a2:	430a      	orrs	r2, r1
 80016a4:	651a      	str	r2, [r3, #80]	; 0x50
 80016a6:	4b5a      	ldr	r3, [pc, #360]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016aa:	4b59      	ldr	r3, [pc, #356]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016ac:	2180      	movs	r1, #128	; 0x80
 80016ae:	0049      	lsls	r1, r1, #1
 80016b0:	430a      	orrs	r2, r1
 80016b2:	651a      	str	r2, [r3, #80]	; 0x50
 80016b4:	e00b      	b.n	80016ce <HAL_RCC_OscConfig+0x52e>
 80016b6:	4b56      	ldr	r3, [pc, #344]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016ba:	4b55      	ldr	r3, [pc, #340]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016bc:	4956      	ldr	r1, [pc, #344]	; (8001818 <HAL_RCC_OscConfig+0x678>)
 80016be:	400a      	ands	r2, r1
 80016c0:	651a      	str	r2, [r3, #80]	; 0x50
 80016c2:	4b53      	ldr	r3, [pc, #332]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016c6:	4b52      	ldr	r3, [pc, #328]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016c8:	4955      	ldr	r1, [pc, #340]	; (8001820 <HAL_RCC_OscConfig+0x680>)
 80016ca:	400a      	ands	r2, r1
 80016cc:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d015      	beq.n	8001702 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d6:	f7ff fad1 	bl	8000c7c <HAL_GetTick>
 80016da:	0003      	movs	r3, r0
 80016dc:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016de:	e009      	b.n	80016f4 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e0:	f7ff facc 	bl	8000c7c <HAL_GetTick>
 80016e4:	0002      	movs	r2, r0
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	4a4e      	ldr	r2, [pc, #312]	; (8001824 <HAL_RCC_OscConfig+0x684>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e11b      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016f4:	4b46      	ldr	r3, [pc, #280]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80016f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4013      	ands	r3, r2
 80016fe:	d0ef      	beq.n	80016e0 <HAL_RCC_OscConfig+0x540>
 8001700:	e014      	b.n	800172c <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001702:	f7ff fabb 	bl	8000c7c <HAL_GetTick>
 8001706:	0003      	movs	r3, r0
 8001708:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800170a:	e009      	b.n	8001720 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800170c:	f7ff fab6 	bl	8000c7c <HAL_GetTick>
 8001710:	0002      	movs	r2, r0
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	4a43      	ldr	r2, [pc, #268]	; (8001824 <HAL_RCC_OscConfig+0x684>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e105      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001720:	4b3b      	ldr	r3, [pc, #236]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001722:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001724:	2380      	movs	r3, #128	; 0x80
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4013      	ands	r3, r2
 800172a:	d1ef      	bne.n	800170c <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800172c:	2323      	movs	r3, #35	; 0x23
 800172e:	18fb      	adds	r3, r7, r3
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d105      	bne.n	8001742 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001736:	4b36      	ldr	r3, [pc, #216]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800173a:	4b35      	ldr	r3, [pc, #212]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800173c:	493a      	ldr	r1, [pc, #232]	; (8001828 <HAL_RCC_OscConfig+0x688>)
 800173e:	400a      	ands	r2, r1
 8001740:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2220      	movs	r2, #32
 8001748:	4013      	ands	r3, r2
 800174a:	d049      	beq.n	80017e0 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d026      	beq.n	80017a2 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001754:	4b2e      	ldr	r3, [pc, #184]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001756:	689a      	ldr	r2, [r3, #8]
 8001758:	4b2d      	ldr	r3, [pc, #180]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 800175a:	2101      	movs	r1, #1
 800175c:	430a      	orrs	r2, r1
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	4b2b      	ldr	r3, [pc, #172]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001762:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001764:	4b2a      	ldr	r3, [pc, #168]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001766:	2101      	movs	r1, #1
 8001768:	430a      	orrs	r2, r1
 800176a:	635a      	str	r2, [r3, #52]	; 0x34
 800176c:	4b2f      	ldr	r3, [pc, #188]	; (800182c <HAL_RCC_OscConfig+0x68c>)
 800176e:	6a1a      	ldr	r2, [r3, #32]
 8001770:	4b2e      	ldr	r3, [pc, #184]	; (800182c <HAL_RCC_OscConfig+0x68c>)
 8001772:	2180      	movs	r1, #128	; 0x80
 8001774:	0189      	lsls	r1, r1, #6
 8001776:	430a      	orrs	r2, r1
 8001778:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177a:	f7ff fa7f 	bl	8000c7c <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001784:	f7ff fa7a 	bl	8000c7c <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e0ca      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001796:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	2202      	movs	r2, #2
 800179c:	4013      	ands	r3, r2
 800179e:	d0f1      	beq.n	8001784 <HAL_RCC_OscConfig+0x5e4>
 80017a0:	e01e      	b.n	80017e0 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80017a2:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	4b1a      	ldr	r3, [pc, #104]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80017a8:	2101      	movs	r1, #1
 80017aa:	438a      	bics	r2, r1
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	4b1f      	ldr	r3, [pc, #124]	; (800182c <HAL_RCC_OscConfig+0x68c>)
 80017b0:	6a1a      	ldr	r2, [r3, #32]
 80017b2:	4b1e      	ldr	r3, [pc, #120]	; (800182c <HAL_RCC_OscConfig+0x68c>)
 80017b4:	491e      	ldr	r1, [pc, #120]	; (8001830 <HAL_RCC_OscConfig+0x690>)
 80017b6:	400a      	ands	r2, r1
 80017b8:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ba:	f7ff fa5f 	bl	8000c7c <HAL_GetTick>
 80017be:	0003      	movs	r3, r0
 80017c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80017c2:	e008      	b.n	80017d6 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017c4:	f7ff fa5a 	bl	8000c7c <HAL_GetTick>
 80017c8:	0002      	movs	r2, r0
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d901      	bls.n	80017d6 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80017d2:	2303      	movs	r3, #3
 80017d4:	e0aa      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80017d6:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	2202      	movs	r2, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d1f1      	bne.n	80017c4 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d100      	bne.n	80017ea <HAL_RCC_OscConfig+0x64a>
 80017e8:	e09f      	b.n	800192a <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	2b0c      	cmp	r3, #12
 80017ee:	d100      	bne.n	80017f2 <HAL_RCC_OscConfig+0x652>
 80017f0:	e078      	b.n	80018e4 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d159      	bne.n	80018ae <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017fa:	4b05      	ldr	r3, [pc, #20]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4b04      	ldr	r3, [pc, #16]	; (8001810 <HAL_RCC_OscConfig+0x670>)
 8001800:	490c      	ldr	r1, [pc, #48]	; (8001834 <HAL_RCC_OscConfig+0x694>)
 8001802:	400a      	ands	r2, r1
 8001804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001806:	f7ff fa39 	bl	8000c7c <HAL_GetTick>
 800180a:	0003      	movs	r3, r0
 800180c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800180e:	e01c      	b.n	800184a <HAL_RCC_OscConfig+0x6aa>
 8001810:	40021000 	.word	0x40021000
 8001814:	ffff1fff 	.word	0xffff1fff
 8001818:	fffffeff 	.word	0xfffffeff
 800181c:	40007000 	.word	0x40007000
 8001820:	fffffbff 	.word	0xfffffbff
 8001824:	00001388 	.word	0x00001388
 8001828:	efffffff 	.word	0xefffffff
 800182c:	40010000 	.word	0x40010000
 8001830:	ffffdfff 	.word	0xffffdfff
 8001834:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001838:	f7ff fa20 	bl	8000c7c <HAL_GetTick>
 800183c:	0002      	movs	r2, r0
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e070      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800184a:	4b3a      	ldr	r3, [pc, #232]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	049b      	lsls	r3, r3, #18
 8001852:	4013      	ands	r3, r2
 8001854:	d1f0      	bne.n	8001838 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001856:	4b37      	ldr	r3, [pc, #220]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	4a37      	ldr	r2, [pc, #220]	; (8001938 <HAL_RCC_OscConfig+0x798>)
 800185c:	4013      	ands	r3, r2
 800185e:	0019      	movs	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001868:	431a      	orrs	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800186e:	431a      	orrs	r2, r3
 8001870:	4b30      	ldr	r3, [pc, #192]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 8001872:	430a      	orrs	r2, r1
 8001874:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001876:	4b2f      	ldr	r3, [pc, #188]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 800187c:	2180      	movs	r1, #128	; 0x80
 800187e:	0449      	lsls	r1, r1, #17
 8001880:	430a      	orrs	r2, r1
 8001882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001884:	f7ff f9fa 	bl	8000c7c <HAL_GetTick>
 8001888:	0003      	movs	r3, r0
 800188a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800188e:	f7ff f9f5 	bl	8000c7c <HAL_GetTick>
 8001892:	0002      	movs	r2, r0
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e045      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80018a0:	4b24      	ldr	r3, [pc, #144]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	2380      	movs	r3, #128	; 0x80
 80018a6:	049b      	lsls	r3, r3, #18
 80018a8:	4013      	ands	r3, r2
 80018aa:	d0f0      	beq.n	800188e <HAL_RCC_OscConfig+0x6ee>
 80018ac:	e03d      	b.n	800192a <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ae:	4b21      	ldr	r3, [pc, #132]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b20      	ldr	r3, [pc, #128]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 80018b4:	4921      	ldr	r1, [pc, #132]	; (800193c <HAL_RCC_OscConfig+0x79c>)
 80018b6:	400a      	ands	r2, r1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ba:	f7ff f9df 	bl	8000c7c <HAL_GetTick>
 80018be:	0003      	movs	r3, r0
 80018c0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018c4:	f7ff f9da 	bl	8000c7c <HAL_GetTick>
 80018c8:	0002      	movs	r2, r0
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e02a      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	2380      	movs	r3, #128	; 0x80
 80018dc:	049b      	lsls	r3, r3, #18
 80018de:	4013      	ands	r3, r2
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0x724>
 80018e2:	e022      	b.n	800192a <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d101      	bne.n	80018f0 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e01d      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <HAL_RCC_OscConfig+0x794>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	2380      	movs	r3, #128	; 0x80
 80018fa:	025b      	lsls	r3, r3, #9
 80018fc:	401a      	ands	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001902:	429a      	cmp	r2, r3
 8001904:	d10f      	bne.n	8001926 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	23f0      	movs	r3, #240	; 0xf0
 800190a:	039b      	lsls	r3, r3, #14
 800190c:	401a      	ands	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001912:	429a      	cmp	r2, r3
 8001914:	d107      	bne.n	8001926 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	23c0      	movs	r3, #192	; 0xc0
 800191a:	041b      	lsls	r3, r3, #16
 800191c:	401a      	ands	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001922:	429a      	cmp	r2, r3
 8001924:	d001      	beq.n	800192a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e000      	b.n	800192c <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	0018      	movs	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	b00a      	add	sp, #40	; 0x28
 8001932:	bdb0      	pop	{r4, r5, r7, pc}
 8001934:	40021000 	.word	0x40021000
 8001938:	ff02ffff 	.word	0xff02ffff
 800193c:	feffffff 	.word	0xfeffffff

08001940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d101      	bne.n	8001954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	e10d      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001954:	4b88      	ldr	r3, [pc, #544]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2201      	movs	r2, #1
 800195a:	4013      	ands	r3, r2
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d911      	bls.n	8001986 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001962:	4b85      	ldr	r3, [pc, #532]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2201      	movs	r2, #1
 8001968:	4393      	bics	r3, r2
 800196a:	0019      	movs	r1, r3
 800196c:	4b82      	ldr	r3, [pc, #520]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	430a      	orrs	r2, r1
 8001972:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001974:	4b80      	ldr	r3, [pc, #512]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2201      	movs	r2, #1
 800197a:	4013      	ands	r3, r2
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	429a      	cmp	r2, r3
 8001980:	d001      	beq.n	8001986 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e0f4      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2202      	movs	r2, #2
 800198c:	4013      	ands	r3, r2
 800198e:	d009      	beq.n	80019a4 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001990:	4b7a      	ldr	r3, [pc, #488]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	22f0      	movs	r2, #240	; 0xf0
 8001996:	4393      	bics	r3, r2
 8001998:	0019      	movs	r1, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	689a      	ldr	r2, [r3, #8]
 800199e:	4b77      	ldr	r3, [pc, #476]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 80019a0:	430a      	orrs	r2, r1
 80019a2:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2201      	movs	r2, #1
 80019aa:	4013      	ands	r3, r2
 80019ac:	d100      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x70>
 80019ae:	e089      	b.n	8001ac4 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d107      	bne.n	80019c8 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019b8:	4b70      	ldr	r3, [pc, #448]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	029b      	lsls	r3, r3, #10
 80019c0:	4013      	ands	r3, r2
 80019c2:	d120      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e0d3      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d107      	bne.n	80019e0 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019d0:	4b6a      	ldr	r3, [pc, #424]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	049b      	lsls	r3, r3, #18
 80019d8:	4013      	ands	r3, r2
 80019da:	d114      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e0c7      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d106      	bne.n	80019f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019e8:	4b64      	ldr	r3, [pc, #400]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2204      	movs	r2, #4
 80019ee:	4013      	ands	r3, r2
 80019f0:	d109      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e0bc      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019f6:	4b61      	ldr	r3, [pc, #388]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	2380      	movs	r3, #128	; 0x80
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	4013      	ands	r3, r2
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e0b4      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a06:	4b5d      	ldr	r3, [pc, #372]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	4393      	bics	r3, r2
 8001a0e:	0019      	movs	r1, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	4b59      	ldr	r3, [pc, #356]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001a16:	430a      	orrs	r2, r1
 8001a18:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a1a:	f7ff f92f 	bl	8000c7c <HAL_GetTick>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d111      	bne.n	8001a4e <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a2a:	e009      	b.n	8001a40 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a2c:	f7ff f926 	bl	8000c7c <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	4a52      	ldr	r2, [pc, #328]	; (8001b80 <HAL_RCC_ClockConfig+0x240>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e097      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a40:	4b4e      	ldr	r3, [pc, #312]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	220c      	movs	r2, #12
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b08      	cmp	r3, #8
 8001a4a:	d1ef      	bne.n	8001a2c <HAL_RCC_ClockConfig+0xec>
 8001a4c:	e03a      	b.n	8001ac4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b03      	cmp	r3, #3
 8001a54:	d111      	bne.n	8001a7a <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a56:	e009      	b.n	8001a6c <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a58:	f7ff f910 	bl	8000c7c <HAL_GetTick>
 8001a5c:	0002      	movs	r2, r0
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	4a47      	ldr	r2, [pc, #284]	; (8001b80 <HAL_RCC_ClockConfig+0x240>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e081      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a6c:	4b43      	ldr	r3, [pc, #268]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	220c      	movs	r2, #12
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b0c      	cmp	r3, #12
 8001a76:	d1ef      	bne.n	8001a58 <HAL_RCC_ClockConfig+0x118>
 8001a78:	e024      	b.n	8001ac4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d11b      	bne.n	8001aba <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a82:	e009      	b.n	8001a98 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a84:	f7ff f8fa 	bl	8000c7c <HAL_GetTick>
 8001a88:	0002      	movs	r2, r0
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	4a3c      	ldr	r2, [pc, #240]	; (8001b80 <HAL_RCC_ClockConfig+0x240>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e06b      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a98:	4b38      	ldr	r3, [pc, #224]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	220c      	movs	r2, #12
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d1ef      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x144>
 8001aa4:	e00e      	b.n	8001ac4 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa6:	f7ff f8e9 	bl	8000c7c <HAL_GetTick>
 8001aaa:	0002      	movs	r2, r0
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	4a33      	ldr	r2, [pc, #204]	; (8001b80 <HAL_RCC_ClockConfig+0x240>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e05a      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001aba:	4b30      	ldr	r3, [pc, #192]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	220c      	movs	r2, #12
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d1f0      	bne.n	8001aa6 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b2c      	ldr	r3, [pc, #176]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4013      	ands	r3, r2
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d211      	bcs.n	8001af6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4393      	bics	r3, r2
 8001ada:	0019      	movs	r1, r3
 8001adc:	4b26      	ldr	r3, [pc, #152]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae4:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <HAL_RCC_ClockConfig+0x238>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4013      	ands	r3, r2
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d001      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e03c      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2204      	movs	r2, #4
 8001afc:	4013      	ands	r3, r2
 8001afe:	d009      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b00:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	4a1f      	ldr	r2, [pc, #124]	; (8001b84 <HAL_RCC_ClockConfig+0x244>)
 8001b06:	4013      	ands	r3, r2
 8001b08:	0019      	movs	r1, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68da      	ldr	r2, [r3, #12]
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001b10:	430a      	orrs	r2, r1
 8001b12:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2208      	movs	r2, #8
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d00a      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b1e:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	4a19      	ldr	r2, [pc, #100]	; (8001b88 <HAL_RCC_ClockConfig+0x248>)
 8001b24:	4013      	ands	r3, r2
 8001b26:	0019      	movs	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	00da      	lsls	r2, r3, #3
 8001b2e:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001b30:	430a      	orrs	r2, r1
 8001b32:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b34:	f000 f82e 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <HAL_RCC_ClockConfig+0x23c>)
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	091b      	lsrs	r3, r3, #4
 8001b40:	220f      	movs	r2, #15
 8001b42:	4013      	ands	r3, r2
 8001b44:	4a11      	ldr	r2, [pc, #68]	; (8001b8c <HAL_RCC_ClockConfig+0x24c>)
 8001b46:	5cd3      	ldrb	r3, [r2, r3]
 8001b48:	000a      	movs	r2, r1
 8001b4a:	40da      	lsrs	r2, r3
 8001b4c:	4b10      	ldr	r3, [pc, #64]	; (8001b90 <HAL_RCC_ClockConfig+0x250>)
 8001b4e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001b50:	250b      	movs	r5, #11
 8001b52:	197c      	adds	r4, r7, r5
 8001b54:	2000      	movs	r0, #0
 8001b56:	f7ff f85b 	bl	8000c10 <HAL_InitTick>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001b5e:	197b      	adds	r3, r7, r5
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8001b66:	230b      	movs	r3, #11
 8001b68:	18fb      	adds	r3, r7, r3
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	e000      	b.n	8001b70 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	0018      	movs	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	b004      	add	sp, #16
 8001b76:	bdb0      	pop	{r4, r5, r7, pc}
 8001b78:	40022000 	.word	0x40022000
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	00001388 	.word	0x00001388
 8001b84:	fffff8ff 	.word	0xfffff8ff
 8001b88:	ffffc7ff 	.word	0xffffc7ff
 8001b8c:	080030ec 	.word	0x080030ec
 8001b90:	20000058 	.word	0x20000058

08001b94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001b9a:	4b3b      	ldr	r3, [pc, #236]	; (8001c88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d00e      	beq.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x34>
 8001baa:	2b0c      	cmp	r3, #12
 8001bac:	d00f      	beq.n	8001bce <HAL_RCC_GetSysClockFreq+0x3a>
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	d157      	bne.n	8001c62 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001bb2:	4b35      	ldr	r3, [pc, #212]	; (8001c88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2210      	movs	r2, #16
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d002      	beq.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001bbc:	4b33      	ldr	r3, [pc, #204]	; (8001c8c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001bbe:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001bc0:	e05d      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8001bc2:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001bc4:	613b      	str	r3, [r7, #16]
      break;
 8001bc6:	e05a      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bc8:	4b32      	ldr	r3, [pc, #200]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x100>)
 8001bca:	613b      	str	r3, [r7, #16]
      break;
 8001bcc:	e057      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	0c9b      	lsrs	r3, r3, #18
 8001bd2:	220f      	movs	r2, #15
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	4a30      	ldr	r2, [pc, #192]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bd8:	5cd3      	ldrb	r3, [r2, r3]
 8001bda:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	0d9b      	lsrs	r3, r3, #22
 8001be0:	2203      	movs	r2, #3
 8001be2:	4013      	ands	r3, r2
 8001be4:	3301      	adds	r3, #1
 8001be6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001be8:	4b27      	ldr	r3, [pc, #156]	; (8001c88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	025b      	lsls	r3, r3, #9
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d00f      	beq.n	8001c14 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	000a      	movs	r2, r1
 8001bf8:	0152      	lsls	r2, r2, #5
 8001bfa:	1a52      	subs	r2, r2, r1
 8001bfc:	0193      	lsls	r3, r2, #6
 8001bfe:	1a9b      	subs	r3, r3, r2
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	185b      	adds	r3, r3, r1
 8001c04:	025b      	lsls	r3, r3, #9
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	0018      	movs	r0, r3
 8001c0a:	f7fe fa7d 	bl	8000108 <__udivsi3>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	e023      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c14:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2210      	movs	r2, #16
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d00f      	beq.n	8001c3e <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001c1e:	68b9      	ldr	r1, [r7, #8]
 8001c20:	000a      	movs	r2, r1
 8001c22:	0152      	lsls	r2, r2, #5
 8001c24:	1a52      	subs	r2, r2, r1
 8001c26:	0193      	lsls	r3, r2, #6
 8001c28:	1a9b      	subs	r3, r3, r2
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	185b      	adds	r3, r3, r1
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	0018      	movs	r0, r3
 8001c34:	f7fe fa68 	bl	8000108 <__udivsi3>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	e00e      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8001c3e:	68b9      	ldr	r1, [r7, #8]
 8001c40:	000a      	movs	r2, r1
 8001c42:	0152      	lsls	r2, r2, #5
 8001c44:	1a52      	subs	r2, r2, r1
 8001c46:	0193      	lsls	r3, r2, #6
 8001c48:	1a9b      	subs	r3, r3, r2
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	185b      	adds	r3, r3, r1
 8001c4e:	029b      	lsls	r3, r3, #10
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	0018      	movs	r0, r3
 8001c54:	f7fe fa58 	bl	8000108 <__udivsi3>
 8001c58:	0003      	movs	r3, r0
 8001c5a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	613b      	str	r3, [r7, #16]
      break;
 8001c60:	e00d      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001c62:	4b09      	ldr	r3, [pc, #36]	; (8001c88 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	0b5b      	lsrs	r3, r3, #13
 8001c68:	2207      	movs	r2, #7
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	3301      	adds	r3, #1
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	0212      	lsls	r2, r2, #8
 8001c76:	409a      	lsls	r2, r3
 8001c78:	0013      	movs	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]
      break;
 8001c7c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c7e:	693b      	ldr	r3, [r7, #16]
}
 8001c80:	0018      	movs	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b006      	add	sp, #24
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	003d0900 	.word	0x003d0900
 8001c90:	00f42400 	.word	0x00f42400
 8001c94:	007a1200 	.word	0x007a1200
 8001c98:	08003104 	.word	0x08003104

08001c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b02      	ldr	r3, [pc, #8]	; (8001cac <HAL_RCC_GetHCLKFreq+0x10>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	20000058 	.word	0x20000058

08001cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cb4:	f7ff fff2 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cb8:	0001      	movs	r1, r0
 8001cba:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	0a1b      	lsrs	r3, r3, #8
 8001cc0:	2207      	movs	r2, #7
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	4a04      	ldr	r2, [pc, #16]	; (8001cd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cc6:	5cd3      	ldrb	r3, [r2, r3]
 8001cc8:	40d9      	lsrs	r1, r3
 8001cca:	000b      	movs	r3, r1
}
 8001ccc:	0018      	movs	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	080030fc 	.word	0x080030fc

08001cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ce0:	f7ff ffdc 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce4:	0001      	movs	r1, r0
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	0adb      	lsrs	r3, r3, #11
 8001cec:	2207      	movs	r2, #7
 8001cee:	4013      	ands	r3, r2
 8001cf0:	4a04      	ldr	r2, [pc, #16]	; (8001d04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001cf2:	5cd3      	ldrb	r3, [r2, r3]
 8001cf4:	40d9      	lsrs	r1, r3
 8001cf6:	000b      	movs	r3, r1
}
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	46c0      	nop			; (mov r8, r8)
 8001d00:	40021000 	.word	0x40021000
 8001d04:	080030fc 	.word	0x080030fc

08001d08 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2220      	movs	r2, #32
 8001d16:	4013      	ands	r3, r2
 8001d18:	d106      	bne.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	2380      	movs	r3, #128	; 0x80
 8001d20:	011b      	lsls	r3, r3, #4
 8001d22:	4013      	ands	r3, r2
 8001d24:	d100      	bne.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8001d26:	e0dd      	b.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8001d28:	2317      	movs	r3, #23
 8001d2a:	18fb      	adds	r3, r7, r3
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d30:	4ba4      	ldr	r3, [pc, #656]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	055b      	lsls	r3, r3, #21
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d10a      	bne.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3c:	4ba1      	ldr	r3, [pc, #644]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d40:	4ba0      	ldr	r3, [pc, #640]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d42:	2180      	movs	r1, #128	; 0x80
 8001d44:	0549      	lsls	r1, r1, #21
 8001d46:	430a      	orrs	r2, r1
 8001d48:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001d4a:	2317      	movs	r3, #23
 8001d4c:	18fb      	adds	r3, r7, r3
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d52:	4b9d      	ldr	r3, [pc, #628]	; (8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	2380      	movs	r3, #128	; 0x80
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d11a      	bne.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d5e:	4b9a      	ldr	r3, [pc, #616]	; (8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4b99      	ldr	r3, [pc, #612]	; (8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001d64:	2180      	movs	r1, #128	; 0x80
 8001d66:	0049      	lsls	r1, r1, #1
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d6c:	f7fe ff86 	bl	8000c7c <HAL_GetTick>
 8001d70:	0003      	movs	r3, r0
 8001d72:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d74:	e008      	b.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d76:	f7fe ff81 	bl	8000c7c <HAL_GetTick>
 8001d7a:	0002      	movs	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	2b64      	cmp	r3, #100	; 0x64
 8001d82:	d901      	bls.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001d84:	2303      	movs	r3, #3
 8001d86:	e118      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d88:	4b8f      	ldr	r3, [pc, #572]	; (8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	2380      	movs	r3, #128	; 0x80
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4013      	ands	r3, r2
 8001d92:	d0f0      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001d94:	4b8b      	ldr	r3, [pc, #556]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	23c0      	movs	r3, #192	; 0xc0
 8001d9a:	039b      	lsls	r3, r3, #14
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	23c0      	movs	r3, #192	; 0xc0
 8001da6:	039b      	lsls	r3, r3, #14
 8001da8:	4013      	ands	r3, r2
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d107      	bne.n	8001dc0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	23c0      	movs	r3, #192	; 0xc0
 8001db6:	039b      	lsls	r3, r3, #14
 8001db8:	4013      	ands	r3, r2
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d013      	beq.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	23c0      	movs	r3, #192	; 0xc0
 8001dc6:	029b      	lsls	r3, r3, #10
 8001dc8:	401a      	ands	r2, r3
 8001dca:	23c0      	movs	r3, #192	; 0xc0
 8001dcc:	029b      	lsls	r3, r3, #10
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d10a      	bne.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001dd2:	4b7c      	ldr	r3, [pc, #496]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	2380      	movs	r3, #128	; 0x80
 8001dd8:	029b      	lsls	r3, r3, #10
 8001dda:	401a      	ands	r2, r3
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	029b      	lsls	r3, r3, #10
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d101      	bne.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e0e8      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001de8:	4b76      	ldr	r3, [pc, #472]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dec:	23c0      	movs	r3, #192	; 0xc0
 8001dee:	029b      	lsls	r3, r3, #10
 8001df0:	4013      	ands	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d049      	beq.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	23c0      	movs	r3, #192	; 0xc0
 8001e00:	029b      	lsls	r3, r3, #10
 8001e02:	4013      	ands	r3, r2
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d004      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2220      	movs	r2, #32
 8001e10:	4013      	ands	r3, r2
 8001e12:	d10d      	bne.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	23c0      	movs	r3, #192	; 0xc0
 8001e1a:	029b      	lsls	r3, r3, #10
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d034      	beq.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	011b      	lsls	r3, r3, #4
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d02e      	beq.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001e30:	4b64      	ldr	r3, [pc, #400]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e34:	4a65      	ldr	r2, [pc, #404]	; (8001fcc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e3a:	4b62      	ldr	r3, [pc, #392]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e3e:	4b61      	ldr	r3, [pc, #388]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e40:	2180      	movs	r1, #128	; 0x80
 8001e42:	0309      	lsls	r1, r1, #12
 8001e44:	430a      	orrs	r2, r1
 8001e46:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e48:	4b5e      	ldr	r3, [pc, #376]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e4c:	4b5d      	ldr	r3, [pc, #372]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e4e:	4960      	ldr	r1, [pc, #384]	; (8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001e50:	400a      	ands	r2, r1
 8001e52:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001e54:	4b5b      	ldr	r3, [pc, #364]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	2380      	movs	r3, #128	; 0x80
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4013      	ands	r3, r2
 8001e62:	d014      	beq.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7fe ff0a 	bl	8000c7c <HAL_GetTick>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e6c:	e009      	b.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	f7fe ff05 	bl	8000c7c <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	4a56      	ldr	r2, [pc, #344]	; (8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e09b      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e82:	4b50      	ldr	r3, [pc, #320]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d0ef      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	23c0      	movs	r3, #192	; 0xc0
 8001e94:	029b      	lsls	r3, r3, #10
 8001e96:	401a      	ands	r2, r3
 8001e98:	23c0      	movs	r3, #192	; 0xc0
 8001e9a:	029b      	lsls	r3, r3, #10
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d10c      	bne.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001ea0:	4b48      	ldr	r3, [pc, #288]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a4c      	ldr	r2, [pc, #304]	; (8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	23c0      	movs	r3, #192	; 0xc0
 8001eb0:	039b      	lsls	r3, r3, #14
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	4b43      	ldr	r3, [pc, #268]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	4b42      	ldr	r3, [pc, #264]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ebc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	23c0      	movs	r3, #192	; 0xc0
 8001ec4:	029b      	lsls	r3, r3, #10
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	4b3e      	ldr	r3, [pc, #248]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ece:	2317      	movs	r3, #23
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d105      	bne.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed8:	4b3a      	ldr	r3, [pc, #232]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001eda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001edc:	4b39      	ldr	r3, [pc, #228]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ede:	493f      	ldr	r1, [pc, #252]	; (8001fdc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001ee0:	400a      	ands	r2, r1
 8001ee2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4013      	ands	r3, r2
 8001eec:	d009      	beq.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001eee:	4b35      	ldr	r3, [pc, #212]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	2203      	movs	r2, #3
 8001ef4:	4393      	bics	r3, r2
 8001ef6:	0019      	movs	r1, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68da      	ldr	r2, [r3, #12]
 8001efc:	4b31      	ldr	r3, [pc, #196]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001efe:	430a      	orrs	r2, r1
 8001f00:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2202      	movs	r2, #2
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d009      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f10:	220c      	movs	r2, #12
 8001f12:	4393      	bics	r3, r2
 8001f14:	0019      	movs	r1, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691a      	ldr	r2, [r3, #16]
 8001f1a:	4b2a      	ldr	r3, [pc, #168]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2204      	movs	r2, #4
 8001f26:	4013      	ands	r3, r2
 8001f28:	d009      	beq.n	8001f3e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f2a:	4b26      	ldr	r3, [pc, #152]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2e:	4a2c      	ldr	r2, [pc, #176]	; (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001f30:	4013      	ands	r3, r2
 8001f32:	0019      	movs	r1, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	695a      	ldr	r2, [r3, #20]
 8001f38:	4b22      	ldr	r3, [pc, #136]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2208      	movs	r2, #8
 8001f44:	4013      	ands	r3, r2
 8001f46:	d009      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f48:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f4c:	4a25      	ldr	r2, [pc, #148]	; (8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	699a      	ldr	r2, [r3, #24]
 8001f56:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	4013      	ands	r3, r2
 8001f66:	d009      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001f68:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f6c:	4a17      	ldr	r2, [pc, #92]	; (8001fcc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	0019      	movs	r1, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	69da      	ldr	r2, [r3, #28]
 8001f76:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2240      	movs	r2, #64	; 0x40
 8001f82:	4013      	ands	r3, r2
 8001f84:	d009      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f86:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f8a:	4a17      	ldr	r2, [pc, #92]	; (8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	0019      	movs	r1, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f94:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f96:	430a      	orrs	r2, r1
 8001f98:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2280      	movs	r2, #128	; 0x80
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d009      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001fa4:	4b07      	ldr	r3, [pc, #28]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa8:	4a10      	ldr	r2, [pc, #64]	; (8001fec <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a1a      	ldr	r2, [r3, #32]
 8001fb2:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	0018      	movs	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	b006      	add	sp, #24
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	40007000 	.word	0x40007000
 8001fcc:	fffcffff 	.word	0xfffcffff
 8001fd0:	fff7ffff 	.word	0xfff7ffff
 8001fd4:	00001388 	.word	0x00001388
 8001fd8:	ffcfffff 	.word	0xffcfffff
 8001fdc:	efffffff 	.word	0xefffffff
 8001fe0:	fffff3ff 	.word	0xfffff3ff
 8001fe4:	ffffcfff 	.word	0xffffcfff
 8001fe8:	fbffffff 	.word	0xfbffffff
 8001fec:	fff3ffff 	.word	0xfff3ffff

08001ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e01e      	b.n	8002040 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2239      	movs	r2, #57	; 0x39
 8002006:	5c9b      	ldrb	r3, [r3, r2]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d107      	bne.n	800201e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2238      	movs	r2, #56	; 0x38
 8002012:	2100      	movs	r1, #0
 8002014:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0018      	movs	r0, r3
 800201a:	f7fe fcdd 	bl	80009d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2239      	movs	r2, #57	; 0x39
 8002022:	2102      	movs	r1, #2
 8002024:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3304      	adds	r3, #4
 800202e:	0019      	movs	r1, r3
 8002030:	0010      	movs	r0, r2
 8002032:	f000 fa1b 	bl	800246c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2239      	movs	r2, #57	; 0x39
 800203a:	2101      	movs	r1, #1
 800203c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	0018      	movs	r0, r3
 8002042:	46bd      	mov	sp, r7
 8002044:	b002      	add	sp, #8
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	68da      	ldr	r2, [r3, #12]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2101      	movs	r1, #1
 800205c:	430a      	orrs	r2, r1
 800205e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2207      	movs	r2, #7
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b06      	cmp	r3, #6
 8002070:	d007      	beq.n	8002082 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2101      	movs	r1, #1
 800207e:	430a      	orrs	r2, r1
 8002080:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	0018      	movs	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	b004      	add	sp, #16
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68da      	ldr	r2, [r3, #12]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2101      	movs	r1, #1
 80020a0:	438a      	bics	r2, r1
 80020a2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	4a08      	ldr	r2, [pc, #32]	; (80020cc <HAL_TIM_Base_Stop_IT+0x40>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	d107      	bne.n	80020c0 <HAL_TIM_Base_Stop_IT+0x34>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2101      	movs	r1, #1
 80020bc:	438a      	bics	r2, r1
 80020be:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	0018      	movs	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	b002      	add	sp, #8
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	00001111 	.word	0x00001111

080020d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	2202      	movs	r2, #2
 80020e0:	4013      	ands	r3, r2
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d124      	bne.n	8002130 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	2202      	movs	r2, #2
 80020ee:	4013      	ands	r3, r2
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d11d      	bne.n	8002130 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2203      	movs	r2, #3
 80020fa:	4252      	negs	r2, r2
 80020fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	2203      	movs	r2, #3
 800210c:	4013      	ands	r3, r2
 800210e:	d004      	beq.n	800211a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	0018      	movs	r0, r3
 8002114:	f000 f992 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 8002118:	e007      	b.n	800212a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	0018      	movs	r0, r3
 800211e:	f000 f985 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	0018      	movs	r0, r3
 8002126:	f000 f991 	bl	800244c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	2204      	movs	r2, #4
 8002138:	4013      	ands	r3, r2
 800213a:	2b04      	cmp	r3, #4
 800213c:	d125      	bne.n	800218a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2204      	movs	r2, #4
 8002146:	4013      	ands	r3, r2
 8002148:	2b04      	cmp	r3, #4
 800214a:	d11e      	bne.n	800218a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2205      	movs	r2, #5
 8002152:	4252      	negs	r2, r2
 8002154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2202      	movs	r2, #2
 800215a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	699a      	ldr	r2, [r3, #24]
 8002162:	23c0      	movs	r3, #192	; 0xc0
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4013      	ands	r3, r2
 8002168:	d004      	beq.n	8002174 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	0018      	movs	r0, r3
 800216e:	f000 f965 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 8002172:	e007      	b.n	8002184 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	0018      	movs	r0, r3
 8002178:	f000 f958 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	0018      	movs	r0, r3
 8002180:	f000 f964 	bl	800244c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	2208      	movs	r2, #8
 8002192:	4013      	ands	r3, r2
 8002194:	2b08      	cmp	r3, #8
 8002196:	d124      	bne.n	80021e2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	2208      	movs	r2, #8
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b08      	cmp	r3, #8
 80021a4:	d11d      	bne.n	80021e2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2209      	movs	r2, #9
 80021ac:	4252      	negs	r2, r2
 80021ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2204      	movs	r2, #4
 80021b4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	2203      	movs	r2, #3
 80021be:	4013      	ands	r3, r2
 80021c0:	d004      	beq.n	80021cc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	0018      	movs	r0, r3
 80021c6:	f000 f939 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 80021ca:	e007      	b.n	80021dc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f000 f92c 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	0018      	movs	r0, r3
 80021d8:	f000 f938 	bl	800244c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	2210      	movs	r2, #16
 80021ea:	4013      	ands	r3, r2
 80021ec:	2b10      	cmp	r3, #16
 80021ee:	d125      	bne.n	800223c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	2210      	movs	r2, #16
 80021f8:	4013      	ands	r3, r2
 80021fa:	2b10      	cmp	r3, #16
 80021fc:	d11e      	bne.n	800223c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2211      	movs	r2, #17
 8002204:	4252      	negs	r2, r2
 8002206:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2208      	movs	r2, #8
 800220c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	69da      	ldr	r2, [r3, #28]
 8002214:	23c0      	movs	r3, #192	; 0xc0
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4013      	ands	r3, r2
 800221a:	d004      	beq.n	8002226 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	0018      	movs	r0, r3
 8002220:	f000 f90c 	bl	800243c <HAL_TIM_IC_CaptureCallback>
 8002224:	e007      	b.n	8002236 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	0018      	movs	r0, r3
 800222a:	f000 f8ff 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	0018      	movs	r0, r3
 8002232:	f000 f90b 	bl	800244c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	2201      	movs	r2, #1
 8002244:	4013      	ands	r3, r2
 8002246:	2b01      	cmp	r3, #1
 8002248:	d10f      	bne.n	800226a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	2201      	movs	r2, #1
 8002252:	4013      	ands	r3, r2
 8002254:	2b01      	cmp	r3, #1
 8002256:	d108      	bne.n	800226a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2202      	movs	r2, #2
 800225e:	4252      	negs	r2, r2
 8002260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	0018      	movs	r0, r3
 8002266:	f000 f8d9 	bl	800241c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	2240      	movs	r2, #64	; 0x40
 8002272:	4013      	ands	r3, r2
 8002274:	2b40      	cmp	r3, #64	; 0x40
 8002276:	d10f      	bne.n	8002298 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	2240      	movs	r2, #64	; 0x40
 8002280:	4013      	ands	r3, r2
 8002282:	2b40      	cmp	r3, #64	; 0x40
 8002284:	d108      	bne.n	8002298 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2241      	movs	r2, #65	; 0x41
 800228c:	4252      	negs	r2, r2
 800228e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	0018      	movs	r0, r3
 8002294:	f000 f8e2 	bl	800245c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002298:	46c0      	nop			; (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	b002      	add	sp, #8
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2238      	movs	r2, #56	; 0x38
 80022ae:	5c9b      	ldrb	r3, [r3, r2]
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d101      	bne.n	80022b8 <HAL_TIM_ConfigClockSource+0x18>
 80022b4:	2302      	movs	r3, #2
 80022b6:	e0ab      	b.n	8002410 <HAL_TIM_ConfigClockSource+0x170>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2238      	movs	r2, #56	; 0x38
 80022bc:	2101      	movs	r1, #1
 80022be:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2239      	movs	r2, #57	; 0x39
 80022c4:	2102      	movs	r1, #2
 80022c6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2277      	movs	r2, #119	; 0x77
 80022d4:	4393      	bics	r3, r2
 80022d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4a4f      	ldr	r2, [pc, #316]	; (8002418 <HAL_TIM_ConfigClockSource+0x178>)
 80022dc:	4013      	ands	r3, r2
 80022de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b40      	cmp	r3, #64	; 0x40
 80022ee:	d100      	bne.n	80022f2 <HAL_TIM_ConfigClockSource+0x52>
 80022f0:	e06b      	b.n	80023ca <HAL_TIM_ConfigClockSource+0x12a>
 80022f2:	d80e      	bhi.n	8002312 <HAL_TIM_ConfigClockSource+0x72>
 80022f4:	2b10      	cmp	r3, #16
 80022f6:	d100      	bne.n	80022fa <HAL_TIM_ConfigClockSource+0x5a>
 80022f8:	e077      	b.n	80023ea <HAL_TIM_ConfigClockSource+0x14a>
 80022fa:	d803      	bhi.n	8002304 <HAL_TIM_ConfigClockSource+0x64>
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d100      	bne.n	8002302 <HAL_TIM_ConfigClockSource+0x62>
 8002300:	e073      	b.n	80023ea <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002302:	e07c      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002304:	2b20      	cmp	r3, #32
 8002306:	d100      	bne.n	800230a <HAL_TIM_ConfigClockSource+0x6a>
 8002308:	e06f      	b.n	80023ea <HAL_TIM_ConfigClockSource+0x14a>
 800230a:	2b30      	cmp	r3, #48	; 0x30
 800230c:	d100      	bne.n	8002310 <HAL_TIM_ConfigClockSource+0x70>
 800230e:	e06c      	b.n	80023ea <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8002310:	e075      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002312:	2b70      	cmp	r3, #112	; 0x70
 8002314:	d00e      	beq.n	8002334 <HAL_TIM_ConfigClockSource+0x94>
 8002316:	d804      	bhi.n	8002322 <HAL_TIM_ConfigClockSource+0x82>
 8002318:	2b50      	cmp	r3, #80	; 0x50
 800231a:	d036      	beq.n	800238a <HAL_TIM_ConfigClockSource+0xea>
 800231c:	2b60      	cmp	r3, #96	; 0x60
 800231e:	d044      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8002320:	e06d      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002322:	2280      	movs	r2, #128	; 0x80
 8002324:	0152      	lsls	r2, r2, #5
 8002326:	4293      	cmp	r3, r2
 8002328:	d068      	beq.n	80023fc <HAL_TIM_ConfigClockSource+0x15c>
 800232a:	2280      	movs	r2, #128	; 0x80
 800232c:	0192      	lsls	r2, r2, #6
 800232e:	4293      	cmp	r3, r2
 8002330:	d017      	beq.n	8002362 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002332:	e064      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6818      	ldr	r0, [r3, #0]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	6899      	ldr	r1, [r3, #8]
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	f000 f96a 	bl	800261c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2277      	movs	r2, #119	; 0x77
 8002354:	4313      	orrs	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	609a      	str	r2, [r3, #8]
      break;
 8002360:	e04d      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	6899      	ldr	r1, [r3, #8]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f000 f953 	bl	800261c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2180      	movs	r1, #128	; 0x80
 8002382:	01c9      	lsls	r1, r1, #7
 8002384:	430a      	orrs	r2, r1
 8002386:	609a      	str	r2, [r3, #8]
      break;
 8002388:	e039      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6818      	ldr	r0, [r3, #0]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6859      	ldr	r1, [r3, #4]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	001a      	movs	r2, r3
 8002398:	f000 f8c6 	bl	8002528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2150      	movs	r1, #80	; 0x50
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 f920 	bl	80025e8 <TIM_ITRx_SetConfig>
      break;
 80023a8:	e029      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	001a      	movs	r2, r3
 80023b8:	f000 f8e4 	bl	8002584 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2160      	movs	r1, #96	; 0x60
 80023c2:	0018      	movs	r0, r3
 80023c4:	f000 f910 	bl	80025e8 <TIM_ITRx_SetConfig>
      break;
 80023c8:	e019      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	6859      	ldr	r1, [r3, #4]
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	001a      	movs	r2, r3
 80023d8:	f000 f8a6 	bl	8002528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2140      	movs	r1, #64	; 0x40
 80023e2:	0018      	movs	r0, r3
 80023e4:	f000 f900 	bl	80025e8 <TIM_ITRx_SetConfig>
      break;
 80023e8:	e009      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	0019      	movs	r1, r3
 80023f4:	0010      	movs	r0, r2
 80023f6:	f000 f8f7 	bl	80025e8 <TIM_ITRx_SetConfig>
      break;
 80023fa:	e000      	b.n	80023fe <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80023fc:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2239      	movs	r2, #57	; 0x39
 8002402:	2101      	movs	r1, #1
 8002404:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2238      	movs	r2, #56	; 0x38
 800240a:	2100      	movs	r1, #0
 800240c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	0018      	movs	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	b004      	add	sp, #16
 8002416:	bd80      	pop	{r7, pc}
 8002418:	ffff00ff 	.word	0xffff00ff

0800241c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002444:	46c0      	nop			; (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002454:	46c0      	nop			; (mov r8, r8)
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002464:	46c0      	nop			; (mov r8, r8)
 8002466:	46bd      	mov	sp, r7
 8002468:	b002      	add	sp, #8
 800246a:	bd80      	pop	{r7, pc}

0800246c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	2380      	movs	r3, #128	; 0x80
 8002480:	05db      	lsls	r3, r3, #23
 8002482:	429a      	cmp	r2, r3
 8002484:	d00b      	beq.n	800249e <TIM_Base_SetConfig+0x32>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a23      	ldr	r2, [pc, #140]	; (8002518 <TIM_Base_SetConfig+0xac>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d007      	beq.n	800249e <TIM_Base_SetConfig+0x32>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a22      	ldr	r2, [pc, #136]	; (800251c <TIM_Base_SetConfig+0xb0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d003      	beq.n	800249e <TIM_Base_SetConfig+0x32>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a21      	ldr	r2, [pc, #132]	; (8002520 <TIM_Base_SetConfig+0xb4>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d108      	bne.n	80024b0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2270      	movs	r2, #112	; 0x70
 80024a2:	4393      	bics	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	05db      	lsls	r3, r3, #23
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d00b      	beq.n	80024d2 <TIM_Base_SetConfig+0x66>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a16      	ldr	r2, [pc, #88]	; (8002518 <TIM_Base_SetConfig+0xac>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d007      	beq.n	80024d2 <TIM_Base_SetConfig+0x66>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a15      	ldr	r2, [pc, #84]	; (800251c <TIM_Base_SetConfig+0xb0>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d003      	beq.n	80024d2 <TIM_Base_SetConfig+0x66>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a14      	ldr	r2, [pc, #80]	; (8002520 <TIM_Base_SetConfig+0xb4>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d108      	bne.n	80024e4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	4a13      	ldr	r2, [pc, #76]	; (8002524 <TIM_Base_SetConfig+0xb8>)
 80024d6:	4013      	ands	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2280      	movs	r2, #128	; 0x80
 80024e8:	4393      	bics	r3, r2
 80024ea:	001a      	movs	r2, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2201      	movs	r2, #1
 800250e:	615a      	str	r2, [r3, #20]
}
 8002510:	46c0      	nop			; (mov r8, r8)
 8002512:	46bd      	mov	sp, r7
 8002514:	b004      	add	sp, #16
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40000400 	.word	0x40000400
 800251c:	40010800 	.word	0x40010800
 8002520:	40011400 	.word	0x40011400
 8002524:	fffffcff 	.word	0xfffffcff

08002528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	2201      	movs	r2, #1
 8002540:	4393      	bics	r3, r2
 8002542:	001a      	movs	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	22f0      	movs	r2, #240	; 0xf0
 8002552:	4393      	bics	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	011b      	lsls	r3, r3, #4
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	220a      	movs	r2, #10
 8002564:	4393      	bics	r3, r2
 8002566:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	4313      	orrs	r3, r2
 800256e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	697a      	ldr	r2, [r7, #20]
 800257a:	621a      	str	r2, [r3, #32]
}
 800257c:	46c0      	nop			; (mov r8, r8)
 800257e:	46bd      	mov	sp, r7
 8002580:	b006      	add	sp, #24
 8002582:	bd80      	pop	{r7, pc}

08002584 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	2210      	movs	r2, #16
 8002596:	4393      	bics	r3, r2
 8002598:	001a      	movs	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	4a0d      	ldr	r2, [pc, #52]	; (80025e4 <TIM_TI2_ConfigInputStage+0x60>)
 80025ae:	4013      	ands	r3, r2
 80025b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	031b      	lsls	r3, r3, #12
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	22a0      	movs	r2, #160	; 0xa0
 80025c0:	4393      	bics	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	011b      	lsls	r3, r3, #4
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	621a      	str	r2, [r3, #32]
}
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	46bd      	mov	sp, r7
 80025de:	b006      	add	sp, #24
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	ffff0fff 	.word	0xffff0fff

080025e8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2270      	movs	r2, #112	; 0x70
 80025fc:	4393      	bics	r3, r2
 80025fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4313      	orrs	r3, r2
 8002606:	2207      	movs	r2, #7
 8002608:	4313      	orrs	r3, r2
 800260a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	609a      	str	r2, [r3, #8]
}
 8002612:	46c0      	nop			; (mov r8, r8)
 8002614:	46bd      	mov	sp, r7
 8002616:	b004      	add	sp, #16
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
 8002628:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	4a09      	ldr	r2, [pc, #36]	; (8002658 <TIM_ETR_SetConfig+0x3c>)
 8002634:	4013      	ands	r3, r2
 8002636:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	021a      	lsls	r2, r3, #8
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	431a      	orrs	r2, r3
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	4313      	orrs	r3, r2
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	4313      	orrs	r3, r2
 8002648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	609a      	str	r2, [r3, #8]
}
 8002650:	46c0      	nop			; (mov r8, r8)
 8002652:	46bd      	mov	sp, r7
 8002654:	b006      	add	sp, #24
 8002656:	bd80      	pop	{r7, pc}
 8002658:	ffff00ff 	.word	0xffff00ff

0800265c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2238      	movs	r2, #56	; 0x38
 800266a:	5c9b      	ldrb	r3, [r3, r2]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d101      	bne.n	8002674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002670:	2302      	movs	r3, #2
 8002672:	e032      	b.n	80026da <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2238      	movs	r2, #56	; 0x38
 8002678:	2101      	movs	r1, #1
 800267a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2239      	movs	r2, #57	; 0x39
 8002680:	2102      	movs	r1, #2
 8002682:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2270      	movs	r2, #112	; 0x70
 8002698:	4393      	bics	r3, r2
 800269a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2280      	movs	r2, #128	; 0x80
 80026aa:	4393      	bics	r3, r2
 80026ac:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2239      	movs	r2, #57	; 0x39
 80026cc:	2101      	movs	r1, #1
 80026ce:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2238      	movs	r2, #56	; 0x38
 80026d4:	2100      	movs	r1, #0
 80026d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	0018      	movs	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	b004      	add	sp, #16
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e044      	b.n	8002780 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d107      	bne.n	800270e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2270      	movs	r2, #112	; 0x70
 8002702:	2100      	movs	r1, #0
 8002704:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	0018      	movs	r0, r3
 800270a:	f7fe f983 	bl	8000a14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2224      	movs	r2, #36	; 0x24
 8002712:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2101      	movs	r1, #1
 8002720:	438a      	bics	r2, r1
 8002722:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	0018      	movs	r0, r3
 8002728:	f000 f830 	bl	800278c <UART_SetConfig>
 800272c:	0003      	movs	r3, r0
 800272e:	2b01      	cmp	r3, #1
 8002730:	d101      	bne.n	8002736 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e024      	b.n	8002780 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	0018      	movs	r0, r3
 8002742:	f000 fb57 	bl	8002df4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	490d      	ldr	r1, [pc, #52]	; (8002788 <HAL_UART_Init+0xa4>)
 8002752:	400a      	ands	r2, r1
 8002754:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	212a      	movs	r1, #42	; 0x2a
 8002762:	438a      	bics	r2, r1
 8002764:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2101      	movs	r1, #1
 8002772:	430a      	orrs	r2, r1
 8002774:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	0018      	movs	r0, r3
 800277a:	f000 fbef 	bl	8002f5c <UART_CheckIdleState>
 800277e:	0003      	movs	r3, r0
}
 8002780:	0018      	movs	r0, r3
 8002782:	46bd      	mov	sp, r7
 8002784:	b002      	add	sp, #8
 8002786:	bd80      	pop	{r7, pc}
 8002788:	ffffb7ff 	.word	0xffffb7ff

0800278c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800278c:	b5b0      	push	{r4, r5, r7, lr}
 800278e:	b08e      	sub	sp, #56	; 0x38
 8002790:	af00      	add	r7, sp, #0
 8002792:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002794:	231b      	movs	r3, #27
 8002796:	2218      	movs	r2, #24
 8002798:	4694      	mov	ip, r2
 800279a:	44bc      	add	ip, r7
 800279c:	4463      	add	r3, ip
 800279e:	2210      	movs	r2, #16
 80027a0:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 80027a6:	2313      	movs	r3, #19
 80027a8:	2218      	movs	r2, #24
 80027aa:	4694      	mov	ip, r2
 80027ac:	44bc      	add	ip, r7
 80027ae:	4463      	add	r3, ip
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80027b4:	2300      	movs	r3, #0
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	431a      	orrs	r2, r3
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	431a      	orrs	r2, r3
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4aca      	ldr	r2, [pc, #808]	; (8002b00 <UART_SetConfig+0x374>)
 80027d8:	4013      	ands	r3, r2
 80027da:	0019      	movs	r1, r3
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027e2:	430a      	orrs	r2, r1
 80027e4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	4ac5      	ldr	r2, [pc, #788]	; (8002b04 <UART_SetConfig+0x378>)
 80027ee:	4013      	ands	r3, r2
 80027f0:	0019      	movs	r1, r3
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4abf      	ldr	r2, [pc, #764]	; (8002b08 <UART_SetConfig+0x37c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d004      	beq.n	8002818 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	6a1b      	ldr	r3, [r3, #32]
 8002812:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002814:	4313      	orrs	r3, r2
 8002816:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	4abb      	ldr	r2, [pc, #748]	; (8002b0c <UART_SetConfig+0x380>)
 8002820:	4013      	ands	r3, r2
 8002822:	0019      	movs	r1, r3
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800282a:	430a      	orrs	r2, r1
 800282c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4ab7      	ldr	r2, [pc, #732]	; (8002b10 <UART_SetConfig+0x384>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d134      	bne.n	80028a2 <UART_SetConfig+0x116>
 8002838:	4bb6      	ldr	r3, [pc, #728]	; (8002b14 <UART_SetConfig+0x388>)
 800283a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283c:	2203      	movs	r2, #3
 800283e:	4013      	ands	r3, r2
 8002840:	2b01      	cmp	r3, #1
 8002842:	d015      	beq.n	8002870 <UART_SetConfig+0xe4>
 8002844:	d304      	bcc.n	8002850 <UART_SetConfig+0xc4>
 8002846:	2b02      	cmp	r3, #2
 8002848:	d00a      	beq.n	8002860 <UART_SetConfig+0xd4>
 800284a:	2b03      	cmp	r3, #3
 800284c:	d018      	beq.n	8002880 <UART_SetConfig+0xf4>
 800284e:	e01f      	b.n	8002890 <UART_SetConfig+0x104>
 8002850:	231b      	movs	r3, #27
 8002852:	2218      	movs	r2, #24
 8002854:	4694      	mov	ip, r2
 8002856:	44bc      	add	ip, r7
 8002858:	4463      	add	r3, ip
 800285a:	2201      	movs	r2, #1
 800285c:	701a      	strb	r2, [r3, #0]
 800285e:	e0c5      	b.n	80029ec <UART_SetConfig+0x260>
 8002860:	231b      	movs	r3, #27
 8002862:	2218      	movs	r2, #24
 8002864:	4694      	mov	ip, r2
 8002866:	44bc      	add	ip, r7
 8002868:	4463      	add	r3, ip
 800286a:	2202      	movs	r2, #2
 800286c:	701a      	strb	r2, [r3, #0]
 800286e:	e0bd      	b.n	80029ec <UART_SetConfig+0x260>
 8002870:	231b      	movs	r3, #27
 8002872:	2218      	movs	r2, #24
 8002874:	4694      	mov	ip, r2
 8002876:	44bc      	add	ip, r7
 8002878:	4463      	add	r3, ip
 800287a:	2204      	movs	r2, #4
 800287c:	701a      	strb	r2, [r3, #0]
 800287e:	e0b5      	b.n	80029ec <UART_SetConfig+0x260>
 8002880:	231b      	movs	r3, #27
 8002882:	2218      	movs	r2, #24
 8002884:	4694      	mov	ip, r2
 8002886:	44bc      	add	ip, r7
 8002888:	4463      	add	r3, ip
 800288a:	2208      	movs	r2, #8
 800288c:	701a      	strb	r2, [r3, #0]
 800288e:	e0ad      	b.n	80029ec <UART_SetConfig+0x260>
 8002890:	231b      	movs	r3, #27
 8002892:	2218      	movs	r2, #24
 8002894:	4694      	mov	ip, r2
 8002896:	44bc      	add	ip, r7
 8002898:	4463      	add	r3, ip
 800289a:	2210      	movs	r2, #16
 800289c:	701a      	strb	r2, [r3, #0]
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	e0a4      	b.n	80029ec <UART_SetConfig+0x260>
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a9c      	ldr	r2, [pc, #624]	; (8002b18 <UART_SetConfig+0x38c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d137      	bne.n	800291c <UART_SetConfig+0x190>
 80028ac:	4b99      	ldr	r3, [pc, #612]	; (8002b14 <UART_SetConfig+0x388>)
 80028ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b0:	220c      	movs	r2, #12
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d018      	beq.n	80028ea <UART_SetConfig+0x15e>
 80028b8:	d802      	bhi.n	80028c0 <UART_SetConfig+0x134>
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d005      	beq.n	80028ca <UART_SetConfig+0x13e>
 80028be:	e024      	b.n	800290a <UART_SetConfig+0x17e>
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	d00a      	beq.n	80028da <UART_SetConfig+0x14e>
 80028c4:	2b0c      	cmp	r3, #12
 80028c6:	d018      	beq.n	80028fa <UART_SetConfig+0x16e>
 80028c8:	e01f      	b.n	800290a <UART_SetConfig+0x17e>
 80028ca:	231b      	movs	r3, #27
 80028cc:	2218      	movs	r2, #24
 80028ce:	4694      	mov	ip, r2
 80028d0:	44bc      	add	ip, r7
 80028d2:	4463      	add	r3, ip
 80028d4:	2200      	movs	r2, #0
 80028d6:	701a      	strb	r2, [r3, #0]
 80028d8:	e088      	b.n	80029ec <UART_SetConfig+0x260>
 80028da:	231b      	movs	r3, #27
 80028dc:	2218      	movs	r2, #24
 80028de:	4694      	mov	ip, r2
 80028e0:	44bc      	add	ip, r7
 80028e2:	4463      	add	r3, ip
 80028e4:	2202      	movs	r2, #2
 80028e6:	701a      	strb	r2, [r3, #0]
 80028e8:	e080      	b.n	80029ec <UART_SetConfig+0x260>
 80028ea:	231b      	movs	r3, #27
 80028ec:	2218      	movs	r2, #24
 80028ee:	4694      	mov	ip, r2
 80028f0:	44bc      	add	ip, r7
 80028f2:	4463      	add	r3, ip
 80028f4:	2204      	movs	r2, #4
 80028f6:	701a      	strb	r2, [r3, #0]
 80028f8:	e078      	b.n	80029ec <UART_SetConfig+0x260>
 80028fa:	231b      	movs	r3, #27
 80028fc:	2218      	movs	r2, #24
 80028fe:	4694      	mov	ip, r2
 8002900:	44bc      	add	ip, r7
 8002902:	4463      	add	r3, ip
 8002904:	2208      	movs	r2, #8
 8002906:	701a      	strb	r2, [r3, #0]
 8002908:	e070      	b.n	80029ec <UART_SetConfig+0x260>
 800290a:	231b      	movs	r3, #27
 800290c:	2218      	movs	r2, #24
 800290e:	4694      	mov	ip, r2
 8002910:	44bc      	add	ip, r7
 8002912:	4463      	add	r3, ip
 8002914:	2210      	movs	r2, #16
 8002916:	701a      	strb	r2, [r3, #0]
 8002918:	46c0      	nop			; (mov r8, r8)
 800291a:	e067      	b.n	80029ec <UART_SetConfig+0x260>
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a7e      	ldr	r2, [pc, #504]	; (8002b1c <UART_SetConfig+0x390>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d107      	bne.n	8002936 <UART_SetConfig+0x1aa>
 8002926:	231b      	movs	r3, #27
 8002928:	2218      	movs	r2, #24
 800292a:	4694      	mov	ip, r2
 800292c:	44bc      	add	ip, r7
 800292e:	4463      	add	r3, ip
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
 8002934:	e05a      	b.n	80029ec <UART_SetConfig+0x260>
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a79      	ldr	r2, [pc, #484]	; (8002b20 <UART_SetConfig+0x394>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d107      	bne.n	8002950 <UART_SetConfig+0x1c4>
 8002940:	231b      	movs	r3, #27
 8002942:	2218      	movs	r2, #24
 8002944:	4694      	mov	ip, r2
 8002946:	44bc      	add	ip, r7
 8002948:	4463      	add	r3, ip
 800294a:	2200      	movs	r2, #0
 800294c:	701a      	strb	r2, [r3, #0]
 800294e:	e04d      	b.n	80029ec <UART_SetConfig+0x260>
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a6c      	ldr	r2, [pc, #432]	; (8002b08 <UART_SetConfig+0x37c>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d141      	bne.n	80029de <UART_SetConfig+0x252>
 800295a:	4b6e      	ldr	r3, [pc, #440]	; (8002b14 <UART_SetConfig+0x388>)
 800295c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800295e:	23c0      	movs	r3, #192	; 0xc0
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	4013      	ands	r3, r2
 8002964:	2280      	movs	r2, #128	; 0x80
 8002966:	00d2      	lsls	r2, r2, #3
 8002968:	4293      	cmp	r3, r2
 800296a:	d01f      	beq.n	80029ac <UART_SetConfig+0x220>
 800296c:	2280      	movs	r2, #128	; 0x80
 800296e:	00d2      	lsls	r2, r2, #3
 8002970:	4293      	cmp	r3, r2
 8002972:	d802      	bhi.n	800297a <UART_SetConfig+0x1ee>
 8002974:	2b00      	cmp	r3, #0
 8002976:	d009      	beq.n	800298c <UART_SetConfig+0x200>
 8002978:	e028      	b.n	80029cc <UART_SetConfig+0x240>
 800297a:	2280      	movs	r2, #128	; 0x80
 800297c:	0112      	lsls	r2, r2, #4
 800297e:	4293      	cmp	r3, r2
 8002980:	d00c      	beq.n	800299c <UART_SetConfig+0x210>
 8002982:	22c0      	movs	r2, #192	; 0xc0
 8002984:	0112      	lsls	r2, r2, #4
 8002986:	4293      	cmp	r3, r2
 8002988:	d018      	beq.n	80029bc <UART_SetConfig+0x230>
 800298a:	e01f      	b.n	80029cc <UART_SetConfig+0x240>
 800298c:	231b      	movs	r3, #27
 800298e:	2218      	movs	r2, #24
 8002990:	4694      	mov	ip, r2
 8002992:	44bc      	add	ip, r7
 8002994:	4463      	add	r3, ip
 8002996:	2200      	movs	r2, #0
 8002998:	701a      	strb	r2, [r3, #0]
 800299a:	e027      	b.n	80029ec <UART_SetConfig+0x260>
 800299c:	231b      	movs	r3, #27
 800299e:	2218      	movs	r2, #24
 80029a0:	4694      	mov	ip, r2
 80029a2:	44bc      	add	ip, r7
 80029a4:	4463      	add	r3, ip
 80029a6:	2202      	movs	r2, #2
 80029a8:	701a      	strb	r2, [r3, #0]
 80029aa:	e01f      	b.n	80029ec <UART_SetConfig+0x260>
 80029ac:	231b      	movs	r3, #27
 80029ae:	2218      	movs	r2, #24
 80029b0:	4694      	mov	ip, r2
 80029b2:	44bc      	add	ip, r7
 80029b4:	4463      	add	r3, ip
 80029b6:	2204      	movs	r2, #4
 80029b8:	701a      	strb	r2, [r3, #0]
 80029ba:	e017      	b.n	80029ec <UART_SetConfig+0x260>
 80029bc:	231b      	movs	r3, #27
 80029be:	2218      	movs	r2, #24
 80029c0:	4694      	mov	ip, r2
 80029c2:	44bc      	add	ip, r7
 80029c4:	4463      	add	r3, ip
 80029c6:	2208      	movs	r2, #8
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	e00f      	b.n	80029ec <UART_SetConfig+0x260>
 80029cc:	231b      	movs	r3, #27
 80029ce:	2218      	movs	r2, #24
 80029d0:	4694      	mov	ip, r2
 80029d2:	44bc      	add	ip, r7
 80029d4:	4463      	add	r3, ip
 80029d6:	2210      	movs	r2, #16
 80029d8:	701a      	strb	r2, [r3, #0]
 80029da:	46c0      	nop			; (mov r8, r8)
 80029dc:	e006      	b.n	80029ec <UART_SetConfig+0x260>
 80029de:	231b      	movs	r3, #27
 80029e0:	2218      	movs	r2, #24
 80029e2:	4694      	mov	ip, r2
 80029e4:	44bc      	add	ip, r7
 80029e6:	4463      	add	r3, ip
 80029e8:	2210      	movs	r2, #16
 80029ea:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a45      	ldr	r2, [pc, #276]	; (8002b08 <UART_SetConfig+0x37c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d000      	beq.n	80029f8 <UART_SetConfig+0x26c>
 80029f6:	e09d      	b.n	8002b34 <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80029f8:	231b      	movs	r3, #27
 80029fa:	2218      	movs	r2, #24
 80029fc:	4694      	mov	ip, r2
 80029fe:	44bc      	add	ip, r7
 8002a00:	4463      	add	r3, ip
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d00d      	beq.n	8002a24 <UART_SetConfig+0x298>
 8002a08:	dc02      	bgt.n	8002a10 <UART_SetConfig+0x284>
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d005      	beq.n	8002a1a <UART_SetConfig+0x28e>
 8002a0e:	e01d      	b.n	8002a4c <UART_SetConfig+0x2c0>
 8002a10:	2b04      	cmp	r3, #4
 8002a12:	d012      	beq.n	8002a3a <UART_SetConfig+0x2ae>
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d015      	beq.n	8002a44 <UART_SetConfig+0x2b8>
 8002a18:	e018      	b.n	8002a4c <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002a1a:	f7ff f949 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 8002a1e:	0003      	movs	r3, r0
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002a22:	e01b      	b.n	8002a5c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a24:	4b3b      	ldr	r3, [pc, #236]	; (8002b14 <UART_SetConfig+0x388>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2210      	movs	r2, #16
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d002      	beq.n	8002a34 <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	; (8002b24 <UART_SetConfig+0x398>)
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8002a32:	e013      	b.n	8002a5c <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002a34:	4b3c      	ldr	r3, [pc, #240]	; (8002b28 <UART_SetConfig+0x39c>)
 8002a36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002a38:	e010      	b.n	8002a5c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002a3a:	f7ff f8ab 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002a42:	e00b      	b.n	8002a5c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002a4a:	e007      	b.n	8002a5c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002a4c:	2313      	movs	r3, #19
 8002a4e:	2218      	movs	r2, #24
 8002a50:	4694      	mov	ip, r2
 8002a52:	44bc      	add	ip, r7
 8002a54:	4463      	add	r3, ip
 8002a56:	2201      	movs	r2, #1
 8002a58:	701a      	strb	r2, [r3, #0]
        break;
 8002a5a:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d100      	bne.n	8002a64 <UART_SetConfig+0x2d8>
 8002a62:	e1a6      	b.n	8002db2 <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	0013      	movs	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	189b      	adds	r3, r3, r2
 8002a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d305      	bcc.n	8002a80 <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d907      	bls.n	8002a90 <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 8002a80:	2313      	movs	r3, #19
 8002a82:	2218      	movs	r2, #24
 8002a84:	4694      	mov	ip, r2
 8002a86:	44bc      	add	ip, r7
 8002a88:	4463      	add	r3, ip
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	701a      	strb	r2, [r3, #0]
 8002a8e:	e190      	b.n	8002db2 <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	6939      	ldr	r1, [r7, #16]
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	000b      	movs	r3, r1
 8002a9e:	0e1b      	lsrs	r3, r3, #24
 8002aa0:	0010      	movs	r0, r2
 8002aa2:	0205      	lsls	r5, r0, #8
 8002aa4:	431d      	orrs	r5, r3
 8002aa6:	000b      	movs	r3, r1
 8002aa8:	021c      	lsls	r4, r3, #8
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	085b      	lsrs	r3, r3, #1
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60fb      	str	r3, [r7, #12]
 8002ab6:	68b8      	ldr	r0, [r7, #8]
 8002ab8:	68f9      	ldr	r1, [r7, #12]
 8002aba:	1900      	adds	r0, r0, r4
 8002abc:	4169      	adcs	r1, r5
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	603b      	str	r3, [r7, #0]
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f7fd fba8 	bl	8000220 <__aeabi_uldivmod>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	000c      	movs	r4, r1
 8002ad4:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad8:	4a14      	ldr	r2, [pc, #80]	; (8002b2c <UART_SetConfig+0x3a0>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d908      	bls.n	8002af0 <UART_SetConfig+0x364>
 8002ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae0:	4a13      	ldr	r2, [pc, #76]	; (8002b30 <UART_SetConfig+0x3a4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d804      	bhi.n	8002af0 <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	e160      	b.n	8002db2 <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 8002af0:	2313      	movs	r3, #19
 8002af2:	2218      	movs	r2, #24
 8002af4:	4694      	mov	ip, r2
 8002af6:	44bc      	add	ip, r7
 8002af8:	4463      	add	r3, ip
 8002afa:	2201      	movs	r2, #1
 8002afc:	701a      	strb	r2, [r3, #0]
 8002afe:	e158      	b.n	8002db2 <UART_SetConfig+0x626>
 8002b00:	efff69f3 	.word	0xefff69f3
 8002b04:	ffffcfff 	.word	0xffffcfff
 8002b08:	40004800 	.word	0x40004800
 8002b0c:	fffff4ff 	.word	0xfffff4ff
 8002b10:	40013800 	.word	0x40013800
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40004400 	.word	0x40004400
 8002b1c:	40004c00 	.word	0x40004c00
 8002b20:	40005000 	.word	0x40005000
 8002b24:	003d0900 	.word	0x003d0900
 8002b28:	00f42400 	.word	0x00f42400
 8002b2c:	000002ff 	.word	0x000002ff
 8002b30:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	2380      	movs	r3, #128	; 0x80
 8002b3a:	021b      	lsls	r3, r3, #8
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d000      	beq.n	8002b42 <UART_SetConfig+0x3b6>
 8002b40:	e0a9      	b.n	8002c96 <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 8002b42:	231b      	movs	r3, #27
 8002b44:	2218      	movs	r2, #24
 8002b46:	4694      	mov	ip, r2
 8002b48:	44bc      	add	ip, r7
 8002b4a:	4463      	add	r3, ip
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b08      	cmp	r3, #8
 8002b50:	d86d      	bhi.n	8002c2e <UART_SetConfig+0x4a2>
 8002b52:	009a      	lsls	r2, r3, #2
 8002b54:	4b9f      	ldr	r3, [pc, #636]	; (8002dd4 <UART_SetConfig+0x648>)
 8002b56:	18d3      	adds	r3, r2, r3
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002b5c:	f7ff f8a8 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 8002b60:	0003      	movs	r3, r0
 8002b62:	005a      	lsls	r2, r3, #1
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	085b      	lsrs	r3, r3, #1
 8002b6a:	18d2      	adds	r2, r2, r3
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	0019      	movs	r1, r3
 8002b72:	0010      	movs	r0, r2
 8002b74:	f7fd fac8 	bl	8000108 <__udivsi3>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b7e:	e05e      	b.n	8002c3e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002b80:	f7ff f8ac 	bl	8001cdc <HAL_RCC_GetPCLK2Freq>
 8002b84:	0003      	movs	r3, r0
 8002b86:	005a      	lsls	r2, r3, #1
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	085b      	lsrs	r3, r3, #1
 8002b8e:	18d2      	adds	r2, r2, r3
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	0019      	movs	r1, r3
 8002b96:	0010      	movs	r0, r2
 8002b98:	f7fd fab6 	bl	8000108 <__udivsi3>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ba2:	e04c      	b.n	8002c3e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ba4:	4b8c      	ldr	r3, [pc, #560]	; (8002dd8 <UART_SetConfig+0x64c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2210      	movs	r2, #16
 8002baa:	4013      	ands	r3, r2
 8002bac:	d00e      	beq.n	8002bcc <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	085b      	lsrs	r3, r3, #1
 8002bb4:	4a89      	ldr	r2, [pc, #548]	; (8002ddc <UART_SetConfig+0x650>)
 8002bb6:	189a      	adds	r2, r3, r2
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	0019      	movs	r1, r3
 8002bbe:	0010      	movs	r0, r2
 8002bc0:	f7fd faa2 	bl	8000108 <__udivsi3>
 8002bc4:	0003      	movs	r3, r0
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8002bca:	e038      	b.n	8002c3e <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	085b      	lsrs	r3, r3, #1
 8002bd2:	4a83      	ldr	r2, [pc, #524]	; (8002de0 <UART_SetConfig+0x654>)
 8002bd4:	189a      	adds	r2, r3, r2
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	0019      	movs	r1, r3
 8002bdc:	0010      	movs	r0, r2
 8002bde:	f7fd fa93 	bl	8000108 <__udivsi3>
 8002be2:	0003      	movs	r3, r0
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002be8:	e029      	b.n	8002c3e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bea:	f7fe ffd3 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	005a      	lsls	r2, r3, #1
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	085b      	lsrs	r3, r3, #1
 8002bf8:	18d2      	adds	r2, r2, r3
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	0019      	movs	r1, r3
 8002c00:	0010      	movs	r0, r2
 8002c02:	f7fd fa81 	bl	8000108 <__udivsi3>
 8002c06:	0003      	movs	r3, r0
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c0c:	e017      	b.n	8002c3e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	085b      	lsrs	r3, r3, #1
 8002c14:	2280      	movs	r2, #128	; 0x80
 8002c16:	0252      	lsls	r2, r2, #9
 8002c18:	189a      	adds	r2, r3, r2
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	0019      	movs	r1, r3
 8002c20:	0010      	movs	r0, r2
 8002c22:	f7fd fa71 	bl	8000108 <__udivsi3>
 8002c26:	0003      	movs	r3, r0
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c2c:	e007      	b.n	8002c3e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002c2e:	2313      	movs	r3, #19
 8002c30:	2218      	movs	r2, #24
 8002c32:	4694      	mov	ip, r2
 8002c34:	44bc      	add	ip, r7
 8002c36:	4463      	add	r3, ip
 8002c38:	2201      	movs	r2, #1
 8002c3a:	701a      	strb	r2, [r3, #0]
        break;
 8002c3c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c40:	2b0f      	cmp	r3, #15
 8002c42:	d920      	bls.n	8002c86 <UART_SetConfig+0x4fa>
 8002c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c46:	4a67      	ldr	r2, [pc, #412]	; (8002de4 <UART_SetConfig+0x658>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d81c      	bhi.n	8002c86 <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	200a      	movs	r0, #10
 8002c52:	2418      	movs	r4, #24
 8002c54:	193b      	adds	r3, r7, r4
 8002c56:	181b      	adds	r3, r3, r0
 8002c58:	210f      	movs	r1, #15
 8002c5a:	438a      	bics	r2, r1
 8002c5c:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c60:	085b      	lsrs	r3, r3, #1
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	2207      	movs	r2, #7
 8002c66:	4013      	ands	r3, r2
 8002c68:	b299      	uxth	r1, r3
 8002c6a:	193b      	adds	r3, r7, r4
 8002c6c:	181b      	adds	r3, r3, r0
 8002c6e:	193a      	adds	r2, r7, r4
 8002c70:	1812      	adds	r2, r2, r0
 8002c72:	8812      	ldrh	r2, [r2, #0]
 8002c74:	430a      	orrs	r2, r1
 8002c76:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	193a      	adds	r2, r7, r4
 8002c7e:	1812      	adds	r2, r2, r0
 8002c80:	8812      	ldrh	r2, [r2, #0]
 8002c82:	60da      	str	r2, [r3, #12]
 8002c84:	e095      	b.n	8002db2 <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8002c86:	2313      	movs	r3, #19
 8002c88:	2218      	movs	r2, #24
 8002c8a:	4694      	mov	ip, r2
 8002c8c:	44bc      	add	ip, r7
 8002c8e:	4463      	add	r3, ip
 8002c90:	2201      	movs	r2, #1
 8002c92:	701a      	strb	r2, [r3, #0]
 8002c94:	e08d      	b.n	8002db2 <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 8002c96:	231b      	movs	r3, #27
 8002c98:	2218      	movs	r2, #24
 8002c9a:	4694      	mov	ip, r2
 8002c9c:	44bc      	add	ip, r7
 8002c9e:	4463      	add	r3, ip
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d86a      	bhi.n	8002d7c <UART_SetConfig+0x5f0>
 8002ca6:	009a      	lsls	r2, r3, #2
 8002ca8:	4b4f      	ldr	r3, [pc, #316]	; (8002de8 <UART_SetConfig+0x65c>)
 8002caa:	18d3      	adds	r3, r2, r3
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cb0:	f7fe fffe 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 8002cb4:	0002      	movs	r2, r0
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	085b      	lsrs	r3, r3, #1
 8002cbc:	18d2      	adds	r2, r2, r3
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	0019      	movs	r1, r3
 8002cc4:	0010      	movs	r0, r2
 8002cc6:	f7fd fa1f 	bl	8000108 <__udivsi3>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cd0:	e05c      	b.n	8002d8c <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002cd2:	f7ff f803 	bl	8001cdc <HAL_RCC_GetPCLK2Freq>
 8002cd6:	0002      	movs	r2, r0
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	085b      	lsrs	r3, r3, #1
 8002cde:	18d2      	adds	r2, r2, r3
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	0019      	movs	r1, r3
 8002ce6:	0010      	movs	r0, r2
 8002ce8:	f7fd fa0e 	bl	8000108 <__udivsi3>
 8002cec:	0003      	movs	r3, r0
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cf2:	e04b      	b.n	8002d8c <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cf4:	4b38      	ldr	r3, [pc, #224]	; (8002dd8 <UART_SetConfig+0x64c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2210      	movs	r2, #16
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d00e      	beq.n	8002d1c <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	085b      	lsrs	r3, r3, #1
 8002d04:	4a39      	ldr	r2, [pc, #228]	; (8002dec <UART_SetConfig+0x660>)
 8002d06:	189a      	adds	r2, r3, r2
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	0010      	movs	r0, r2
 8002d10:	f7fd f9fa 	bl	8000108 <__udivsi3>
 8002d14:	0003      	movs	r3, r0
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8002d1a:	e037      	b.n	8002d8c <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	085b      	lsrs	r3, r3, #1
 8002d22:	4a33      	ldr	r2, [pc, #204]	; (8002df0 <UART_SetConfig+0x664>)
 8002d24:	189a      	adds	r2, r3, r2
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	0010      	movs	r0, r2
 8002d2e:	f7fd f9eb 	bl	8000108 <__udivsi3>
 8002d32:	0003      	movs	r3, r0
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d38:	e028      	b.n	8002d8c <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d3a:	f7fe ff2b 	bl	8001b94 <HAL_RCC_GetSysClockFreq>
 8002d3e:	0002      	movs	r2, r0
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	18d2      	adds	r2, r2, r3
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	0010      	movs	r0, r2
 8002d50:	f7fd f9da 	bl	8000108 <__udivsi3>
 8002d54:	0003      	movs	r3, r0
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d5a:	e017      	b.n	8002d8c <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	085b      	lsrs	r3, r3, #1
 8002d62:	2280      	movs	r2, #128	; 0x80
 8002d64:	0212      	lsls	r2, r2, #8
 8002d66:	189a      	adds	r2, r3, r2
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	0010      	movs	r0, r2
 8002d70:	f7fd f9ca 	bl	8000108 <__udivsi3>
 8002d74:	0003      	movs	r3, r0
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d7a:	e007      	b.n	8002d8c <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002d7c:	2313      	movs	r3, #19
 8002d7e:	2218      	movs	r2, #24
 8002d80:	4694      	mov	ip, r2
 8002d82:	44bc      	add	ip, r7
 8002d84:	4463      	add	r3, ip
 8002d86:	2201      	movs	r2, #1
 8002d88:	701a      	strb	r2, [r3, #0]
        break;
 8002d8a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d8e:	2b0f      	cmp	r3, #15
 8002d90:	d908      	bls.n	8002da4 <UART_SetConfig+0x618>
 8002d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d94:	4a13      	ldr	r2, [pc, #76]	; (8002de4 <UART_SetConfig+0x658>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d804      	bhi.n	8002da4 <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002da0:	60da      	str	r2, [r3, #12]
 8002da2:	e006      	b.n	8002db2 <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8002da4:	2313      	movs	r3, #19
 8002da6:	2218      	movs	r2, #24
 8002da8:	4694      	mov	ip, r2
 8002daa:	44bc      	add	ip, r7
 8002dac:	4463      	add	r3, ip
 8002dae:	2201      	movs	r2, #1
 8002db0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	2200      	movs	r2, #0
 8002db6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002dbe:	2313      	movs	r3, #19
 8002dc0:	2218      	movs	r2, #24
 8002dc2:	4694      	mov	ip, r2
 8002dc4:	44bc      	add	ip, r7
 8002dc6:	4463      	add	r3, ip
 8002dc8:	781b      	ldrb	r3, [r3, #0]
}
 8002dca:	0018      	movs	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b00e      	add	sp, #56	; 0x38
 8002dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	08003110 	.word	0x08003110
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	007a1200 	.word	0x007a1200
 8002de0:	01e84800 	.word	0x01e84800
 8002de4:	0000ffff 	.word	0x0000ffff
 8002de8:	08003134 	.word	0x08003134
 8002dec:	003d0900 	.word	0x003d0900
 8002df0:	00f42400 	.word	0x00f42400

08002df4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e00:	2201      	movs	r2, #1
 8002e02:	4013      	ands	r3, r2
 8002e04:	d00b      	beq.n	8002e1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4a4a      	ldr	r2, [pc, #296]	; (8002f38 <UART_AdvFeatureConfig+0x144>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	0019      	movs	r1, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e22:	2202      	movs	r2, #2
 8002e24:	4013      	ands	r3, r2
 8002e26:	d00b      	beq.n	8002e40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4a43      	ldr	r2, [pc, #268]	; (8002f3c <UART_AdvFeatureConfig+0x148>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	0019      	movs	r1, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e44:	2204      	movs	r2, #4
 8002e46:	4013      	ands	r3, r2
 8002e48:	d00b      	beq.n	8002e62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	4a3b      	ldr	r2, [pc, #236]	; (8002f40 <UART_AdvFeatureConfig+0x14c>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	0019      	movs	r1, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e66:	2208      	movs	r2, #8
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d00b      	beq.n	8002e84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	4a34      	ldr	r2, [pc, #208]	; (8002f44 <UART_AdvFeatureConfig+0x150>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	0019      	movs	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e88:	2210      	movs	r2, #16
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	d00b      	beq.n	8002ea6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4a2c      	ldr	r2, [pc, #176]	; (8002f48 <UART_AdvFeatureConfig+0x154>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	0019      	movs	r1, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eaa:	2220      	movs	r2, #32
 8002eac:	4013      	ands	r3, r2
 8002eae:	d00b      	beq.n	8002ec8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	4a25      	ldr	r2, [pc, #148]	; (8002f4c <UART_AdvFeatureConfig+0x158>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	0019      	movs	r1, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	2240      	movs	r2, #64	; 0x40
 8002ece:	4013      	ands	r3, r2
 8002ed0:	d01d      	beq.n	8002f0e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a1d      	ldr	r2, [pc, #116]	; (8002f50 <UART_AdvFeatureConfig+0x15c>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	0019      	movs	r1, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eee:	2380      	movs	r3, #128	; 0x80
 8002ef0:	035b      	lsls	r3, r3, #13
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d10b      	bne.n	8002f0e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a15      	ldr	r2, [pc, #84]	; (8002f54 <UART_AdvFeatureConfig+0x160>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	0019      	movs	r1, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	2280      	movs	r2, #128	; 0x80
 8002f14:	4013      	ands	r3, r2
 8002f16:	d00b      	beq.n	8002f30 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	4a0e      	ldr	r2, [pc, #56]	; (8002f58 <UART_AdvFeatureConfig+0x164>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	0019      	movs	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
  }
}
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	fffdffff 	.word	0xfffdffff
 8002f3c:	fffeffff 	.word	0xfffeffff
 8002f40:	fffbffff 	.word	0xfffbffff
 8002f44:	ffff7fff 	.word	0xffff7fff
 8002f48:	ffffefff 	.word	0xffffefff
 8002f4c:	ffffdfff 	.word	0xffffdfff
 8002f50:	ffefffff 	.word	0xffefffff
 8002f54:	ff9fffff 	.word	0xff9fffff
 8002f58:	fff7ffff 	.word	0xfff7ffff

08002f5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002f6a:	f7fd fe87 	bl	8000c7c <HAL_GetTick>
 8002f6e:	0003      	movs	r3, r0
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2208      	movs	r2, #8
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d10d      	bne.n	8002f9c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	2380      	movs	r3, #128	; 0x80
 8002f84:	0399      	lsls	r1, r3, #14
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	4b16      	ldr	r3, [pc, #88]	; (8002fe4 <UART_CheckIdleState+0x88>)
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	0013      	movs	r3, r2
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f000 f82a 	bl	8002fe8 <UART_WaitOnFlagUntilTimeout>
 8002f94:	1e03      	subs	r3, r0, #0
 8002f96:	d001      	beq.n	8002f9c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e01f      	b.n	8002fdc <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2204      	movs	r2, #4
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d10d      	bne.n	8002fc6 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	2380      	movs	r3, #128	; 0x80
 8002fae:	03d9      	lsls	r1, r3, #15
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	4b0c      	ldr	r3, [pc, #48]	; (8002fe4 <UART_CheckIdleState+0x88>)
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	0013      	movs	r3, r2
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f000 f815 	bl	8002fe8 <UART_WaitOnFlagUntilTimeout>
 8002fbe:	1e03      	subs	r3, r0, #0
 8002fc0:	d001      	beq.n	8002fc6 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e00a      	b.n	8002fdc <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2220      	movs	r2, #32
 8002fca:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2270      	movs	r2, #112	; 0x70
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	0018      	movs	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b004      	add	sp, #16
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	01ffffff 	.word	0x01ffffff

08002fe8 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	603b      	str	r3, [r7, #0]
 8002ff4:	1dfb      	adds	r3, r7, #7
 8002ff6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ff8:	e029      	b.n	800304e <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	d026      	beq.n	800304e <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003000:	f7fd fe3c 	bl	8000c7c <HAL_GetTick>
 8003004:	0002      	movs	r2, r0
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	429a      	cmp	r2, r3
 800300e:	d302      	bcc.n	8003016 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d11b      	bne.n	800304e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4915      	ldr	r1, [pc, #84]	; (8003078 <UART_WaitOnFlagUntilTimeout+0x90>)
 8003022:	400a      	ands	r2, r1
 8003024:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2101      	movs	r1, #1
 8003032:	438a      	bics	r2, r1
 8003034:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2220      	movs	r2, #32
 8003040:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2270      	movs	r2, #112	; 0x70
 8003046:	2100      	movs	r1, #0
 8003048:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e00f      	b.n	800306e <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	69db      	ldr	r3, [r3, #28]
 8003054:	68ba      	ldr	r2, [r7, #8]
 8003056:	4013      	ands	r3, r2
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	425a      	negs	r2, r3
 800305e:	4153      	adcs	r3, r2
 8003060:	b2db      	uxtb	r3, r3
 8003062:	001a      	movs	r2, r3
 8003064:	1dfb      	adds	r3, r7, #7
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	d0c6      	beq.n	8002ffa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	0018      	movs	r0, r3
 8003070:	46bd      	mov	sp, r7
 8003072:	b004      	add	sp, #16
 8003074:	bd80      	pop	{r7, pc}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	fffffe5f 	.word	0xfffffe5f

0800307c <__libc_init_array>:
 800307c:	b570      	push	{r4, r5, r6, lr}
 800307e:	2600      	movs	r6, #0
 8003080:	4d0c      	ldr	r5, [pc, #48]	; (80030b4 <__libc_init_array+0x38>)
 8003082:	4c0d      	ldr	r4, [pc, #52]	; (80030b8 <__libc_init_array+0x3c>)
 8003084:	1b64      	subs	r4, r4, r5
 8003086:	10a4      	asrs	r4, r4, #2
 8003088:	42a6      	cmp	r6, r4
 800308a:	d109      	bne.n	80030a0 <__libc_init_array+0x24>
 800308c:	2600      	movs	r6, #0
 800308e:	f000 f821 	bl	80030d4 <_init>
 8003092:	4d0a      	ldr	r5, [pc, #40]	; (80030bc <__libc_init_array+0x40>)
 8003094:	4c0a      	ldr	r4, [pc, #40]	; (80030c0 <__libc_init_array+0x44>)
 8003096:	1b64      	subs	r4, r4, r5
 8003098:	10a4      	asrs	r4, r4, #2
 800309a:	42a6      	cmp	r6, r4
 800309c:	d105      	bne.n	80030aa <__libc_init_array+0x2e>
 800309e:	bd70      	pop	{r4, r5, r6, pc}
 80030a0:	00b3      	lsls	r3, r6, #2
 80030a2:	58eb      	ldr	r3, [r5, r3]
 80030a4:	4798      	blx	r3
 80030a6:	3601      	adds	r6, #1
 80030a8:	e7ee      	b.n	8003088 <__libc_init_array+0xc>
 80030aa:	00b3      	lsls	r3, r6, #2
 80030ac:	58eb      	ldr	r3, [r5, r3]
 80030ae:	4798      	blx	r3
 80030b0:	3601      	adds	r6, #1
 80030b2:	e7f2      	b.n	800309a <__libc_init_array+0x1e>
 80030b4:	08003160 	.word	0x08003160
 80030b8:	08003160 	.word	0x08003160
 80030bc:	08003160 	.word	0x08003160
 80030c0:	08003164 	.word	0x08003164

080030c4 <memset>:
 80030c4:	0003      	movs	r3, r0
 80030c6:	1812      	adds	r2, r2, r0
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d100      	bne.n	80030ce <memset+0xa>
 80030cc:	4770      	bx	lr
 80030ce:	7019      	strb	r1, [r3, #0]
 80030d0:	3301      	adds	r3, #1
 80030d2:	e7f9      	b.n	80030c8 <memset+0x4>

080030d4 <_init>:
 80030d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030da:	bc08      	pop	{r3}
 80030dc:	469e      	mov	lr, r3
 80030de:	4770      	bx	lr

080030e0 <_fini>:
 80030e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e2:	46c0      	nop			; (mov r8, r8)
 80030e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030e6:	bc08      	pop	{r3}
 80030e8:	469e      	mov	lr, r3
 80030ea:	4770      	bx	lr
