Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Nov 12 16:01:35 2024

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn_IBUF
   cam_data<0>_IBUF
   cam_data<1>_IBUF
   cam_data<2>_IBUF


