{
  "module_name": "tas2780.h",
  "hash_id": "3506fc68fadcdb20d4eec2e151b7347325fcb6abb91f896a93f5dc5d9deaf156",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tas2780.h",
  "human_readable_source": " \n \n\n#ifndef __TAS2780_H__\n#define __TAS2780_H__\n\n \n#define TAS2780_BOOKCTL_PAGE\t0\n#define TAS2780_BOOKCTL_REG\t127\n#define TAS2780_REG(page, reg)\t((page * 128) + reg)\n\n \n#define TAS2780_PAGE\t\tTAS2780_REG(0X0, 0x00)\n#define TAS2780_PAGE_PAGE_MASK\t255\n\n \n#define TAS2780_SW_RST\tTAS2780_REG(0X0, 0x01)\n#define TAS2780_RST\tBIT(0)\n\n \n#define TAS2780_PWR_CTRL\t\tTAS2780_REG(0X0, 0x02)\n#define TAS2780_PWR_CTRL_MASK\t\tGENMASK(1, 0)\n#define TAS2780_PWR_CTRL_ACTIVE\t\t0x0\n#define TAS2780_PWR_CTRL_MUTE\t\tBIT(0)\n#define TAS2780_PWR_CTRL_SHUTDOWN\tBIT(1)\n\n#define TAS2780_VSENSE_POWER_EN\t\t3\n#define TAS2780_ISENSE_POWER_EN\t\t4\n\n \n#define TAS2780_DVC\tTAS2780_REG(0X0, 0x1a)\n#define TAS2780_DVC_MAX\t0xc9\n\n#define TAS2780_CHNL_0  TAS2780_REG(0X0, 0x03)\n\n \n#define TAS2780_TDM_CFG0\t\tTAS2780_REG(0X0, 0x08)\n#define TAS2780_TDM_CFG0_SMP_MASK\tBIT(5)\n#define TAS2780_TDM_CFG0_SMP_48KHZ\t0x0\n#define TAS2780_TDM_CFG0_SMP_44_1KHZ\tBIT(5)\n#define TAS2780_TDM_CFG0_MASK\t\tGENMASK(3, 1)\n#define TAS2780_TDM_CFG0_44_1_48KHZ\tBIT(3)\n#define TAS2780_TDM_CFG0_88_2_96KHZ\t(BIT(3) | BIT(1))\n\n \n#define TAS2780_TDM_CFG1\t\tTAS2780_REG(0X0, 0x09)\n#define TAS2780_TDM_CFG1_MASK\t\tGENMASK(5, 1)\n#define TAS2780_TDM_CFG1_51_SHIFT\t1\n#define TAS2780_TDM_CFG1_RX_MASK\tBIT(0)\n#define TAS2780_TDM_CFG1_RX_RISING\t0x0\n#define TAS2780_TDM_CFG1_RX_FALLING\tBIT(0)\n\n \n#define TAS2780_TDM_CFG2\t\tTAS2780_REG(0X0, 0x0a)\n#define TAS2780_TDM_CFG2_RXW_MASK\tGENMASK(3, 2)\n#define TAS2780_TDM_CFG2_RXW_16BITS\t0x0\n#define TAS2780_TDM_CFG2_RXW_24BITS\tBIT(3)\n#define TAS2780_TDM_CFG2_RXW_32BITS\t(BIT(3) | BIT(2))\n#define TAS2780_TDM_CFG2_RXS_MASK\tGENMASK(1, 0)\n#define TAS2780_TDM_CFG2_RXS_16BITS\t0x0\n#define TAS2780_TDM_CFG2_RXS_24BITS\tBIT(0)\n#define TAS2780_TDM_CFG2_RXS_32BITS\tBIT(1)\n#define TAS2780_TDM_CFG2_SCFG_MASK\tGENMASK(5, 4)\n#define TAS2780_TDM_CFG2_SCFG_I2S\t0x0\n#define TAS2780_TDM_CFG2_SCFG_LEFT_J\tBIT(4)\n#define TAS2780_TDM_CFG2_SCFG_RIGHT_J\tBIT(5)\n\n \n#define TAS2780_TDM_CFG3\t\tTAS2780_REG(0X0, 0x0c)\n#define TAS2780_TDM_CFG3_RXS_MASK\tGENMASK(7, 4)\n#define TAS2780_TDM_CFG3_RXS_SHIFT\t0x4\n#define TAS2780_TDM_CFG3_MASK\t\tGENMASK(3, 0)\n\n \n#define TAS2780_TDM_CFG4\t\tTAS2780_REG(0X0, 0x0d)\n#define TAS2780_TDM_CFG4_TX_OFFSET_MASK\tGENMASK(3, 1)\n\n \n#define TAS2780_TDM_CFG5\t\tTAS2780_REG(0X0, 0x0e)\n#define TAS2780_TDM_CFG5_VSNS_MASK\tBIT(6)\n#define TAS2780_TDM_CFG5_VSNS_ENABLE\tBIT(6)\n#define TAS2780_TDM_CFG5_50_MASK\tGENMASK(5, 0)\n\n \n#define TAS2780_TDM_CFG6\t\tTAS2780_REG(0X0, 0x0f)\n#define TAS2780_TDM_CFG6_ISNS_MASK\tBIT(6)\n#define TAS2780_TDM_CFG6_ISNS_ENABLE\tBIT(6)\n#define TAS2780_TDM_CFG6_50_MASK\tGENMASK(5, 0)\n\n \n#define TAS2780_IC_CFG\t\t\tTAS2780_REG(0X0, 0x5c)\n#define TAS2780_IC_CFG_MASK\t\tGENMASK(7, 6)\n#define TAS2780_IC_CFG_ENABLE\t\t(BIT(7) | BIT(6))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}