library ieee;
use ieee.std_logic_1164.all;

entity Comparador is
	port
	(A,B: in std_logic_vector(11 downto 0);
	igual: out std_logic	);
end Comparador;



architecture behavior of Comparador is
	
	begin
		if A=B then
			igual <= '1';
		else
			igual <= '0';
		end if
end behavior;