v 4
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ORmod.vhdl" "b8283a5f2e50fed4c5cd0b4f693e238bfdcdea6c" "20220708113456.154":
  entity ormod at 1( 0) + 0 on 723;
  architecture comuta of ormod at 12( 220) + 0 on 724;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ADDmod.vhdl" "fe5770b4715730b8c16d6c7668e9437eb220a1bf" "20220708113456.151":
  entity addmod at 1( 0) + 0 on 713;
  architecture comuta of addmod at 14( 256) + 0 on 714;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/f_ADDER.vhdl" "d91313bfb7270e44cee463604ea3b271f67f3723" "20220708113456.159":
  entity f_adder at 1( 0) + 0 on 729;
  architecture comuta of f_adder at 14( 185) + 0 on 730;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_ulaalu.vhdl" "9a537afce6981300879cc2e1762dcd782082f937" "20220708113456.172":
  entity tb_ulaalu at 1( 0) + 0 on 759;
  architecture banana of tb_ulaalu at 7( 77) + 0 on 760;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/regCarga2bit.vhdl" "49b76756429ac8314fd90cd747c93dbbf24063ff" "20220708113456.165":
  entity regcarga2bit at 1( 0) + 0 on 745;
  architecture reg2bit of regcarga2bit at 14( 270) + 0 on 746;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ula.vhdl" "8851cb1c57a7de078aea2df809dad94b29bc518b" "20220708113456.173":
  entity ula at 2( 15) + 0 on 763;
  architecture calculator of ula at 20( 395) + 0 on 764;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/uc_control.vhdl" "3e095e65ff6bb26b7885e8542d481ba0dd848b84" "20220708113456.172":
  entity uc_control at 1( 0) + 0 on 761;
  architecture hohoho_o_cacetinho of uc_control at 7( 56) + 0 on 762;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_pc.vhdl" "a382f490ad2b53e148f20906fe43df099dde57fd" "20220708113456.170":
  entity tb_pc at 1( 0) + 0 on 755;
  architecture chalaranja of tb_pc at 7( 73) + 0 on 756;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20220708113456.167":
  entity tb_as_ram at 1( 0) + 0 on 749;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 750;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/memory.vhdl" "a5ffc531a3668b665c34c8682ec2e416f53c9460" "20220708113456.160":
  entity memory at 1( 0) + 0 on 731;
  architecture george of memory at 18( 414) + 0 on 732;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/neander.vhdl" "90f52fbbc32a086eeaba1774c0207620468d19dc" "20220708113456.163":
  entity neander at 1( 0) + 0 on 739;
  architecture cha_mate of neander at 10( 123) + 0 on 740;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/FFJK.vhdl" "90a92bcaa8e58c254ccc1efc34a749061c7a66e0" "20220708113456.153":
  entity ffjk at 1( 0) + 0 on 719;
  architecture ff of ffjk at 13( 184) + 0 on 720;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/mux2x1.vhdl" "18ee76e5afaea3914efbafad72a1450274ce37bc" "20220708113456.161":
  entity mux2x1 at 1( 0) + 0 on 733;
  architecture bhvr of mux2x1 at 13( 186) + 0 on 734;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/FFD.vhdl" "23bf764b8c32ff789a871977b3736a22df8387d5" "20220708113456.152":
  entity ffd at 1( 0) + 0 on 717;
  architecture ff of ffd at 13( 182) + 0 on 718;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/regCarga8bit.vhdl" "a9e011fd5fe316356aeff805ca20253bafa2a683" "20220708113456.166":
  entity regcarga8bit at 1( 0) + 0 on 747;
  architecture reg1bit of regcarga8bit at 14( 270) + 0 on 748;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/regCarga1bit.vhdl" "c2b1467db0f8cb86075d80342d85badd65e03e92" "20220708113456.165":
  entity regcarga1bit at 1( 0) + 0 on 743;
  architecture reg1bit of regcarga1bit at 14( 223) + 0 on 744;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_mem2ula.vhdl" "15c94b7ceda978db0a68525c2cdade9b5afa904e" "20220708113456.168":
  entity tb_mem2ula at 1( 0) + 0 on 751;
  architecture moteldogarzon of tb_mem2ula at 7( 78) + 0 on 752;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_memory.vhdl" "89a2f2b018c34655f30507127c71393ac76e4261" "20220708113456.169":
  entity tb_memory at 1( 0) + 0 on 753;
  architecture zaz of tb_memory at 7( 77) + 0 on 754;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/as_ram.vhdl" "3f73ba77f28abe495e9836860db5e4964f04d021" "20220708113456.158":
  entity as_ram at 2( 42) + 0 on 725;
  architecture behavior of as_ram at 16( 325) + 0 on 726;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/mux2x8.vhdl" "67d3fc69d4d70eb0db45124d106e36f84ea6afe3" "20220708113456.161":
  entity mux2x8 at 1( 0) + 0 on 735;
  architecture roger of mux2x8 at 13( 260) + 0 on 736;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/pc.vhdl" "ab60299067aeb47632050413396c2728359612a0" "20220708113456.164":
  entity pc at 1( 0) + 0 on 741;
  architecture brigadeiros of pc at 14( 282) + 0 on 742;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/decoder.vhdl" "56cd534e6aeb58b948d09605fefe5c4aa73f627d" "20220708113456.159":
  entity decoder at 1( 0) + 0 on 727;
  architecture minipizzas of decoder at 9( 55) + 0 on 728;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_ula.vhdl" "21a3cf587b4817a54f429b74c483e711390276f8" "20220708113456.171":
  entity tb_ula at 1( 0) + 0 on 757;
  architecture rogerio of tb_ula at 7( 74) + 0 on 758;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ulaalu.vhdl" "9e2250c9748faeb908863fc85ab4b210905281c0" "20220708113456.174":
  entity ulaalu at 2( 15) + 0 on 765;
  architecture super_calculator of ulaalu at 16( 337) + 0 on 766;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ANDmod.vhdl" "e50dff938cba3e69e3a00915144299af87868432" "20220708113456.152":
  entity andmod at 1( 0) + 0 on 715;
  architecture comuta of andmod at 12( 222) + 0 on 716;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/NOTmod.vhdl" "e90d8f1bedac989c857754d6b6cf47cd97ae954a" "20220708113456.154":
  entity notmod at 1( 0) + 0 on 721;
  architecture comuta of notmod at 11( 177) + 0 on 722;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/mux5x8.vhdl" "13a44eb72089a52c6b3c3d3d5ed8550f75cd8fac" "20220708113456.162":
  entity mux5x8 at 1( 0) + 0 on 737;
  architecture jorge of mux5x8 at 16( 392) + 0 on 738;
