git clone --depth 1 --no-tags https://github.com/SamueleGerminiani/subplatform.git f:/verilog_sva_gh_scraper/data/full_repos/232997046
git clone --depth 1 --no-tags https://github.com/lawrie/jupiter_ace.git f:/verilog_sva_gh_scraper/data/full_repos/232614240
git clone --depth 1 --no-tags https://github.com/hercules8088/DAC_Spartan3E.git f:/verilog_sva_gh_scraper/data/full_repos/232084999
git clone --depth 1 --no-tags https://github.com/KausikN/BTech_ComputerArchVerilog_Files.git f:/verilog_sva_gh_scraper/data/full_repos/232371468
git clone --depth 1 --no-tags https://github.com/llldy1012/Study.git f:/verilog_sva_gh_scraper/data/full_repos/233792642
git clone --depth 1 --no-tags https://github.com/fulingyue/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/236389267
git clone --depth 1 --no-tags https://github.com/YuunqiLiu/uhdl_dev.git f:/verilog_sva_gh_scraper/data/full_repos/237189110
git clone --depth 1 --no-tags https://github.com/hamedsteiner/Cosine-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/236085764
git clone --depth 1 --no-tags https://github.com/connorpds/32bitAdder.git f:/verilog_sva_gh_scraper/data/full_repos/235687842
git clone --depth 1 --no-tags https://github.com/raindroid/ECE342.git f:/verilog_sva_gh_scraper/data/full_repos/233314308
git clone --depth 1 --no-tags https://github.com/jnfem112/CA2018FALL.git f:/verilog_sva_gh_scraper/data/full_repos/232583880
git clone --depth 1 --no-tags https://github.com/vale5230/Snake-Game-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/232252221
git clone --depth 1 --no-tags https://github.com/ZenghaoWang/ILoveVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/237655855
git clone --depth 1 --no-tags https://github.com/reed-foster/fpga-pitch-shifter.git f:/verilog_sva_gh_scraper/data/full_repos/234233996
git clone --depth 1 --no-tags https://github.com/NeoChen1024/Aeon-K12-FPGA-Miner.git f:/verilog_sva_gh_scraper/data/full_repos/231936097
git clone --depth 1 --no-tags https://github.com/vlvassilev/ice4pi.git f:/verilog_sva_gh_scraper/data/full_repos/237020987
git clone --depth 1 --no-tags https://github.com/splinedrive/fpga_neo_pixel.git f:/verilog_sva_gh_scraper/data/full_repos/237520232
git clone --depth 1 --no-tags https://github.com/16oh4/IEEE754AdderASIC.git f:/verilog_sva_gh_scraper/data/full_repos/232944887
git clone --depth 1 --no-tags https://github.com/KanaHayama/TemperatureControl.git f:/verilog_sva_gh_scraper/data/full_repos/236611871
git clone --depth 1 --no-tags https://github.com/shehabeldeenibrahim/RV32IC-RTL-modeling-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/235927229
git clone --depth 1 --no-tags https://github.com/yishiyu/mipscpu.git f:/verilog_sva_gh_scraper/data/full_repos/232572756
git clone --depth 1 --no-tags https://github.com/tripat67/RobisAngels.git f:/verilog_sva_gh_scraper/data/full_repos/238783070
git clone --depth 1 --no-tags https://github.com/helix-osu-firmware/spi-bootload.git f:/verilog_sva_gh_scraper/data/full_repos/235452692
git clone --depth 1 --no-tags https://github.com/Strato75/FPGACorrelator.git f:/verilog_sva_gh_scraper/data/full_repos/238423518
git clone --depth 1 --no-tags https://github.com/BiliouriV/Gray-Counter-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/232691356
git clone --depth 1 --no-tags https://github.com/mgwang37/BandwidthControl.git f:/verilog_sva_gh_scraper/data/full_repos/233802393
git clone --depth 1 --no-tags https://github.com/ihansam/2020_winter_proj.git f:/verilog_sva_gh_scraper/data/full_repos/234705752
git clone --depth 1 --no-tags https://github.com/yychdu/FPGA_elevator.git f:/verilog_sva_gh_scraper/data/full_repos/236017944
git clone --depth 1 --no-tags https://github.com/Jon-S-Hall/Pipelined-RISC_V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/232869497
git clone --depth 1 --no-tags https://github.com/lootr5858/UART_APB.git f:/verilog_sva_gh_scraper/data/full_repos/235298779
git clone --depth 1 --no-tags https://github.com/ys-zong/FPGA-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/233386688
git clone --depth 1 --no-tags https://github.com/jpszczolowski/des-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/231983431
git clone --depth 1 --no-tags https://github.com/nadimelhelou/single-cycle-processor-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/237071581
git clone --depth 1 --no-tags https://github.com/alanswx/Arcade-Tempest_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/239040926
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Ultratank_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/236674586
git clone --depth 1 --no-tags https://github.com/kasyap-pasumarthy/ECE-564-Project.git f:/verilog_sva_gh_scraper/data/full_repos/232631958
git clone --depth 1 --no-tags https://github.com/ErichWanzek2/Verilog_Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/232188171
git clone --depth 1 --no-tags https://github.com/yaminshweyee/CECS440.git f:/verilog_sva_gh_scraper/data/full_repos/236280816
git clone --depth 1 --no-tags https://github.com/Stavros/LedToggle.git f:/verilog_sva_gh_scraper/data/full_repos/237961817
git clone --depth 1 --no-tags https://github.com/Jack0v/LCD1602.git f:/verilog_sva_gh_scraper/data/full_repos/233140152
git clone --depth 1 --no-tags https://github.com/secworks/xchacha.git f:/verilog_sva_gh_scraper/data/full_repos/233816009
git clone --depth 1 --no-tags https://github.com/wisdom1972/BPI_M64_Trion_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/238702753
git clone --depth 1 --no-tags https://github.com/Coded99/Test_Data_Generation_for_SBST_of_Microprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/235010809
git clone --depth 1 --no-tags https://github.com/FalsitaFine/hardware-designs.git f:/verilog_sva_gh_scraper/data/full_repos/232278240
git clone --depth 1 --no-tags https://github.com/Kevinkios/FPGA-binarized-neural-network-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/235791297
git clone --depth 1 --no-tags https://github.com/ErichWanzek2/Verilog_Flip_Flop_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/232185813
git clone --depth 1 --no-tags https://github.com/16oh4/64BitArrayMultiplierASIC.git f:/verilog_sva_gh_scraper/data/full_repos/232674890
git clone --depth 1 --no-tags https://github.com/Lvwings/AFE-ADSDriveSystem.git f:/verilog_sva_gh_scraper/data/full_repos/233190266
git clone --depth 1 --no-tags https://github.com/ljh415/Verilog_Breaking_Blocks_2019.git f:/verilog_sva_gh_scraper/data/full_repos/234072968
git clone --depth 1 --no-tags https://github.com/Bazifrasool/AI-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/237745105
git clone --depth 1 --no-tags https://github.com/kalhorghazal/House-Price-Prediction-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/237423309
git clone --depth 1 --no-tags https://github.com/franhans/FPGA_Snake.git f:/verilog_sva_gh_scraper/data/full_repos/237230089
git clone --depth 1 --no-tags https://github.com/hamayelq/ECE3829LAB2.git f:/verilog_sva_gh_scraper/data/full_repos/235606933
git clone --depth 1 --no-tags https://github.com/zuki/retro-v.git f:/verilog_sva_gh_scraper/data/full_repos/237380077
git clone --depth 1 --no-tags https://github.com/16oh4/EuclidsAlgorithmProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/232682802
git clone --depth 1 --no-tags https://github.com/Akhil-Kapadia/Project_Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/236858809
git clone --depth 1 --no-tags https://github.com/saramorimoto/SPIKids.git f:/verilog_sva_gh_scraper/data/full_repos/235410933
git clone --depth 1 --no-tags https://github.com/yaminshweyee/CECS301.git f:/verilog_sva_gh_scraper/data/full_repos/236283266
git clone --depth 1 --no-tags https://github.com/oshablue/fpga-rscpt-up5k.git f:/verilog_sva_gh_scraper/data/full_repos/235680112
git clone --depth 1 --no-tags https://github.com/mudit-dhawan/verilogCodes.git f:/verilog_sva_gh_scraper/data/full_repos/233047582
git clone --depth 1 --no-tags https://github.com/joanmaga/MIPS-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/235216323
git clone --depth 1 --no-tags https://github.com/Floyd-Fish/regHeap-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/237421902
git clone --depth 1 --no-tags https://github.com/sajattack/Chip8_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/238331345
git clone --depth 1 --no-tags https://github.com/yongshuo-Z/FPGA-3LevelCpu.git f:/verilog_sva_gh_scraper/data/full_repos/233390718
git clone --depth 1 --no-tags https://github.com/moelshabshiri/riscVprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/233881975
git clone --depth 1 --no-tags https://github.com/yadavUjjwal/Image-Processing-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/233108504
git clone --depth 1 --no-tags https://github.com/smrmodares/verilog_serial_master_slave.git f:/verilog_sva_gh_scraper/data/full_repos/237738892
git clone --depth 1 --no-tags https://github.com/cornell-brg/basejump_stl.git f:/verilog_sva_gh_scraper/data/full_repos/236122917
git clone --depth 1 --no-tags https://github.com/0x6770/DECA_4.git f:/verilog_sva_gh_scraper/data/full_repos/237526658
git clone --depth 1 --no-tags https://github.com/aijayadams/ws2812-fpga-driver.git f:/verilog_sva_gh_scraper/data/full_repos/237104616
git clone --depth 1 --no-tags https://github.com/ZzzzzzS/FPGA_DDS.git f:/verilog_sva_gh_scraper/data/full_repos/236526716
git clone --depth 1 --no-tags https://github.com/s106321059/finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/232278245
git clone --depth 1 --no-tags https://github.com/ErichWanzek2/Verilog_Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/232187067
git clone --depth 1 --no-tags https://github.com/16oh4/ALU4FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/232683658
git clone --depth 1 --no-tags https://github.com/Neuromod/FM-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/233318424
git clone --depth 1 --no-tags https://github.com/NazarVolynko/FM_transmmiter_FPGA_with_microphone.git f:/verilog_sva_gh_scraper/data/full_repos/232773523
git clone --depth 1 --no-tags https://github.com/UkcaGreen/Verilog-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/236171774
git clone --depth 1 --no-tags https://github.com/wisdom1972/multi_image.git f:/verilog_sva_gh_scraper/data/full_repos/237570034
git clone --depth 1 --no-tags https://github.com/saghajani/MIPS-multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/237927381
git clone --depth 1 --no-tags https://github.com/ErichWanzek2/Verilog_Seven_Segment_Display.git f:/verilog_sva_gh_scraper/data/full_repos/232187706
git clone --depth 1 --no-tags https://github.com/Jorra04/EECS2021-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/235220151
git clone --depth 1 --no-tags https://github.com/AnitaGhandehari/ASIC_FPGA_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/237616128
git clone --depth 1 --no-tags https://github.com/skswe/FPGA-Audio-Synth.git f:/verilog_sva_gh_scraper/data/full_repos/237644288
git clone --depth 1 --no-tags https://github.com/azarmadr/uart_verif.git f:/verilog_sva_gh_scraper/data/full_repos/232098158
git clone --depth 1 --no-tags https://github.com/vipul43/RISC_V_architecture_design.git f:/verilog_sva_gh_scraper/data/full_repos/238243595
git clone --depth 1 --no-tags https://github.com/agn77/mipspipeline.git f:/verilog_sva_gh_scraper/data/full_repos/238376086
git clone --depth 1 --no-tags https://github.com/PineXmas/ECE540_Proj_02_Rojobot.git f:/verilog_sva_gh_scraper/data/full_repos/238846374
git clone --depth 1 --no-tags https://github.com/ErichWanzek2/Verilog_60secondtimer.git f:/verilog_sva_gh_scraper/data/full_repos/232183462
git clone --depth 1 --no-tags https://github.com/oakayasaroglu/Color-Matching-Game-on-FPGA-8-square-.git f:/verilog_sva_gh_scraper/data/full_repos/235036141
git clone --depth 1 --no-tags https://github.com/Floyd-Fish/AZ-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/236989266
git clone --depth 1 --no-tags https://github.com/zhangzek/Hardware_implementation_of_Odd-even-sort_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/231924981
git clone --depth 1 --no-tags https://github.com/yanaginx/led_driver.git f:/verilog_sva_gh_scraper/data/full_repos/237431239
git clone --depth 1 --no-tags https://github.com/amir78729/Logical-Circuits-Course-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/236868038
git clone --depth 1 --no-tags https://github.com/dinoljubic/PSDI-winddir.git f:/verilog_sva_gh_scraper/data/full_repos/232933059
git clone --depth 1 --no-tags https://github.com/bit-hack/go_vt100.git f:/verilog_sva_gh_scraper/data/full_repos/234052689
git clone --depth 1 --no-tags https://github.com/joonhosung/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/232421414
git clone --depth 1 --no-tags https://github.com/16oh4/ProgrammableFIRASIC.git f:/verilog_sva_gh_scraper/data/full_repos/232673858
git clone --depth 1 --no-tags https://github.com/m1geo/IV16-Numitron-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/237266791
git clone --depth 1 --no-tags https://github.com/ramacha7/ECE-337.git f:/verilog_sva_gh_scraper/data/full_repos/234598804
git clone --depth 1 --no-tags https://github.com/keeenjii/MIPS-Inspired-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/234375653
