$date
	Tue Jan 11 15:13:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_sreg_siso $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_sreg_siso $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_sreg_siso $end
$scope module U0 $end
$var wire 1 # sin $end
$upscope $end
$upscope $end
$scope module tb_sreg_siso $end
$scope module U0 $end
$var wire 1 $ sout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#5
0$
1!
#10
0!
#15
1!
#20
1"
0!
#25
1!
#30
0!
#35
1#
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
0#
1!
#100
0!
#105
1#
1!
#110
0!
#115
1$
1!
#120
0!
#125
0#
1!
#130
0!
#135
1#
1!
#140
0!
#145
1!
#150
0!
#155
0#
1!
#160
0!
#165
1#
1!
#170
0!
#175
0$
0#
1!
#180
0!
#185
1$
1#
1!
#190
0!
#195
0#
1!
#200
0!
#205
0$
1#
1!
#210
0!
#215
1$
1!
#220
0!
#225
0#
1!
#230
0!
#235
0$
1#
1!
#240
0!
#245
1$
0#
1!
#250
0!
#255
0$
1!
