|an108_adda_vga_test
clk => clk.IN4
rst_n => rst_n.IN4
c_mode => c_mode.IN1
keyjj[0] => keyjj[0].IN1
keyjj[1] => keyjj[1].IN1
key_wave => key_wave.IN1
ad9280_data[0] => ad9280_data[0].IN1
ad9280_data[1] => ad9280_data[1].IN1
ad9280_data[2] => ad9280_data[2].IN1
ad9280_data[3] => ad9280_data[3].IN1
ad9280_data[4] => ad9280_data[4].IN1
ad9280_data[5] => ad9280_data[5].IN1
ad9280_data[6] => ad9280_data[6].IN1
ad9280_data[7] => ad9280_data[7].IN1
ad9280_clk << adc_clk.DB_MAX_OUTPUT_PORT_TYPE
ad9708_data[0] << dds:dds_inst.data_out
ad9708_data[1] << dds:dds_inst.data_out
ad9708_data[2] << dds:dds_inst.data_out
ad9708_data[3] << dds:dds_inst.data_out
ad9708_data[4] << dds:dds_inst.data_out
ad9708_data[5] << dds:dds_inst.data_out
ad9708_data[6] << dds:dds_inst.data_out
ad9708_data[7] << dds:dds_inst.data_out
ad9708_clk << adda_pll:adda_pll_m0.c0
tmds_clk_p << dvi_encoder:dvi_encoder_m0.tmds_clk_p
tmds_clk_n << dvi_encoder:dvi_encoder_m0.tmds_clk_n
tmds_data_p[0] << dvi_encoder:dvi_encoder_m0.tmds_data_p
tmds_data_p[1] << dvi_encoder:dvi_encoder_m0.tmds_data_p
tmds_data_p[2] << dvi_encoder:dvi_encoder_m0.tmds_data_p
tmds_data_n[0] << dvi_encoder:dvi_encoder_m0.tmds_data_n
tmds_data_n[1] << dvi_encoder:dvi_encoder_m0.tmds_data_n
tmds_data_n[2] << dvi_encoder:dvi_encoder_m0.tmds_data_n


|an108_adda_vga_test|video_pll:video_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|an108_adda_vga_test|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll1:auto_generated.inclk[0]
inclk[1] => video_pll_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|an108_adda_vga_test|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0
pixelclk => pixelclk.IN4
pixelclk5x => pixelclk5x.IN1
rstin => rstin.IN3
blue_din[0] => blue_din[0].IN1
blue_din[1] => blue_din[1].IN1
blue_din[2] => blue_din[2].IN1
blue_din[3] => blue_din[3].IN1
blue_din[4] => blue_din[4].IN1
blue_din[5] => blue_din[5].IN1
blue_din[6] => blue_din[6].IN1
blue_din[7] => blue_din[7].IN1
green_din[0] => green_din[0].IN1
green_din[1] => green_din[1].IN1
green_din[2] => green_din[2].IN1
green_din[3] => green_din[3].IN1
green_din[4] => green_din[4].IN1
green_din[5] => green_din[5].IN1
green_din[6] => green_din[6].IN1
green_din[7] => green_din[7].IN1
red_din[0] => red_din[0].IN1
red_din[1] => red_din[1].IN1
red_din[2] => red_din[2].IN1
red_din[3] => red_din[3].IN1
red_din[4] => red_din[4].IN1
red_din[5] => red_din[5].IN1
red_din[6] => red_din[6].IN1
red_din[7] => red_din[7].IN1
hsync => hsync.IN1
vsync => vsync.IN1
de => de.IN3
tmds_clk_p <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_3_p
tmds_clk_n <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_3_n
tmds_data_p[0] <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_0_p
tmds_data_p[1] <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_1_p
tmds_data_p[2] <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_2_p
tmds_data_n[0] <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_0_n
tmds_data_n[1] <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_1_n
tmds_data_n[2] <= serdes_4b_10to1:serdes_4b_10to1_m0.dataout_2_n


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encb
clkin => cnt[0].CLK
clkin => cnt[1].CLK
clkin => cnt[2].CLK
clkin => cnt[3].CLK
clkin => cnt[4].CLK
clkin => dout[0]~reg0.CLK
clkin => dout[1]~reg0.CLK
clkin => dout[2]~reg0.CLK
clkin => dout[3]~reg0.CLK
clkin => dout[4]~reg0.CLK
clkin => dout[5]~reg0.CLK
clkin => dout[6]~reg0.CLK
clkin => dout[7]~reg0.CLK
clkin => dout[8]~reg0.CLK
clkin => dout[9]~reg0.CLK
clkin => q_m_reg[0].CLK
clkin => q_m_reg[1].CLK
clkin => q_m_reg[2].CLK
clkin => q_m_reg[3].CLK
clkin => q_m_reg[4].CLK
clkin => q_m_reg[5].CLK
clkin => q_m_reg[6].CLK
clkin => q_m_reg[7].CLK
clkin => q_m_reg[8].CLK
clkin => c1_reg.CLK
clkin => c1_q.CLK
clkin => c0_reg.CLK
clkin => c0_q.CLK
clkin => de_reg.CLK
clkin => de_q.CLK
clkin => n0q_m[0].CLK
clkin => n0q_m[1].CLK
clkin => n0q_m[2].CLK
clkin => n0q_m[3].CLK
clkin => n1q_m[0].CLK
clkin => n1q_m[1].CLK
clkin => n1q_m[2].CLK
clkin => n1q_m[3].CLK
clkin => din_q[0].CLK
clkin => din_q[1].CLK
clkin => din_q[2].CLK
clkin => din_q[3].CLK
clkin => din_q[4].CLK
clkin => din_q[5].CLK
clkin => din_q[6].CLK
clkin => din_q[7].CLK
clkin => n1d[0].CLK
clkin => n1d[1].CLK
clkin => n1d[2].CLK
clkin => n1d[3].CLK
rstin => cnt[0].ACLR
rstin => cnt[1].ACLR
rstin => cnt[2].ACLR
rstin => cnt[3].ACLR
rstin => cnt[4].ACLR
rstin => dout[0]~reg0.ACLR
rstin => dout[1]~reg0.ACLR
rstin => dout[2]~reg0.ACLR
rstin => dout[3]~reg0.ACLR
rstin => dout[4]~reg0.ACLR
rstin => dout[5]~reg0.ACLR
rstin => dout[6]~reg0.ACLR
rstin => dout[7]~reg0.ACLR
rstin => dout[8]~reg0.ACLR
rstin => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_q.DATAIN
c1 => c1_q.DATAIN
de => de_q.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encr
clkin => cnt[0].CLK
clkin => cnt[1].CLK
clkin => cnt[2].CLK
clkin => cnt[3].CLK
clkin => cnt[4].CLK
clkin => dout[0]~reg0.CLK
clkin => dout[1]~reg0.CLK
clkin => dout[2]~reg0.CLK
clkin => dout[3]~reg0.CLK
clkin => dout[4]~reg0.CLK
clkin => dout[5]~reg0.CLK
clkin => dout[6]~reg0.CLK
clkin => dout[7]~reg0.CLK
clkin => dout[8]~reg0.CLK
clkin => dout[9]~reg0.CLK
clkin => q_m_reg[0].CLK
clkin => q_m_reg[1].CLK
clkin => q_m_reg[2].CLK
clkin => q_m_reg[3].CLK
clkin => q_m_reg[4].CLK
clkin => q_m_reg[5].CLK
clkin => q_m_reg[6].CLK
clkin => q_m_reg[7].CLK
clkin => q_m_reg[8].CLK
clkin => c1_reg.CLK
clkin => c1_q.CLK
clkin => c0_reg.CLK
clkin => c0_q.CLK
clkin => de_reg.CLK
clkin => de_q.CLK
clkin => n0q_m[0].CLK
clkin => n0q_m[1].CLK
clkin => n0q_m[2].CLK
clkin => n0q_m[3].CLK
clkin => n1q_m[0].CLK
clkin => n1q_m[1].CLK
clkin => n1q_m[2].CLK
clkin => n1q_m[3].CLK
clkin => din_q[0].CLK
clkin => din_q[1].CLK
clkin => din_q[2].CLK
clkin => din_q[3].CLK
clkin => din_q[4].CLK
clkin => din_q[5].CLK
clkin => din_q[6].CLK
clkin => din_q[7].CLK
clkin => n1d[0].CLK
clkin => n1d[1].CLK
clkin => n1d[2].CLK
clkin => n1d[3].CLK
rstin => cnt[0].ACLR
rstin => cnt[1].ACLR
rstin => cnt[2].ACLR
rstin => cnt[3].ACLR
rstin => cnt[4].ACLR
rstin => dout[0]~reg0.ACLR
rstin => dout[1]~reg0.ACLR
rstin => dout[2]~reg0.ACLR
rstin => dout[3]~reg0.ACLR
rstin => dout[4]~reg0.ACLR
rstin => dout[5]~reg0.ACLR
rstin => dout[6]~reg0.ACLR
rstin => dout[7]~reg0.ACLR
rstin => dout[8]~reg0.ACLR
rstin => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_q.DATAIN
c1 => c1_q.DATAIN
de => de_q.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encg
clkin => cnt[0].CLK
clkin => cnt[1].CLK
clkin => cnt[2].CLK
clkin => cnt[3].CLK
clkin => cnt[4].CLK
clkin => dout[0]~reg0.CLK
clkin => dout[1]~reg0.CLK
clkin => dout[2]~reg0.CLK
clkin => dout[3]~reg0.CLK
clkin => dout[4]~reg0.CLK
clkin => dout[5]~reg0.CLK
clkin => dout[6]~reg0.CLK
clkin => dout[7]~reg0.CLK
clkin => dout[8]~reg0.CLK
clkin => dout[9]~reg0.CLK
clkin => q_m_reg[0].CLK
clkin => q_m_reg[1].CLK
clkin => q_m_reg[2].CLK
clkin => q_m_reg[3].CLK
clkin => q_m_reg[4].CLK
clkin => q_m_reg[5].CLK
clkin => q_m_reg[6].CLK
clkin => q_m_reg[7].CLK
clkin => q_m_reg[8].CLK
clkin => c1_reg.CLK
clkin => c1_q.CLK
clkin => c0_reg.CLK
clkin => c0_q.CLK
clkin => de_reg.CLK
clkin => de_q.CLK
clkin => n0q_m[0].CLK
clkin => n0q_m[1].CLK
clkin => n0q_m[2].CLK
clkin => n0q_m[3].CLK
clkin => n1q_m[0].CLK
clkin => n1q_m[1].CLK
clkin => n1q_m[2].CLK
clkin => n1q_m[3].CLK
clkin => din_q[0].CLK
clkin => din_q[1].CLK
clkin => din_q[2].CLK
clkin => din_q[3].CLK
clkin => din_q[4].CLK
clkin => din_q[5].CLK
clkin => din_q[6].CLK
clkin => din_q[7].CLK
clkin => n1d[0].CLK
clkin => n1d[1].CLK
clkin => n1d[2].CLK
clkin => n1d[3].CLK
rstin => cnt[0].ACLR
rstin => cnt[1].ACLR
rstin => cnt[2].ACLR
rstin => cnt[3].ACLR
rstin => cnt[4].ACLR
rstin => dout[0]~reg0.ACLR
rstin => dout[1]~reg0.ACLR
rstin => dout[2]~reg0.ACLR
rstin => dout[3]~reg0.ACLR
rstin => dout[4]~reg0.ACLR
rstin => dout[5]~reg0.ACLR
rstin => dout[6]~reg0.ACLR
rstin => dout[7]~reg0.ACLR
rstin => dout[8]~reg0.ACLR
rstin => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_q.DATAIN
c1 => c1_q.DATAIN
de => de_q.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0
clk => ~NO_FANOUT~
clkx5 => clkx5.IN2
datain_0[0] => TMDS_shift_0h.DATAB
datain_0[1] => TMDS_shift_0l.DATAB
datain_0[2] => TMDS_shift_0h.DATAB
datain_0[3] => TMDS_shift_0l.DATAB
datain_0[4] => TMDS_shift_0h.DATAB
datain_0[5] => TMDS_shift_0l.DATAB
datain_0[6] => TMDS_shift_0h.DATAB
datain_0[7] => TMDS_shift_0l.DATAB
datain_0[8] => TMDS_shift_0h.DATAB
datain_0[9] => TMDS_shift_0l.DATAB
datain_1[0] => TMDS_shift_1h.DATAB
datain_1[1] => TMDS_shift_1l.DATAB
datain_1[2] => TMDS_shift_1h.DATAB
datain_1[3] => TMDS_shift_1l.DATAB
datain_1[4] => TMDS_shift_1h.DATAB
datain_1[5] => TMDS_shift_1l.DATAB
datain_1[6] => TMDS_shift_1h.DATAB
datain_1[7] => TMDS_shift_1l.DATAB
datain_1[8] => TMDS_shift_1h.DATAB
datain_1[9] => TMDS_shift_1l.DATAB
datain_2[0] => ~NO_FANOUT~
datain_2[1] => ~NO_FANOUT~
datain_2[2] => TMDS_shift_2h.DATAB
datain_2[3] => TMDS_shift_2l.DATAB
datain_2[4] => TMDS_shift_2h.DATAB
datain_2[5] => TMDS_shift_2l.DATAB
datain_2[6] => TMDS_shift_2h.DATAB
datain_2[7] => TMDS_shift_2l.DATAB
datain_2[8] => TMDS_shift_2h.DATAB
datain_2[9] => TMDS_shift_2l.DATAB
datain_3[0] => TMDS_shift_3h.DATAB
datain_3[0] => TMDS_shift_2h.DATAB
datain_3[1] => TMDS_shift_3l.DATAB
datain_3[1] => TMDS_shift_2l.DATAB
datain_3[2] => TMDS_shift_3h.DATAB
datain_3[3] => TMDS_shift_3l.DATAB
datain_3[4] => TMDS_shift_3h.DATAB
datain_3[5] => TMDS_shift_3l.DATAB
datain_3[6] => TMDS_shift_3h.DATAB
datain_3[7] => TMDS_shift_3l.DATAB
datain_3[8] => TMDS_shift_3h.DATAB
datain_3[9] => TMDS_shift_3l.DATAB
dataout_0_p <= altddio_out:altddio_out_0.dataout
dataout_0_n <= altddio_out:altddio_out_1.dataout
dataout_1_p <= altddio_out:altddio_out_0.dataout
dataout_1_n <= altddio_out:altddio_out_1.dataout
dataout_2_p <= altddio_out:altddio_out_0.dataout
dataout_2_n <= altddio_out:altddio_out_1.dataout
dataout_3_p <= altddio_out:altddio_out_0.dataout
dataout_3_n <= altddio_out:altddio_out_1.dataout


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|an108_adda_vga_test|adda_pll:adda_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|an108_adda_vga_test|adda_pll:adda_pll_m0|altpll:altpll_component
inclk[0] => adda_pll_altpll1:auto_generated.inclk[0]
inclk[1] => adda_pll_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|an108_adda_vga_test|adda_pll:adda_pll_m0|altpll:altpll_component|adda_pll_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|an108_adda_vga_test|color_bar:color_bar_m0
clk => rgb_b_reg[0].CLK
clk => rgb_b_reg[1].CLK
clk => rgb_b_reg[2].CLK
clk => rgb_b_reg[3].CLK
clk => rgb_b_reg[4].CLK
clk => rgb_b_reg[5].CLK
clk => rgb_b_reg[6].CLK
clk => rgb_b_reg[7].CLK
clk => rgb_g_reg[0].CLK
clk => rgb_g_reg[1].CLK
clk => rgb_g_reg[2].CLK
clk => rgb_g_reg[3].CLK
clk => rgb_g_reg[4].CLK
clk => rgb_g_reg[5].CLK
clk => rgb_g_reg[6].CLK
clk => rgb_g_reg[7].CLK
clk => rgb_r_reg[0].CLK
clk => rgb_r_reg[1].CLK
clk => rgb_r_reg[2].CLK
clk => rgb_r_reg[3].CLK
clk => rgb_r_reg[4].CLK
clk => rgb_r_reg[5].CLK
clk => rgb_r_reg[6].CLK
clk => rgb_r_reg[7].CLK
clk => v_active.CLK
clk => vs_reg.CLK
clk => h_active.CLK
clk => hs_reg.CLK
clk => v_cnt[0].CLK
clk => v_cnt[1].CLK
clk => v_cnt[2].CLK
clk => v_cnt[3].CLK
clk => v_cnt[4].CLK
clk => v_cnt[5].CLK
clk => v_cnt[6].CLK
clk => v_cnt[7].CLK
clk => v_cnt[8].CLK
clk => v_cnt[9].CLK
clk => v_cnt[10].CLK
clk => v_cnt[11].CLK
clk => active_x[0].CLK
clk => active_x[1].CLK
clk => active_x[2].CLK
clk => active_x[3].CLK
clk => active_x[4].CLK
clk => active_x[5].CLK
clk => active_x[6].CLK
clk => active_x[7].CLK
clk => active_x[8].CLK
clk => active_x[9].CLK
clk => active_x[10].CLK
clk => active_x[11].CLK
clk => h_cnt[0].CLK
clk => h_cnt[1].CLK
clk => h_cnt[2].CLK
clk => h_cnt[3].CLK
clk => h_cnt[4].CLK
clk => h_cnt[5].CLK
clk => h_cnt[6].CLK
clk => h_cnt[7].CLK
clk => h_cnt[8].CLK
clk => h_cnt[9].CLK
clk => h_cnt[10].CLK
clk => h_cnt[11].CLK
clk => video_active_d0.CLK
clk => vs_reg_d0.CLK
clk => hs_reg_d0.CLK
rst => rgb_b_reg[0].ACLR
rst => rgb_b_reg[1].ACLR
rst => rgb_b_reg[2].ACLR
rst => rgb_b_reg[3].ACLR
rst => rgb_b_reg[4].ACLR
rst => rgb_b_reg[5].ACLR
rst => rgb_b_reg[6].ACLR
rst => rgb_b_reg[7].ACLR
rst => rgb_g_reg[0].ACLR
rst => rgb_g_reg[1].ACLR
rst => rgb_g_reg[2].ACLR
rst => rgb_g_reg[3].ACLR
rst => rgb_g_reg[4].ACLR
rst => rgb_g_reg[5].ACLR
rst => rgb_g_reg[6].ACLR
rst => rgb_g_reg[7].ACLR
rst => rgb_r_reg[0].ACLR
rst => rgb_r_reg[1].ACLR
rst => rgb_r_reg[2].ACLR
rst => rgb_r_reg[3].ACLR
rst => rgb_r_reg[4].ACLR
rst => rgb_r_reg[5].ACLR
rst => rgb_r_reg[6].ACLR
rst => rgb_r_reg[7].ACLR
rst => v_active.ACLR
rst => vs_reg.ACLR
rst => h_active.ACLR
rst => hs_reg.ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => active_x[0].ACLR
rst => active_x[1].ACLR
rst => active_x[2].ACLR
rst => active_x[3].ACLR
rst => active_x[4].ACLR
rst => active_x[5].ACLR
rst => active_x[6].ACLR
rst => active_x[7].ACLR
rst => active_x[8].ACLR
rst => active_x[9].ACLR
rst => active_x[10].ACLR
rst => active_x[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
rst => video_active_d0.ACLR
rst => vs_reg_d0.ACLR
rst => hs_reg_d0.ACLR
hs <= hs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= video_active_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|dds:dds_inst
sys_clk => sys_clk.IN4
sys_rst_n => sys_rst_n.IN3
wave_select[0] => Decoder2.IN2
wave_select[1] => Decoder1.IN2
wave_select[2] => Decoder1.IN1
wave_select[2] => Decoder2.IN1
wave_select[3] => Decoder1.IN0
wave_select[3] => Decoder2.IN0
c_mode => c_mode.IN1
keyjj[0] => keyjj[0].IN1
keyjj[1] => keyjj[1].IN1
data_out[0] <= rom_wave:rom_wave_inst.q
data_out[1] <= rom_wave:rom_wave_inst.q
data_out[2] <= rom_wave:rom_wave_inst.q
data_out[3] <= rom_wave:rom_wave_inst.q
data_out[4] <= rom_wave:rom_wave_inst.q
data_out[5] <= rom_wave:rom_wave_inst.q
data_out[6] <= rom_wave:rom_wave_inst.q
data_out[7] <= rom_wave:rom_wave_inst.q


|an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bj91:auto_generated.address_a[0]
address_a[1] => altsyncram_bj91:auto_generated.address_a[1]
address_a[2] => altsyncram_bj91:auto_generated.address_a[2]
address_a[3] => altsyncram_bj91:auto_generated.address_a[3]
address_a[4] => altsyncram_bj91:auto_generated.address_a[4]
address_a[5] => altsyncram_bj91:auto_generated.address_a[5]
address_a[6] => altsyncram_bj91:auto_generated.address_a[6]
address_a[7] => altsyncram_bj91:auto_generated.address_a[7]
address_a[8] => altsyncram_bj91:auto_generated.address_a[8]
address_a[9] => altsyncram_bj91:auto_generated.address_a[9]
address_a[10] => altsyncram_bj91:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bj91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bj91:auto_generated.q_a[0]
q_a[1] <= altsyncram_bj91:auto_generated.q_a[1]
q_a[2] <= altsyncram_bj91:auto_generated.q_a[2]
q_a[3] <= altsyncram_bj91:auto_generated.q_a[3]
q_a[4] <= altsyncram_bj91:auto_generated.q_a[4]
q_a[5] <= altsyncram_bj91:auto_generated.q_a[5]
q_a[6] <= altsyncram_bj91:auto_generated.q_a[6]
q_a[7] <= altsyncram_bj91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst3
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst2
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst1
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|key_control:key_control_inst
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN1
key_wave => key_wave.IN1
wave_select[0] <= wave_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_select[1] <= wave_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_select[2] <= wave_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave_select[3] <= wave_select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|key_control:key_control_inst|key_filter:key_filter_inst0
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|grid_display:grid_display_m0
rst_n => rst_n.IN1
pclk => pclk.IN1
i_hs => i_hs.IN1
i_vs => i_vs.IN1
i_de => i_de.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
o_hs <= timing_gen_xy:timing_gen_xy_m0.o_hs
o_vs <= timing_gen_xy:timing_gen_xy_m0.o_vs
o_de <= timing_gen_xy:timing_gen_xy_m0.o_de
o_data[0] <= v_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= v_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= v_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= v_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= v_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= v_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= v_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= v_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= v_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= v_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= v_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= v_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= v_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= v_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= v_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= v_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= v_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= v_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= v_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= v_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= v_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= v_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= v_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= v_data[23].DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
rst_n => x_cnt[8].ACLR
rst_n => x_cnt[9].ACLR
rst_n => x_cnt[10].ACLR
rst_n => x_cnt[11].ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => y_cnt[9].ACLR
rst_n => y_cnt[10].ACLR
rst_n => y_cnt[11].ACLR
clk => y_cnt[0].CLK
clk => y_cnt[1].CLK
clk => y_cnt[2].CLK
clk => y_cnt[3].CLK
clk => y_cnt[4].CLK
clk => y_cnt[5].CLK
clk => y_cnt[6].CLK
clk => y_cnt[7].CLK
clk => y_cnt[8].CLK
clk => y_cnt[9].CLK
clk => y_cnt[10].CLK
clk => y_cnt[11].CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => x_cnt[5].CLK
clk => x_cnt[6].CLK
clk => x_cnt[7].CLK
clk => x_cnt[8].CLK
clk => x_cnt[9].CLK
clk => x_cnt[10].CLK
clk => x_cnt[11].CLK
clk => i_data_d1[0].CLK
clk => i_data_d1[1].CLK
clk => i_data_d1[2].CLK
clk => i_data_d1[3].CLK
clk => i_data_d1[4].CLK
clk => i_data_d1[5].CLK
clk => i_data_d1[6].CLK
clk => i_data_d1[7].CLK
clk => i_data_d1[8].CLK
clk => i_data_d1[9].CLK
clk => i_data_d1[10].CLK
clk => i_data_d1[11].CLK
clk => i_data_d1[12].CLK
clk => i_data_d1[13].CLK
clk => i_data_d1[14].CLK
clk => i_data_d1[15].CLK
clk => i_data_d1[16].CLK
clk => i_data_d1[17].CLK
clk => i_data_d1[18].CLK
clk => i_data_d1[19].CLK
clk => i_data_d1[20].CLK
clk => i_data_d1[21].CLK
clk => i_data_d1[22].CLK
clk => i_data_d1[23].CLK
clk => i_data_d0[0].CLK
clk => i_data_d0[1].CLK
clk => i_data_d0[2].CLK
clk => i_data_d0[3].CLK
clk => i_data_d0[4].CLK
clk => i_data_d0[5].CLK
clk => i_data_d0[6].CLK
clk => i_data_d0[7].CLK
clk => i_data_d0[8].CLK
clk => i_data_d0[9].CLK
clk => i_data_d0[10].CLK
clk => i_data_d0[11].CLK
clk => i_data_d0[12].CLK
clk => i_data_d0[13].CLK
clk => i_data_d0[14].CLK
clk => i_data_d0[15].CLK
clk => i_data_d0[16].CLK
clk => i_data_d0[17].CLK
clk => i_data_d0[18].CLK
clk => i_data_d0[19].CLK
clk => i_data_d0[20].CLK
clk => i_data_d0[21].CLK
clk => i_data_d0[22].CLK
clk => i_data_d0[23].CLK
clk => hs_d1.CLK
clk => hs_d0.CLK
clk => vs_d1.CLK
clk => vs_d0.CLK
clk => de_d1.CLK
clk => de_d0.CLK
i_hs => hs_d0.DATAIN
i_vs => vs_d0.DATAIN
i_de => de_d0.DATAIN
i_data[0] => i_data_d0[0].DATAIN
i_data[1] => i_data_d0[1].DATAIN
i_data[2] => i_data_d0[2].DATAIN
i_data[3] => i_data_d0[3].DATAIN
i_data[4] => i_data_d0[4].DATAIN
i_data[5] => i_data_d0[5].DATAIN
i_data[6] => i_data_d0[6].DATAIN
i_data[7] => i_data_d0[7].DATAIN
i_data[8] => i_data_d0[8].DATAIN
i_data[9] => i_data_d0[9].DATAIN
i_data[10] => i_data_d0[10].DATAIN
i_data[11] => i_data_d0[11].DATAIN
i_data[12] => i_data_d0[12].DATAIN
i_data[13] => i_data_d0[13].DATAIN
i_data[14] => i_data_d0[14].DATAIN
i_data[15] => i_data_d0[15].DATAIN
i_data[16] => i_data_d0[16].DATAIN
i_data[17] => i_data_d0[17].DATAIN
i_data[18] => i_data_d0[18].DATAIN
i_data[19] => i_data_d0[19].DATAIN
i_data[20] => i_data_d0[20].DATAIN
i_data[21] => i_data_d0[21].DATAIN
i_data[22] => i_data_d0[22].DATAIN
i_data[23] => i_data_d0[23].DATAIN
o_hs <= hs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_vs <= vs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_de <= de_d1.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_data_d1[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data_d1[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data_d1[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data_d1[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data_d1[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data_d1[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data_d1[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data_d1[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data_d1[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data_d1[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data_d1[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data_d1[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data_d1[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data_d1[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data_d1[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data_d1[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data_d1[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data_d1[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data_d1[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data_d1[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data_d1[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data_d1[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data_d1[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data_d1[23].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y_cnt[11].DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|ad9280_sample:ad9280_sample_m0
adc_clk => sample_cnt[0].CLK
adc_clk => sample_cnt[1].CLK
adc_clk => sample_cnt[2].CLK
adc_clk => sample_cnt[3].CLK
adc_clk => sample_cnt[4].CLK
adc_clk => sample_cnt[5].CLK
adc_clk => sample_cnt[6].CLK
adc_clk => sample_cnt[7].CLK
adc_clk => sample_cnt[8].CLK
adc_clk => sample_cnt[9].CLK
adc_clk => sample_cnt[10].CLK
adc_clk => wait_cnt[0].CLK
adc_clk => wait_cnt[1].CLK
adc_clk => wait_cnt[2].CLK
adc_clk => wait_cnt[3].CLK
adc_clk => wait_cnt[4].CLK
adc_clk => wait_cnt[5].CLK
adc_clk => wait_cnt[6].CLK
adc_clk => wait_cnt[7].CLK
adc_clk => wait_cnt[8].CLK
adc_clk => wait_cnt[9].CLK
adc_clk => wait_cnt[10].CLK
adc_clk => wait_cnt[11].CLK
adc_clk => wait_cnt[12].CLK
adc_clk => wait_cnt[13].CLK
adc_clk => wait_cnt[14].CLK
adc_clk => wait_cnt[15].CLK
adc_clk => wait_cnt[16].CLK
adc_clk => wait_cnt[17].CLK
adc_clk => wait_cnt[18].CLK
adc_clk => wait_cnt[19].CLK
adc_clk => wait_cnt[20].CLK
adc_clk => wait_cnt[21].CLK
adc_clk => wait_cnt[22].CLK
adc_clk => wait_cnt[23].CLK
adc_clk => wait_cnt[24].CLK
adc_clk => wait_cnt[25].CLK
adc_clk => wait_cnt[26].CLK
adc_clk => wait_cnt[27].CLK
adc_clk => wait_cnt[28].CLK
adc_clk => wait_cnt[29].CLK
adc_clk => wait_cnt[30].CLK
adc_clk => wait_cnt[31].CLK
adc_clk => adc_data_d0[0].CLK
adc_clk => adc_data_d0[1].CLK
adc_clk => adc_data_d0[2].CLK
adc_clk => adc_data_d0[3].CLK
adc_clk => adc_data_d0[4].CLK
adc_clk => adc_data_d0[5].CLK
adc_clk => adc_data_d0[6].CLK
adc_clk => adc_data_d0[7].CLK
adc_clk => state~3.DATAIN
rst => sample_cnt[0].ACLR
rst => sample_cnt[1].ACLR
rst => sample_cnt[2].ACLR
rst => sample_cnt[3].ACLR
rst => sample_cnt[4].ACLR
rst => sample_cnt[5].ACLR
rst => sample_cnt[6].ACLR
rst => sample_cnt[7].ACLR
rst => sample_cnt[8].ACLR
rst => sample_cnt[9].ACLR
rst => sample_cnt[10].ACLR
rst => wait_cnt[0].ACLR
rst => wait_cnt[1].ACLR
rst => wait_cnt[2].ACLR
rst => wait_cnt[3].ACLR
rst => wait_cnt[4].ACLR
rst => wait_cnt[5].ACLR
rst => wait_cnt[6].ACLR
rst => wait_cnt[7].ACLR
rst => wait_cnt[8].ACLR
rst => wait_cnt[9].ACLR
rst => wait_cnt[10].ACLR
rst => wait_cnt[11].ACLR
rst => wait_cnt[12].ACLR
rst => wait_cnt[13].ACLR
rst => wait_cnt[14].ACLR
rst => wait_cnt[15].ACLR
rst => wait_cnt[16].ACLR
rst => wait_cnt[17].ACLR
rst => wait_cnt[18].ACLR
rst => wait_cnt[19].ACLR
rst => wait_cnt[20].ACLR
rst => wait_cnt[21].ACLR
rst => wait_cnt[22].ACLR
rst => wait_cnt[23].ACLR
rst => wait_cnt[24].ACLR
rst => wait_cnt[25].ACLR
rst => wait_cnt[26].ACLR
rst => wait_cnt[27].ACLR
rst => wait_cnt[28].ACLR
rst => wait_cnt[29].ACLR
rst => wait_cnt[30].ACLR
rst => wait_cnt[31].ACLR
rst => adc_data_d0[0].ACLR
rst => adc_data_d0[1].ACLR
rst => adc_data_d0[2].ACLR
rst => adc_data_d0[3].ACLR
rst => adc_data_d0[4].ACLR
rst => adc_data_d0[5].ACLR
rst => adc_data_d0[6].ACLR
rst => adc_data_d0[7].ACLR
rst => state~5.DATAIN
adc_data[0] => adc_data_d0[0].DATAIN
adc_data[1] => adc_data_d0[1].DATAIN
adc_data[2] => adc_data_d0[2].DATAIN
adc_data[3] => adc_data_d0[3].DATAIN
adc_data[4] => adc_data_d0[4].DATAIN
adc_data[5] => adc_data_d0[5].DATAIN
adc_data[6] => adc_data_d0[6].DATAIN
adc_data[7] => adc_data_d0[7].DATAIN
adc_data_valid => adc_buf_wr.IN0
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => sample_cnt.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => state.OUTPUTSELECT
adc_data_valid => adc_data_d0[7].ENA
adc_data_valid => adc_data_d0[6].ENA
adc_data_valid => adc_data_d0[5].ENA
adc_data_valid => adc_data_d0[4].ENA
adc_data_valid => adc_data_d0[3].ENA
adc_data_valid => adc_data_d0[2].ENA
adc_data_valid => adc_data_d0[1].ENA
adc_data_valid => adc_data_d0[0].ENA
adc_buf_wr <= adc_buf_wr.DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[0] <= sample_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[1] <= sample_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[2] <= sample_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[3] <= sample_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[4] <= sample_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[5] <= sample_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[6] <= sample_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[7] <= sample_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[8] <= sample_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[9] <= sample_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[10] <= sample_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_addr[11] <= <GND>
adc_buf_data[0] <= adc_data_d0[0].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[1] <= adc_data_d0[1].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[2] <= adc_data_d0[2].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[3] <= adc_data_d0[3].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[4] <= adc_data_d0[4].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[5] <= adc_data_d0[5].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[6] <= adc_data_d0[6].DB_MAX_OUTPUT_PORT_TYPE
adc_buf_data[7] <= adc_data_d0[7].DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|wav_display:wav_display_m0
rst_n => rst_n.IN1
pclk => pclk.IN2
wave_color[0] => v_data.DATAB
wave_color[1] => v_data.DATAB
wave_color[2] => v_data.DATAB
wave_color[3] => v_data.DATAB
wave_color[4] => v_data.DATAB
wave_color[5] => v_data.DATAB
wave_color[6] => v_data.DATAB
wave_color[7] => v_data.DATAB
wave_color[8] => v_data.DATAB
wave_color[9] => v_data.DATAB
wave_color[10] => v_data.DATAB
wave_color[11] => v_data.DATAB
wave_color[12] => v_data.DATAB
wave_color[13] => v_data.DATAB
wave_color[14] => v_data.DATAB
wave_color[15] => v_data.DATAB
wave_color[16] => v_data.DATAB
wave_color[17] => v_data.DATAB
wave_color[18] => v_data.DATAB
wave_color[19] => v_data.DATAB
wave_color[20] => v_data.DATAB
wave_color[21] => v_data.DATAB
wave_color[22] => v_data.DATAB
wave_color[23] => v_data.DATAB
adc_clk => adc_clk.IN1
adc_buf_wr => adc_buf_wr.IN1
adc_buf_addr[0] => adc_buf_addr[0].IN1
adc_buf_addr[1] => adc_buf_addr[1].IN1
adc_buf_addr[2] => adc_buf_addr[2].IN1
adc_buf_addr[3] => adc_buf_addr[3].IN1
adc_buf_addr[4] => adc_buf_addr[4].IN1
adc_buf_addr[5] => adc_buf_addr[5].IN1
adc_buf_addr[6] => adc_buf_addr[6].IN1
adc_buf_addr[7] => adc_buf_addr[7].IN1
adc_buf_addr[8] => adc_buf_addr[8].IN1
adc_buf_addr[9] => adc_buf_addr[9].IN1
adc_buf_addr[10] => ~NO_FANOUT~
adc_buf_addr[11] => ~NO_FANOUT~
adc_buf_data[0] => adc_buf_data[0].IN1
adc_buf_data[1] => adc_buf_data[1].IN1
adc_buf_data[2] => adc_buf_data[2].IN1
adc_buf_data[3] => adc_buf_data[3].IN1
adc_buf_data[4] => adc_buf_data[4].IN1
adc_buf_data[5] => adc_buf_data[5].IN1
adc_buf_data[6] => adc_buf_data[6].IN1
adc_buf_data[7] => adc_buf_data[7].IN1
i_hs => i_hs.IN1
i_vs => i_vs.IN1
i_de => i_de.IN1
i_data[0] => i_data[0].IN1
i_data[1] => i_data[1].IN1
i_data[2] => i_data[2].IN1
i_data[3] => i_data[3].IN1
i_data[4] => i_data[4].IN1
i_data[5] => i_data[5].IN1
i_data[6] => i_data[6].IN1
i_data[7] => i_data[7].IN1
i_data[8] => i_data[8].IN1
i_data[9] => i_data[9].IN1
i_data[10] => i_data[10].IN1
i_data[11] => i_data[11].IN1
i_data[12] => i_data[12].IN1
i_data[13] => i_data[13].IN1
i_data[14] => i_data[14].IN1
i_data[15] => i_data[15].IN1
i_data[16] => i_data[16].IN1
i_data[17] => i_data[17].IN1
i_data[18] => i_data[18].IN1
i_data[19] => i_data[19].IN1
i_data[20] => i_data[20].IN1
i_data[21] => i_data[21].IN1
i_data[22] => i_data[22].IN1
i_data[23] => i_data[23].IN1
o_hs <= timing_gen_xy:timing_gen_xy_m0.o_hs
o_vs <= timing_gen_xy:timing_gen_xy_m0.o_vs
o_de <= timing_gen_xy:timing_gen_xy_m0.o_de
o_data[0] <= v_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= v_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= v_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= v_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= v_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= v_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= v_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= v_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= v_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= v_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= v_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= v_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= v_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= v_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= v_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= v_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= v_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= v_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= v_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= v_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= v_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= v_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= v_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= v_data[23].DB_MAX_OUTPUT_PORT_TYPE


|an108_adda_vga_test|wav_display:wav_display_m0|dpram1024x8:buffer
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|an108_adda_vga_test|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component
wren_a => altsyncram_8bk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8bk1:auto_generated.data_a[0]
data_a[1] => altsyncram_8bk1:auto_generated.data_a[1]
data_a[2] => altsyncram_8bk1:auto_generated.data_a[2]
data_a[3] => altsyncram_8bk1:auto_generated.data_a[3]
data_a[4] => altsyncram_8bk1:auto_generated.data_a[4]
data_a[5] => altsyncram_8bk1:auto_generated.data_a[5]
data_a[6] => altsyncram_8bk1:auto_generated.data_a[6]
data_a[7] => altsyncram_8bk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_8bk1:auto_generated.address_a[0]
address_a[1] => altsyncram_8bk1:auto_generated.address_a[1]
address_a[2] => altsyncram_8bk1:auto_generated.address_a[2]
address_a[3] => altsyncram_8bk1:auto_generated.address_a[3]
address_a[4] => altsyncram_8bk1:auto_generated.address_a[4]
address_a[5] => altsyncram_8bk1:auto_generated.address_a[5]
address_a[6] => altsyncram_8bk1:auto_generated.address_a[6]
address_a[7] => altsyncram_8bk1:auto_generated.address_a[7]
address_a[8] => altsyncram_8bk1:auto_generated.address_a[8]
address_a[9] => altsyncram_8bk1:auto_generated.address_a[9]
address_b[0] => altsyncram_8bk1:auto_generated.address_b[0]
address_b[1] => altsyncram_8bk1:auto_generated.address_b[1]
address_b[2] => altsyncram_8bk1:auto_generated.address_b[2]
address_b[3] => altsyncram_8bk1:auto_generated.address_b[3]
address_b[4] => altsyncram_8bk1:auto_generated.address_b[4]
address_b[5] => altsyncram_8bk1:auto_generated.address_b[5]
address_b[6] => altsyncram_8bk1:auto_generated.address_b[6]
address_b[7] => altsyncram_8bk1:auto_generated.address_b[7]
address_b[8] => altsyncram_8bk1:auto_generated.address_b[8]
address_b[9] => altsyncram_8bk1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8bk1:auto_generated.clock0
clock1 => altsyncram_8bk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_8bk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8bk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8bk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8bk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8bk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8bk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8bk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8bk1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|an108_adda_vga_test|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|an108_adda_vga_test|wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0
rst_n => x_cnt[0].ACLR
rst_n => x_cnt[1].ACLR
rst_n => x_cnt[2].ACLR
rst_n => x_cnt[3].ACLR
rst_n => x_cnt[4].ACLR
rst_n => x_cnt[5].ACLR
rst_n => x_cnt[6].ACLR
rst_n => x_cnt[7].ACLR
rst_n => x_cnt[8].ACLR
rst_n => x_cnt[9].ACLR
rst_n => x_cnt[10].ACLR
rst_n => x_cnt[11].ACLR
rst_n => y_cnt[0].ACLR
rst_n => y_cnt[1].ACLR
rst_n => y_cnt[2].ACLR
rst_n => y_cnt[3].ACLR
rst_n => y_cnt[4].ACLR
rst_n => y_cnt[5].ACLR
rst_n => y_cnt[6].ACLR
rst_n => y_cnt[7].ACLR
rst_n => y_cnt[8].ACLR
rst_n => y_cnt[9].ACLR
rst_n => y_cnt[10].ACLR
rst_n => y_cnt[11].ACLR
clk => y_cnt[0].CLK
clk => y_cnt[1].CLK
clk => y_cnt[2].CLK
clk => y_cnt[3].CLK
clk => y_cnt[4].CLK
clk => y_cnt[5].CLK
clk => y_cnt[6].CLK
clk => y_cnt[7].CLK
clk => y_cnt[8].CLK
clk => y_cnt[9].CLK
clk => y_cnt[10].CLK
clk => y_cnt[11].CLK
clk => x_cnt[0].CLK
clk => x_cnt[1].CLK
clk => x_cnt[2].CLK
clk => x_cnt[3].CLK
clk => x_cnt[4].CLK
clk => x_cnt[5].CLK
clk => x_cnt[6].CLK
clk => x_cnt[7].CLK
clk => x_cnt[8].CLK
clk => x_cnt[9].CLK
clk => x_cnt[10].CLK
clk => x_cnt[11].CLK
clk => i_data_d1[0].CLK
clk => i_data_d1[1].CLK
clk => i_data_d1[2].CLK
clk => i_data_d1[3].CLK
clk => i_data_d1[4].CLK
clk => i_data_d1[5].CLK
clk => i_data_d1[6].CLK
clk => i_data_d1[7].CLK
clk => i_data_d1[8].CLK
clk => i_data_d1[9].CLK
clk => i_data_d1[10].CLK
clk => i_data_d1[11].CLK
clk => i_data_d1[12].CLK
clk => i_data_d1[13].CLK
clk => i_data_d1[14].CLK
clk => i_data_d1[15].CLK
clk => i_data_d1[16].CLK
clk => i_data_d1[17].CLK
clk => i_data_d1[18].CLK
clk => i_data_d1[19].CLK
clk => i_data_d1[20].CLK
clk => i_data_d1[21].CLK
clk => i_data_d1[22].CLK
clk => i_data_d1[23].CLK
clk => i_data_d0[0].CLK
clk => i_data_d0[1].CLK
clk => i_data_d0[2].CLK
clk => i_data_d0[3].CLK
clk => i_data_d0[4].CLK
clk => i_data_d0[5].CLK
clk => i_data_d0[6].CLK
clk => i_data_d0[7].CLK
clk => i_data_d0[8].CLK
clk => i_data_d0[9].CLK
clk => i_data_d0[10].CLK
clk => i_data_d0[11].CLK
clk => i_data_d0[12].CLK
clk => i_data_d0[13].CLK
clk => i_data_d0[14].CLK
clk => i_data_d0[15].CLK
clk => i_data_d0[16].CLK
clk => i_data_d0[17].CLK
clk => i_data_d0[18].CLK
clk => i_data_d0[19].CLK
clk => i_data_d0[20].CLK
clk => i_data_d0[21].CLK
clk => i_data_d0[22].CLK
clk => i_data_d0[23].CLK
clk => hs_d1.CLK
clk => hs_d0.CLK
clk => vs_d1.CLK
clk => vs_d0.CLK
clk => de_d1.CLK
clk => de_d0.CLK
i_hs => hs_d0.DATAIN
i_vs => vs_d0.DATAIN
i_de => de_d0.DATAIN
i_data[0] => i_data_d0[0].DATAIN
i_data[1] => i_data_d0[1].DATAIN
i_data[2] => i_data_d0[2].DATAIN
i_data[3] => i_data_d0[3].DATAIN
i_data[4] => i_data_d0[4].DATAIN
i_data[5] => i_data_d0[5].DATAIN
i_data[6] => i_data_d0[6].DATAIN
i_data[7] => i_data_d0[7].DATAIN
i_data[8] => i_data_d0[8].DATAIN
i_data[9] => i_data_d0[9].DATAIN
i_data[10] => i_data_d0[10].DATAIN
i_data[11] => i_data_d0[11].DATAIN
i_data[12] => i_data_d0[12].DATAIN
i_data[13] => i_data_d0[13].DATAIN
i_data[14] => i_data_d0[14].DATAIN
i_data[15] => i_data_d0[15].DATAIN
i_data[16] => i_data_d0[16].DATAIN
i_data[17] => i_data_d0[17].DATAIN
i_data[18] => i_data_d0[18].DATAIN
i_data[19] => i_data_d0[19].DATAIN
i_data[20] => i_data_d0[20].DATAIN
i_data[21] => i_data_d0[21].DATAIN
i_data[22] => i_data_d0[22].DATAIN
i_data[23] => i_data_d0[23].DATAIN
o_hs <= hs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_vs <= vs_d1.DB_MAX_OUTPUT_PORT_TYPE
o_de <= de_d1.DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= i_data_d1[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data_d1[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data_d1[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data_d1[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data_d1[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data_d1[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data_d1[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data_d1[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data_d1[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data_d1[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data_d1[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data_d1[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data_d1[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data_d1[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data_d1[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data_d1[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= i_data_d1[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= i_data_d1[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= i_data_d1[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= i_data_d1[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= i_data_d1[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= i_data_d1[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= i_data_d1[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= i_data_d1[23].DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
x[11] <= x_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y_cnt[11].DB_MAX_OUTPUT_PORT_TYPE


