Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 17:31:18 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                            Path #1                                                           |                                                      WorstPath from Dst                                                      |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                        3.125 |                                                                                                                        3.125 |
| Path Delay                |                   0.295 |                                                                                                                        9.765 |                                                                                                                        9.008 |
| Logic Delay               | 0.095(33%)              | 2.907(30%)                                                                                                                   | 2.909(33%)                                                                                                                   |
| Net Delay                 | 0.200(67%)              | 6.858(70%)                                                                                                                   | 6.099(67%)                                                                                                                   |
| Clock Skew                |                  -0.039 |                                                                                                                        0.096 |                                                                                                                       -0.413 |
| Slack                     |                   2.782 |                                                                                                                       -6.553 |                                                                                                                       -6.304 |
| Timing Exception          |                         |                                                                                                                              |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                 | 5% x 2%                                                                                                                      | 8% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                       | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                       3 |                                                                                                                          173 |                                                                                                                          236 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed                                                                                                                 |
| Logic Levels              |                       0 |                                                                                                                           23 |                                                                                                                           23 |
| Routes                    |                       1 |                                                                                                                           23 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT4 LUT2 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| End Point Clock           | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| DSP Block                 | None                    | None                                                                                                                         | None                                                                                                                         |
| BRAM                      | None                    | None                                                                                                                         | None                                                                                                                         |
| IO Crossings              |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| High Fanout               |                       3 |                                                                                                                           24 |                                                                                                                           47 |
| Dont Touch                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                      | sector_ret_1625/C                                                                                                            |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sector_ret_1625/D                                                                                                            | pt_ret_1389/D                                                                                                                |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #2                                                                |  WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |               3.125 |
| Path Delay                |                   0.295 |                                                                                                                                  9.752 |               1.205 |
| Logic Delay               | 0.095(33%)              | 2.815(29%)                                                                                                                             | 0.260(22%)          |
| Net Delay                 | 0.200(67%)              | 6.937(71%)                                                                                                                             | 0.945(78%)          |
| Clock Skew                |                  -0.039 |                                                                                                                                  0.084 |              -0.447 |
| Slack                     |                   2.782 |                                                                                                                                 -6.552 |               1.465 |
| Timing Exception          |                         |                                                                                                                                        |                     |
| Bounding Box Size         | 0% x 0%                 | 7% x 2%                                                                                                                                | 3% x 4%             |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 1)              |
| Cumulative Fanout         |                       3 |                                                                                                                                    203 |                   3 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                   0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed        |
| Logic Levels              |                       0 |                                                                                                                                     25 |                   2 |
| Routes                    |                       1 |                                                                                                                                     25 |                   2 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                 |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                 |
| DSP Block                 | None                    | None                                                                                                                                   | None                |
| BRAM                      | None                    | None                                                                                                                                   | None                |
| IO Crossings              |                       0 |                                                                                                                                      0 |                   0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                   0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                   0 |
| High Fanout               |                       3 |                                                                                                                                     33 |                   1 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                   0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D              |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                                | sector_ret_1363/C   |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sector_ret_1363/D                                                                                                                      | sr_2_7.sector[3]/D  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                            Path #3                                                           |                                                      WorstPath from Dst                                                      |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                        3.125 |                                                                                                                        3.125 |
| Path Delay                |                   0.295 |                                                                                                                        9.540 |                                                                                                                        8.783 |
| Logic Delay               | 0.095(33%)              | 2.460(26%)                                                                                                                   | 2.845(33%)                                                                                                                   |
| Net Delay                 | 0.200(67%)              | 7.080(74%)                                                                                                                   | 5.938(67%)                                                                                                                   |
| Clock Skew                |                  -0.039 |                                                                                                                       -0.127 |                                                                                                                       -0.153 |
| Slack                     |                   2.782 |                                                                                                                       -6.551 |                                                                                                                       -5.819 |
| Timing Exception          |                         |                                                                                                                              |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                 | 8% x 2%                                                                                                                      | 8% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                       | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                       3 |                                                                                                                          189 |                                                                                                                          227 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed                                                                                                                 |
| Logic Levels              |                       0 |                                                                                                                           23 |                                                                                                                           23 |
| Routes                    |                       1 |                                                                                                                           23 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT2 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| End Point Clock           | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| DSP Block                 | None                    | None                                                                                                                         | None                                                                                                                         |
| BRAM                      | None                    | None                                                                                                                         | None                                                                                                                         |
| IO Crossings              |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| High Fanout               |                       3 |                                                                                                                           34 |                                                                                                                           47 |
| Dont Touch                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                      | roi_ret_6413/C                                                                                                               |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6413/D                                                                                                               | pt_ret_1389/D                                                                                                                |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                         Path #4                                                         |                                                    WorstPath from Dst                                                   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                   3.125 |                                                                                                                   3.125 |
| Path Delay                |                   0.295 |                                                                                                                   9.650 |                                                                                                                   8.665 |
| Logic Delay               | 0.095(33%)              | 2.305(24%)                                                                                                              | 2.686(31%)                                                                                                              |
| Net Delay                 | 0.200(67%)              | 7.345(76%)                                                                                                              | 5.979(69%)                                                                                                              |
| Clock Skew                |                  -0.039 |                                                                                                                  -0.009 |                                                                                                                  -0.294 |
| Slack                     |                   2.782 |                                                                                                                  -6.542 |                                                                                                                  -5.842 |
| Timing Exception          |                         |                                                                                                                         |                                                                                                                         |
| Bounding Box Size         | 0% x 0%                 | 7% x 2%                                                                                                                 | 7% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                  | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                       3 |                                                                                                                     188 |                                                                                                                     178 |
| Fixed Loc                 |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| Fixed Route               |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                            | Safely Timed                                                                                                            |
| Logic Levels              |                       0 |                                                                                                                      22 |                                                                                                                      22 |
| Routes                    |                       1 |                                                                                                                      23 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                     | clk                                                                                                                     |
| End Point Clock           | clk                     | clk                                                                                                                     | clk                                                                                                                     |
| DSP Block                 | None                    | None                                                                                                                    | None                                                                                                                    |
| BRAM                      | None                    | None                                                                                                                    | None                                                                                                                    |
| IO Crossings              |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| SLR Crossings             |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| PBlocks                   |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| High Fanout               |                       3 |                                                                                                                      34 |                                                                                                                      47 |
| Dont Touch                |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| Mark Debug                |                       0 |                                                                                                                       0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                  | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                  | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                 | roi_ret_6550/C                                                                                                          |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6550/D                                                                                                          | pt_ret_1389/D                                                                                                           |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #5                                                                |  WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |               3.125 |
| Path Delay                |                   0.295 |                                                                                                                                  9.734 |               1.412 |
| Logic Delay               | 0.095(33%)              | 2.798(29%)                                                                                                                             | 0.425(31%)          |
| Net Delay                 | 0.200(67%)              | 6.936(71%)                                                                                                                             | 0.987(69%)          |
| Clock Skew                |                  -0.039 |                                                                                                                                  0.084 |              -0.447 |
| Slack                     |                   2.782 |                                                                                                                                 -6.534 |               1.258 |
| Timing Exception          |                         |                                                                                                                                        |                     |
| Bounding Box Size         | 0% x 0%                 | 7% x 2%                                                                                                                                | 1% x 3%             |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 1)              |
| Cumulative Fanout         |                       3 |                                                                                                                                    203 |                   3 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                   0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed        |
| Logic Levels              |                       0 |                                                                                                                                     25 |                   2 |
| Routes                    |                       1 |                                                                                                                                     25 |                   2 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                 |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                 |
| DSP Block                 | None                    | None                                                                                                                                   | None                |
| BRAM                      | None                    | None                                                                                                                                   | None                |
| IO Crossings              |                       0 |                                                                                                                                      0 |                   0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                   0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                   0 |
| High Fanout               |                       3 |                                                                                                                                     33 |                   1 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                   0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D              |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                                | roi_ret_6666/C      |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6666/D                                                                                                                         | sr_2_7.roi[6]/D     |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                         Path #6                                                         |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                   3.125 |                                                                                                                             3.125 |
| Path Delay                |                   0.295 |                                                                                                                   9.648 |                                                                                                                             9.023 |
| Logic Delay               | 0.095(33%)              | 2.479(26%)                                                                                                              | 2.794(31%)                                                                                                                        |
| Net Delay                 | 0.200(67%)              | 7.169(74%)                                                                                                              | 6.229(69%)                                                                                                                        |
| Clock Skew                |                  -0.039 |                                                                                                                   0.000 |                                                                                                                            -0.302 |
| Slack                     |                   2.782 |                                                                                                                  -6.531 |                                                                                                                            -6.208 |
| Timing Exception          |                         |                                                                                                                         |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 7% x 3%                                                                                                                 | 7% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                  | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                     181 |                                                                                                                               229 |
| Fixed Loc                 |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                            | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                      22 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                      23 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                     | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                     | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                    | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                    | None                                                                                                                              |
| IO Crossings              |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                      23 |                                                                                                                                47 |
| Dont Touch                |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                       0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                  | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                  | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                 | sector_ret_1211/C                                                                                                                 |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | sector_ret_1211/D                                                                                                       | pt_ret_1389/D                                                                                                                     |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #7                                                                |  WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |               3.125 |
| Path Delay                |                   0.295 |                                                                                                                                  9.731 |               1.232 |
| Logic Delay               | 0.095(33%)              | 2.797(29%)                                                                                                                             | 0.360(30%)          |
| Net Delay                 | 0.200(67%)              | 6.934(71%)                                                                                                                             | 0.872(70%)          |
| Clock Skew                |                  -0.039 |                                                                                                                                  0.084 |              -0.447 |
| Slack                     |                   2.782 |                                                                                                                                 -6.531 |               1.438 |
| Timing Exception          |                         |                                                                                                                                        |                     |
| Bounding Box Size         | 0% x 0%                 | 7% x 2%                                                                                                                                | 1% x 3%             |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 1)              |
| Cumulative Fanout         |                       3 |                                                                                                                                    203 |                   3 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                   0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed        |
| Logic Levels              |                       0 |                                                                                                                                     25 |                   2 |
| Routes                    |                       1 |                                                                                                                                     25 |                   2 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                 |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                 |
| DSP Block                 | None                    | None                                                                                                                                   | None                |
| BRAM                      | None                    | None                                                                                                                                   | None                |
| IO Crossings              |                       0 |                                                                                                                                      0 |                   0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                   0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                   0 |
| High Fanout               |                       3 |                                                                                                                                     33 |                   1 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                   0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D              |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                                | roi_ret_6660/C      |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6660/D                                                                                                                         | sr_2_7.roi[2]/D     |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #8                                                                |                                                    WorstPath from Dst                                                   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                                   3.125 |
| Path Delay                |                   0.295 |                                                                                                                                  9.585 |                                                                                                                   8.717 |
| Logic Delay               | 0.095(33%)              | 2.492(26%)                                                                                                                             | 2.614(30%)                                                                                                              |
| Net Delay                 | 0.200(67%)              | 7.093(74%)                                                                                                                             | 6.103(70%)                                                                                                              |
| Clock Skew                |                  -0.039 |                                                                                                                                 -0.062 |                                                                                                                  -0.230 |
| Slack                     |                   2.782 |                                                                                                                                 -6.530 |                                                                                                                  -5.830 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                         |
| Bounding Box Size         | 0% x 0%                 | 4% x 3%                                                                                                                                | 7% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                       3 |                                                                                                                                    192 |                                                                                                                     218 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                            |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                      22 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                     |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                     |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                    |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                    |
| IO Crossings              |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| High Fanout               |                       3 |                                                                                                                                     33 |                                                                                                                      47 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                                | roi_ret_6873/C                                                                                                          |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6873/D                                                                                                                         | pt_ret_1389/D                                                                                                           |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                            Path #9                                                           |                                                      WorstPath from Dst                                                      |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                        3.125 |                                                                                                                        3.125 |
| Path Delay                |                   0.295 |                                                                                                                        9.667 |                                                                                                                        8.793 |
| Logic Delay               | 0.095(33%)              | 2.508(26%)                                                                                                                   | 2.730(32%)                                                                                                                   |
| Net Delay                 | 0.200(67%)              | 7.159(74%)                                                                                                                   | 6.063(68%)                                                                                                                   |
| Clock Skew                |                  -0.039 |                                                                                                                        0.022 |                                                                                                                       -0.327 |
| Slack                     |                   2.782 |                                                                                                                       -6.528 |                                                                                                                       -6.003 |
| Timing Exception          |                         |                                                                                                                              |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                 | 4% x 3%                                                                                                                      | 7% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                       | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                       3 |                                                                                                                          179 |                                                                                                                          255 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed                                                                                                                 |
| Logic Levels              |                       0 |                                                                                                                           23 |                                                                                                                           23 |
| Routes                    |                       1 |                                                                                                                           23 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| End Point Clock           | clk                     | clk                                                                                                                          | clk                                                                                                                          |
| DSP Block                 | None                    | None                                                                                                                         | None                                                                                                                         |
| BRAM                      | None                    | None                                                                                                                         | None                                                                                                                         |
| IO Crossings              |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| High Fanout               |                       3 |                                                                                                                           23 |                                                                                                                           47 |
| Dont Touch                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                      | roi_ret_6899/C                                                                                                               |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6899/D                                                                                                               | pt_ret_1389/D                                                                                                                |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                           Path #10                                                           |                                                         WorstPath from Dst                                                        |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                        3.125 |                                                                                                                             3.125 |
| Path Delay                |                   0.295 |                                                                                                                        9.652 |                                                                                                                             8.824 |
| Logic Delay               | 0.095(33%)              | 2.406(25%)                                                                                                                   | 2.864(33%)                                                                                                                        |
| Net Delay                 | 0.200(67%)              | 7.246(75%)                                                                                                                   | 5.960(67%)                                                                                                                        |
| Clock Skew                |                  -0.039 |                                                                                                                        0.010 |                                                                                                                            -0.313 |
| Slack                     |                   2.782 |                                                                                                                       -6.525 |                                                                                                                            -6.020 |
| Timing Exception          |                         |                                                                                                                              |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%                 | 5% x 3%                                                                                                                      | 7% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                       | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                       3 |                                                                                                                          209 |                                                                                                                               234 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed                                                                                                                      |
| Logic Levels              |                       0 |                                                                                                                           23 |                                                                                                                                24 |
| Routes                    |                       1 |                                                                                                                           24 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                          | clk                                                                                                                               |
| End Point Clock           | clk                     | clk                                                                                                                          | clk                                                                                                                               |
| DSP Block                 | None                    | None                                                                                                                         | None                                                                                                                              |
| BRAM                      | None                    | None                                                                                                                         | None                                                                                                                              |
| IO Crossings              |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| High Fanout               |                       3 |                                                                                                                           33 |                                                                                                                                47 |
| Dont Touch                |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[133]/C        | muon_cand_8.pt_1_rep1/C                                                                                                      | roi_ret_6256/C                                                                                                                    |
| End Point Pin             | muon_cand_8.pt_1_rep1/D | roi_ret_6256/D                                                                                                               | pt_ret_1389/D                                                                                                                     |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 | 2 | 3 | 4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |  22 |  23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+
| clk             | 3.125ns     | 249 | 3 | 4 | 7 | 5 | 11 | 25 | 10 | 10 | 11 |  8 | 11 |  6 | 20 | 13 | 22 | 46 | 13 | 28 | 20 | 16 | 37 | 141 | 104 | 81 | 69 | 29 |  1 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.83 |           3.65 |            9926 | 0(0.0%) | 138(2.3%) | 215(3.6%) | 641(10.7%) | 1311(21.8%) | 3713(61.7%) |         96 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D003_SHORTSR-freq320retfan10000_rev_1 | 0.81 |           4.13 |            7343 | 0(0.0%) | 136(2.3%) | 215(3.6%) |  556(9.4%) | 1311(22.1%) | 3712(62.6%) |         96 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       106% | (CLEL_R_X62Y376,CLEM_X64Y379) | wrapper(100%) |            0% |       5.57031 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       112% | (CLEL_R_X62Y355,CLEM_X64Y358) | wrapper(100%) |            0% |       5.39063 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       122% | (CLEM_X60Y364,CLEM_X64Y371)   | wrapper(100%) |            0% |       5.28348 | 97%          | 0%         |  19% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       108% | (CLEL_R_X62Y374,CLEM_X64Y377) | wrapper(100%) |            0% |       5.54688 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.159% | (CLEM_X60Y348,CLEM_X67Y375)   | wrapper(100%) |            0% |       4.49961 | 83%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Global |                1 |           0.003% | (CLEM_X63Y376,CLEM_X63Y378)   | wrapper(100%) |            0% |       5.66667 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.074% | (CLEM_X60Y348,CLEM_X65Y361)   | wrapper(100%) |            0% |       4.83371 | 89%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.101% | (CLEM_X64Y388,CLEM_X71Y395)   | wrapper(100%) |            0% |       4.17578 | 81%          | 0%         |  22% |   0% | 0%   | NA   | 0%  |    0% |  3% |
| North     | Long   |                2 |           0.014% | (CLEM_X59Y361,CLEM_X60Y367)   | wrapper(100%) |            0% |       5.42857 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                0 |           0.002% | (CLEM_X60Y346,CLEM_X60Y346)   | wrapper(100%) |            0% |         4.875 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.293% | (CLEM_X59Y348,CLEM_X66Y395)   | wrapper(100%) |            0% |       4.40341 | 81%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  2% |
| South     | Short  |                3 |           0.045% | (CLEL_R_X62Y372,CLEM_X67Y379) | wrapper(100%) |            0% |       5.43924 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.219% | (CLEM_X59Y343,CLEM_X66Y366)   | wrapper(100%) |            0% |       4.37737 | 80%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.216% | (CLEM_X60Y364,CLEM_X67Y395)   | wrapper(100%) |            0% |       4.54329 | 83%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  2% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y351   | 384             | 568          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y350 | 386             | 569          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y353 | 379             | 566          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y351 | 386             | 568          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y356 | 379             | 563          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y355 | 379             | 564          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X65Y350   | 384             | 569          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y354 | 379             | 565          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X65Y349   | 384             | 570          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X65Y352   | 384             | 567          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X62Y367 | 374             | 551          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X63Y367   | 377             | 551          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X61Y366   | 368             | 552          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y349 | 386             | 570          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y368 | 379             | 550          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y366 | 374             | 552          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y369 | 374             | 549          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y367 | 379             | 551          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X63Y366   | 377             | 552          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y368 | 374             | 550          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


