	component sopc is
		port (
			clock_clk     : in  std_logic                    := 'X';             -- clk
			in_export     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			out_export    : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n : in  std_logic                    := 'X'              -- reset_n
		);
	end component sopc;

