library IEEE;
use IEEE.STD_LOGIC_1164.all;
 
entity demux_1to4 is
 port(
 
 F : in STD_LOGIC;
 S0: in STD_LOGIC;
 A,B,C: out STD_LOGIC
 );
end demux_1to4;
 
architecture bhv of demux_1to4 is
begin
process (F,S0) is
begin
 if (S0 ='0') then
 A <= F;
 elsif (S0 ='1') then
 B <= F;
 else
 C<= F;
 end if;
 
end process;
end bhv;
