Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Jan 25 15:17:32 2025
| Host         : rdsrv413 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/Topo2A_AD_proj_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9p
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                        Path #1                                                                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 25.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Path Delay                | 18.972                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Logic Delay               | 5.223(28%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Net Delay                 | 13.749(72%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Clock Skew                | 0.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Slack                     | 6.028                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Clock Uncertainty         | 0.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Clock Delay Group         | Same Group                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Logic Levels              | 53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Routes                    | 33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Logical Path              | LUT1/in_mu_pt_0[1]-(1)-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-(2)-LUT3-(2)-LUT4-CARRY8-CARRY8-LUT3-(2)-CARRY8-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY8-LUT4-(1)-LUT5-(86)-LUT2-(58)-LUT3-(1)-CARRY8-CARRY8-(1)-CARRY8-LUT6-(2)-LUT5-(2)-LUT5-(2)-LUT5-(2)-LUT3-(2)-LUT3-CARRY8-LUT6-(2)-LUT4-(2)-LUT4-CARRY8-CARRY8-LUT5-(1)-CARRY8-(46)-LUT2-(1)-CARRY8-LUT6-(16)-LUT2-(3)-CARRY8-(1)-CARRY8-LUT4-(2)-LUT5-CARRY8-CARRY8-LUT5-(1)-CARRY8-(3)-LUT6-(1)-CARRY8-LUT4-(1)-CARRY8/layer9_out_0[11] |
| Start Point Clock         | input port clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| End Point Clock           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| RAM Registers             | None-None                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| IO Crossings              | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| High Fanout               | 86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Start Point Pin Primitive | in_mu_pt_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| End Point Pin Primitive   | layer9_out_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| Start Point Pin           | in_mu_pt_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| End Point Pin             | layer9_out_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 0 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+
| (none)          | 25.000ns    | 2 |  1 |  1 |  1 |  5 | 11 |  1 |  2 |  5 |  7 | 10 | 11 |  2 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 59 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


