##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for CyBUS_CLK
		4.6::Critical Path Report for LCD_CLK
		4.7::Critical Path Report for \Camera:PCLK(0)_PAD\
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
		5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.8::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.9::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Camera_CLK                 | N/A                   | Target: 12.00 MHz   | 
Clock: Camera_CLK(routed)         | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1                    | Frequency: 63.70 MHz  | Target: 0.10 MHz    | 
Clock: Clock_2                    | Frequency: 60.99 MHz  | Target: 0.10 MHz    | 
Clock: Clock_3                    | Frequency: 62.80 MHz  | Target: 0.10 MHz    | 
Clock: Clock_4                    | Frequency: 63.33 MHz  | Target: 0.10 MHz    | 
Clock: CyBUS_CLK                  | Frequency: 82.91 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK               | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                  | N/A                   | Target: 72.00 MHz   | 
Clock: LCD_CLK                    | Frequency: 82.91 MHz  | Target: 7.20 MHz    | 
Clock: \Camera:PCLK(0)_PAD\       | Frequency: 86.25 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               1e+007           9984301     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2               Clock_2               1e+007           9983604     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3               Clock_3               1e+007           9984078     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4               Clock_4               1e+007           9984209     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             LCD_CLK               13888.9          1827        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             \Camera:PCLK(0)_PAD\  555.556          -39817      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               LCD_CLK               138889           129382      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               \Camera:PCLK(0)_PAD\  1111.11          -37668      N/A              N/A         N/A              N/A         N/A              N/A         
\Camera:PCLK(0)_PAD\  \Camera:PCLK(0)_PAD\  10000            -1594       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase        
------------  ------------  ----------------------  
CS(0)_PAD:in  6742          \Camera:PCLK(0)_PAD\:R  
CS(1)_PAD:in  6332          \Camera:PCLK(0)_PAD\:R  
CS(2)_PAD:in  7068          \Camera:PCLK(0)_PAD\:R  
CS(3)_PAD:in  6784          \Camera:PCLK(0)_PAD\:R  
D(0)_PAD:in   585           \Camera:PCLK(0)_PAD\:R  
D(1)_PAD:in   35            \Camera:PCLK(0)_PAD\:R  
D(2)_PAD:in   291           \Camera:PCLK(0)_PAD\:R  
D(3)_PAD:in   449           \Camera:PCLK(0)_PAD\:R  
D(4)_PAD:in   255           \Camera:PCLK(0)_PAD\:R  
D(5)_PAD:in   500           \Camera:PCLK(0)_PAD\:R  
D(6)_PAD:in   116           \Camera:PCLK(0)_PAD\:R  
D(7)_PAD:in   10806         \Camera:PCLK(0)_PAD\:R  
HREF(0)_PAD   6150          \Camera:PCLK(0)_PAD\:R  


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase             
------------------------  ------------  ---------------------------  
D(0)_PAD:out              31629         CyBUS_CLK:R                  
D(0)_PAD:out              28537         LCD_CLK:R                    
D(1)_PAD:out              30644         CyBUS_CLK:R                  
D(1)_PAD:out              29032         LCD_CLK:R                    
D(2)_PAD:out              30537         CyBUS_CLK:R                  
D(2)_PAD:out              28927         LCD_CLK:R                    
D(3)_PAD:out              31417         CyBUS_CLK:R                  
D(3)_PAD:out              28310         LCD_CLK:R                    
D(4)_PAD:out              30103         CyBUS_CLK:R                  
D(4)_PAD:out              28549         LCD_CLK:R                    
D(5)_PAD:out              30337         CyBUS_CLK:R                  
D(5)_PAD:out              28782         LCD_CLK:R                    
D(6)_PAD:out              29793         CyBUS_CLK:R                  
D(6)_PAD:out              28244         LCD_CLK:R                    
D(7)_PAD:out              29566         CyBUS_CLK:R                  
D(7)_PAD:out              27972         LCD_CLK:R                    
LCD_RS(0)_PAD             26416         LCD_CLK:R                    
LCD_WR(0)_PAD             26732         LCD_CLK:R                    
Pin_1(0)_PAD              24004         Clock_1:R                    
Pin_2(0)_PAD              23338         Clock_2:R                    
Pin_3(0)_PAD              23396         Clock_3:R                    
Pin_4(0)_PAD              23602         Clock_4:R                    
\Camera:SIOC(0)_PAD\:out  26692         CyBUS_CLK(fixed-function):R  
\Camera:SIOD(0)_PAD\:out  26253         CyBUS_CLK(fixed-function):R  
\Camera:XCLK(0)_PAD\      20219         Camera_CLK(routed):R         
\Camera:XCLK(0)_PAD\      20219         Camera_CLK(routed):F         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.70 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2839   6339  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11469  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11469  9984301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell8       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 60.99 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Tilt:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15896
-------------------------------------   ----- 
End-of-path arrival time (ps)           15896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  9983604  RISE       1
\PWM_Tilt:PWMUDB:status_2\/main_1          macrocell12     3111   6611  9983604  RISE       1
\PWM_Tilt:PWMUDB:status_2\/q               macrocell12     3350   9961  9983604  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5934  15896  9983604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 62.80 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984078p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3062   6562  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11692  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11692  9984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 63.33 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2931   6431  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11561  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11561  9984209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 82.91 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 1827p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   1827  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   3912   7932   1827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for LCD_CLK
*************************************
Clock: LCD_CLK
Frequency: 82.91 MHz | Target: 7.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 1827p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   1827  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   3912   7932   1827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for \Camera:PCLK(0)_PAD\
**************************************************
Clock: \Camera:PCLK(0)_PAD\
Frequency: 86.25 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -1594p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14124
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21914

Launch Clock Arrival Time                       0
+ Clock path delay                      13195
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           23508
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell16   5722  13195  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell16     1250  14445  -1594  RISE       1
\Camera:FIFO:p_in_7\/main_1  macrocell1      3382  17827  -1594  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  21177  -1594  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   2331  23508  -1594  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 1827p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   1827  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   3912   7932   1827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -39817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52287
-------------------------------------   ----- 
End-of-path arrival time (ps)           52287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_7/main_0              macrocell3      3147   5197  -39817  RISE       1
Net_361_7/q                   macrocell3      3350   8547  -39817  RISE       1
D(7)/pin_input                iocell8         6145  14692  -39817  RISE       1
D(7)/pad_out                  iocell8        14874  29566  -39817  RISE       1
D(7)/pad_in                   iocell8            0  29566  -39817  RISE       1
D(7)/fb                       iocell8        12350  41916  -39817  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      4690  46606  -39817  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  49956  -39817  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   2331  52287  -39817  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1


5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 129382p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   138889
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 134759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_392/q           macrocell15     1250   1250  129382  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4127   5377  129382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/p_out_7
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -37668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14124
+ Cycle adjust (LCD_CLK:R#2 vs. \Camera:PCLK(0)_PAD\:R#15)    1111
- Setup time                                                 -2210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13025

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       50693
-------------------------------------   ----- 
End-of-path arrival time (ps)           50693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT   slack  edge  Fanout
---------------------------  -------------  -----  -----  ------  ----  ------
\LCD:dp\/p_out_7             datapathcell1    710    710  -37668  RISE       1
Net_361_7/main_1             macrocell3      2893   3603  -37668  RISE       1
Net_361_7/q                  macrocell3      3350   6953  -37668  RISE       1
D(7)/pin_input               iocell8         6145  13098  -37668  RISE       1
D(7)/pad_out                 iocell8        14874  27972  -37668  RISE       1
D(7)/pad_in                  iocell8            0  27972  -37668  RISE       1
D(7)/fb                      iocell8        12350  40322  -37668  RISE       1
\Camera:FIFO:p_in_7\/main_0  macrocell1      4690  45013  -37668  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  48363  -37668  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   2331  50693  -37668  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Tilt:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15896
-------------------------------------   ----- 
End-of-path arrival time (ps)           15896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  9983604  RISE       1
\PWM_Tilt:PWMUDB:status_2\/main_1          macrocell12     3111   6611  9983604  RISE       1
\PWM_Tilt:PWMUDB:status_2\/q               macrocell12     3350   9961  9983604  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5934  15896  9983604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2839   6339  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11469  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11469  9984301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell8       0      0  RISE       1


5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984078p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3062   6562  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11692  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11692  9984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2931   6431  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11561  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11561  9984209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1


5.9::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
*********************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -1594p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14124
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21914

Launch Clock Arrival Time                       0
+ Clock path delay                      13195
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           23508
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell16   5722  13195  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell16     1250  14445  -1594  RISE       1
\Camera:FIFO:p_in_7\/main_1  macrocell1      3382  17827  -1594  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  21177  -1594  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   2331  23508  -1594  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -39817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52287
-------------------------------------   ----- 
End-of-path arrival time (ps)           52287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_7/main_0              macrocell3      3147   5197  -39817  RISE       1
Net_361_7/q                   macrocell3      3350   8547  -39817  RISE       1
D(7)/pin_input                iocell8         6145  14692  -39817  RISE       1
D(7)/pad_out                  iocell8        14874  29566  -39817  RISE       1
D(7)/pad_in                   iocell8            0  29566  -39817  RISE       1
D(7)/fb                       iocell8        12350  41916  -39817  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      4690  46606  -39817  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  49956  -39817  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   2331  52287  -39817  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_0
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -31660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44129
-------------------------------------   ----- 
End-of-path arrival time (ps)           44129
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_0/main_0              macrocell10     4076   6126  -31660  RISE       1
Net_361_0/q                   macrocell10     3350   9476  -31660  RISE       1
D(0)/pin_input                iocell1         6486  15962  -31660  RISE       1
D(0)/pad_out                  iocell1        15667  31629  -31660  RISE       1
D(0)/pad_in                   iocell1            0  31629  -31660  RISE       1
D(0)/fb                       iocell1         7776  39405  -31660  RISE       1
\Camera:FIFO:dp\/p_in_0       datapathcell2   4724  44129  -31660  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_3
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -31311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43781
-------------------------------------   ----- 
End-of-path arrival time (ps)           43781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_3/main_0              macrocell7      4087   6137  -31311  RISE       1
Net_361_3/q                   macrocell7      3350   9487  -31311  RISE       1
D(3)/pin_input                iocell4         6493  15980  -31311  RISE       1
D(3)/pad_out                  iocell4        15437  31417  -31311  RISE       1
D(3)/pad_in                   iocell4            0  31417  -31311  RISE       1
D(3)/fb                       iocell4         7659  39076  -31311  RISE       1
\Camera:FIFO:dp\/p_in_3       datapathcell2   4705  43781  -31311  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_5
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -30282p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42752
-------------------------------------   ----- 
End-of-path arrival time (ps)           42752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_5/main_0              macrocell5      3112   5162  -30282  RISE       1
Net_361_5/q                   macrocell5      3350   8512  -30282  RISE       1
D(5)/pin_input                iocell6         6172  14684  -30282  RISE       1
D(5)/pad_out                  iocell6        15653  30337  -30282  RISE       1
D(5)/pad_in                   iocell6            0  30337  -30282  RISE       1
D(5)/fb                       iocell6         7735  38072  -30282  RISE       1
\Camera:FIFO:dp\/p_in_5       datapathcell2   4680  42752  -30282  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_2
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -30273p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42743
-------------------------------------   ----- 
End-of-path arrival time (ps)           42743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_2/main_0              macrocell8      3147   5197  -30273  RISE       1
Net_361_2/q                   macrocell8      3350   8547  -30273  RISE       1
D(2)/pin_input                iocell3         6203  14750  -30273  RISE       1
D(2)/pad_out                  iocell3        15787  30537  -30273  RISE       1
D(2)/pad_in                   iocell3            0  30537  -30273  RISE       1
D(2)/fb                       iocell3         7523  38060  -30273  RISE       1
\Camera:FIFO:dp\/p_in_2       datapathcell2   4683  42743  -30273  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_1
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -30124p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42594
-------------------------------------   ----- 
End-of-path arrival time (ps)           42594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_1/main_0              macrocell9      3147   5197  -30124  RISE       1
Net_361_1/q                   macrocell9      3350   8547  -30124  RISE       1
D(1)/pin_input                iocell2         6207  14753  -30124  RISE       1
D(1)/pad_out                  iocell2        15891  30644  -30124  RISE       1
D(1)/pad_in                   iocell2            0  30644  -30124  RISE       1
D(1)/fb                       iocell2         7219  37863  -30124  RISE       1
\Camera:FIFO:dp\/p_in_1       datapathcell2   4731  42594  -30124  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_4
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -29803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42273
-------------------------------------   ----- 
End-of-path arrival time (ps)           42273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_4/main_0              macrocell6      3112   5162  -29803  RISE       1
Net_361_4/q                   macrocell6      3350   8512  -29803  RISE       1
D(4)/pin_input                iocell5         6243  14754  -29803  RISE       1
D(4)/pad_out                  iocell5        15349  30103  -29803  RISE       1
D(4)/pad_in                   iocell5            0  30103  -29803  RISE       1
D(4)/fb                       iocell5         7454  37557  -29803  RISE       1
\Camera:FIFO:dp\/p_in_4       datapathcell2   4716  42273  -29803  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_6
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -29354p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41824
-------------------------------------   ----- 
End-of-path arrival time (ps)           41824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39817  RISE       1
Net_361_6/main_0              macrocell4      3112   5162  -29354  RISE       1
Net_361_6/q                   macrocell4      3350   8512  -29354  RISE       1
D(6)/pin_input                iocell7         6158  14669  -29354  RISE       1
D(6)/pad_out                  iocell7        15124  29793  -29354  RISE       1
D(6)/pad_in                   iocell7            0  29793  -29354  RISE       1
D(6)/fb                       iocell7         7338  37131  -29354  RISE       1
\Camera:FIFO:dp\/p_in_6       datapathcell2   4693  41824  -29354  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 1827p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   1827  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   3912   7932   1827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:parity\/main_4
Capture Clock  : \Camera:FIFO:parity\/clock_0
Path slack     : 2604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13195
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           19685

Launch Clock Arrival Time                       0
+ Clock path delay                      13195
+ Data path delay                        3886
-------------------------------------   ----- 
End-of-path arrival time (ps)           17082
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell16   5722  13195  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell16   1250  14445  -1594  RISE       1
\Camera:FIFO:parity\/main_4  macrocell16   2636  17082   2604  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell16   5722  13195  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_392/main_1
Capture Clock  : Net_392/clock_0
Path slack     : 2840p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   1827  RISE       1
Net_392/main_1             macrocell15     3519   7539   2840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f1_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_2
Capture Clock  : \LCD:dp\/clock
Path slack     : 3435p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f1_blk_stat_comb  datapathcell1   4020   4020   3435  RISE       1
\LCD:dp\/cs_addr_2         datapathcell1   2304   6324   3435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 129382p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   138889
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 134759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_392/q           macrocell15     1250   1250  129382  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4127   5377  129382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : Net_392/main_0
Capture Clock  : Net_392/clock_0
Path slack     : 129994p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   138889
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 135379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_392/q       macrocell15   1250   1250  129382  RISE       1
Net_392/main_0  macrocell15   4135   5385  129994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Tilt:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9983604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15896
-------------------------------------   ----- 
End-of-path arrival time (ps)           15896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  9983604  RISE       1
\PWM_Tilt:PWMUDB:status_2\/main_1          macrocell12     3111   6611  9983604  RISE       1
\PWM_Tilt:PWMUDB:status_2\/q               macrocell12     3350   9961  9983604  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/status_2  statusicell2    5934  15896  9983604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984043p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3097   6597  9984043  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11727  9984043  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11727  9984043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984078p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3062   6562  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11692  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11692  9984078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2931   6431  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11561  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11561  9984209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11469
-------------------------------------   ----- 
End-of-path arrival time (ps)           11469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2839   6339  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11469  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11469  9984301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Claw:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987235p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984209  RISE       1
\PWM_Claw:PWMUDB:status_2\/main_1          macrocell14      3094   6594  9987235  RISE       1
\PWM_Claw:PWMUDB:status_2\/q               macrocell14      3350   9944  9987235  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/status_2  statusicell4     2320  12265  9987235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Lift:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12232
-------------------------------------   ----- 
End-of-path arrival time (ps)           12232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984078  RISE       1
\PWM_Lift:PWMUDB:status_2\/main_1          macrocell11     3064   6564  9987268  RISE       1
\PWM_Lift:PWMUDB:status_2\/q               macrocell11     3350   9914  9987268  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  12232  9987268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987343p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3097   6597  9987343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   3080   6580  9987360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3062   6562  9987378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Pan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987396p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  9984301  RISE       1
\PWM_Pan:PWMUDB:status_2\/main_1          macrocell13     2999   6499  9987396  RISE       1
\PWM_Pan:PWMUDB:status_2\/q               macrocell13     3350   9849  9987396  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  12104  9987396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987453p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2987   6487  9987453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987470p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  9983604  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2970   6470  9987470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987487p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9984078  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2953   6453  9987487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984209  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2931   6431  9987509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987601p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  9984301  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2839   6339  9987601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:runmode_enable\/q
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:runmode_enable\/q         macrocell29     1250   1250  9985968  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   3422   4672  9989268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989376p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell25     1250   1250  9986107  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3314   4564  9989376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell8       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989407p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q         macrocell25     1250   1250  9986107  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3283   4533  9989407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:runmode_enable\/q
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989483p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  9985774  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3207   4457  9989483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:runmode_enable\/q
Path End       : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989484p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  9985774  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3206   4456  9989484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell6       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:runmode_enable\/q
Path End       : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:runmode_enable\/q         macrocell29      1250   1250  9985968  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   3124   4374  9989566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Lift:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Lift:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989609p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  9989609  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  9989609  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  9989609  RISE       1
\PWM_Lift:PWMUDB:prevCompare1\/main_0     macrocell18     3131   6881  9989609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:prevCompare1\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Tilt:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Tilt:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989609p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  9989609  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  9989609  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  9989609  RISE       1
\PWM_Tilt:PWMUDB:prevCompare1\/main_0     macrocell22     3131   6881  9989609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:prevCompare1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Lift:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Lift:PWMUDB:status_0\/clock_0
Path slack     : 9989622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  9989609  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  9989609  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  9989609  RISE       1
\PWM_Lift:PWMUDB:status_0\/main_1         macrocell19     3118   6868  9989622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Tilt:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Tilt:PWMUDB:status_0\/clock_0
Path slack     : 9989622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  9989609  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  9989609  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  9989609  RISE       1
\PWM_Tilt:PWMUDB:status_0\/main_1         macrocell23     3118   6868  9989622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:status_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2652/main_1
Capture Clock  : Net_2652/clock_0
Path slack     : 9989764p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  9989609  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  9989609  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  9989609  RISE       1
Net_2652/main_1                           macrocell20     2976   6726  9989764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2652/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1250/main_1
Capture Clock  : Net_1250/clock_0
Path slack     : 9989764p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  9989609  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  9989609  RISE       1
\PWM_Tilt:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  9989609  RISE       1
Net_1250/main_1                           macrocell24     2976   6726  9989764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1250/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Claw:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Claw:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989826p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9989826  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9989826  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9989826  RISE       1
\PWM_Claw:PWMUDB:prevCompare1\/main_0     macrocell30      2914   6664  9989826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:prevCompare1\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2737/main_1
Capture Clock  : Net_2737/clock_0
Path slack     : 9989838p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9989826  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9989826  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9989826  RISE       1
Net_2737/main_1                           macrocell32      2902   6652  9989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2737/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Claw:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Claw:PWMUDB:status_0\/clock_0
Path slack     : 9989841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9989826  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9989826  RISE       1
\PWM_Claw:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9989826  RISE       1
\PWM_Claw:PWMUDB:status_0\/main_1         macrocell31      2899   6649  9989841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:runmode_enable\/q
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  9986590  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2806   4056  9989884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell4       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:runmode_enable\/q
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  9986590  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2800   4050  9989890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Pan:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Pan:PWMUDB:status_0\/clock_0
Path slack     : 9989896p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  9989896  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  9989896  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  9989896  RISE       1
\PWM_Pan:PWMUDB:status_0\/main_1         macrocell27     2844   6594  9989896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:status_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Pan:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Pan:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  9989896  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  9989896  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  9989896  RISE       1
\PWM_Pan:PWMUDB:prevCompare1\/main_0     macrocell26     2833   6583  9989907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:prevCompare1\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_979/main_1
Capture Clock  : Net_979/clock_0
Path slack     : 9989909p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  9989896  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  9989896  RISE       1
\PWM_Pan:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  9989896  RISE       1
Net_979/main_1                           macrocell28     2831   6581  9989909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:runmode_enable\/q
Path End       : Net_979/main_0
Capture Clock  : Net_979/clock_0
Path slack     : 9991771p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  9986107  RISE       1
Net_979/main_0                     macrocell28   3469   4719  9991771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:runmode_enable\/q
Path End       : Net_2737/main_0
Capture Clock  : Net_2737/clock_0
Path slack     : 9991829p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  9985968  RISE       1
Net_2737/main_0                     macrocell32   3411   4661  9991829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2737/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:runmode_enable\/q
Path End       : Net_1250/main_0
Capture Clock  : Net_1250/clock_0
Path slack     : 9992048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  9985774  RISE       1
Net_1250/main_0                     macrocell24   3192   4442  9992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1250/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:runmode_enable\/q
Path End       : Net_2652/main_0
Capture Clock  : Net_2652/clock_0
Path slack     : 9992463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  9986590  RISE       1
Net_2652/main_0                     macrocell20   2777   4027  9992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2652/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:prevCompare1\/q
Path End       : \PWM_Tilt:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Tilt:PWMUDB:status_0\/clock_0
Path slack     : 9992921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:prevCompare1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  9992921  RISE       1
\PWM_Tilt:PWMUDB:status_0\/main_0  macrocell23   2319   3569  9992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:status_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:prevCompare1\/q
Path End       : \PWM_Claw:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Claw:PWMUDB:status_0\/clock_0
Path slack     : 9992928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:prevCompare1\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  9992928  RISE       1
\PWM_Claw:PWMUDB:status_0\/main_0  macrocell31   2312   3562  9992928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Tilt:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Tilt:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk1:ctrlreg\/clock                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992931  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/main_0      macrocell21    2349   3559  9992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:prevCompare1\/q
Path End       : \PWM_Lift:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Lift:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:prevCompare1\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  9992942  RISE       1
\PWM_Lift:PWMUDB:status_0\/main_0  macrocell19   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Lift:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Lift:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992961p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9992961  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/main_0      macrocell17    2319   3529  9992961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Claw:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Claw:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:genblk1:ctrlreg\/clock                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  9992966  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/main_0      macrocell29    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:runmode_enable\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:prevCompare1\/q
Path End       : \PWM_Pan:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Pan:PWMUDB:status_0\/clock_0
Path slack     : 9993002p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:prevCompare1\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  9993002  RISE       1
\PWM_Pan:PWMUDB:status_0\/main_0  macrocell27   2238   3488  9993002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:status_0\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Pan:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Pan:PWMUDB:runmode_enable\/clock_0
Path slack     : 9993030p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk1:ctrlreg\/clock                     controlcell5        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  9993030  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/main_0      macrocell25    2250   3460  9993030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:runmode_enable\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:status_0\/q
Path End       : \PWM_Lift:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Lift:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:status_0\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Lift:PWMUDB:status_0\/q               macrocell19    1250   1250  9995927  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  9995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Tilt:PWMUDB:status_0\/q
Path End       : \PWM_Tilt:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Tilt:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:status_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Tilt:PWMUDB:status_0\/q               macrocell23    1250   1250  9995927  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  9995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Tilt:PWMUDB:genblk8:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Claw:PWMUDB:status_0\/q
Path End       : \PWM_Claw:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Claw:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:status_0\/clock_0                         macrocell31         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Claw:PWMUDB:status_0\/q               macrocell31    1250   1250  9995927  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2323   3573  9995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Claw:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Pan:PWMUDB:status_0\/q
Path End       : \PWM_Pan:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Pan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995994p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:status_0\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Pan:PWMUDB:status_0\/q               macrocell27    1250   1250  9995994  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2256   3506  9995994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Pan:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

