5 18 101 15 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (case1.1.vcd) 2 -o (case1.1.cdd) 2 -v (case1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 case1.1.v 1 32 1
2 1 1 6 110015 b 100c 0 0 1 1 clock
2 2 27 6 90015 11 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 8 40007 1 21004 0 0 1 16 0 0
2 4 1 7 80008 7 100e 0 0 1 1 a
2 5 2d 8 0 5 114e 3 4 1 18 0 1 1 1 0 0
2 6 0 9 40007 1 21008 0 0 1 16 1 0
2 7 2d 9 0 2 120a 6 4 1 18 0 1 0 1 0 0
2 8 30 10 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 9 0 10 140017 0 21010 0 0 1 16 0 1
2 10 1 10 f000f 0 1410 0 0 1 1 b
2 11 38 10 f0017 0 32 9 10
2 12 0 9 140017 1 21004 0 0 1 16 0 0
2 13 1 9 f000f 0 1410 0 0 1 1 b
2 14 38 9 f0017 2 16 12 13
2 15 0 8 140017 1 21008 0 0 1 16 1 0
2 16 1 8 f000f 0 1410 0 0 1 1 b
2 17 38 8 f0017 3 a 15 16
2 18 3d 22 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 1070004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 3 4 70007 1 0 0 0 1 17 0 1 0 1 1 0
4 2 6 9 1 5 0 2
4 5 8 0 0 17 7 2
4 17 8 15 6 2 2 2
4 7 9 0 0 14 8 2
4 14 9 15 6 2 2 2
4 8 10 0 4 11 2 2
4 11 10 15 6 2 2 2
4 18 22 8 1 0 0 18
3 1 main.$u0 "main.$u0" 0 case1.1.v 0 20 1
3 1 main.$u1 "main.$u1" 0 case1.1.v 0 30 1
2 19 0 23 50008 1 21004 0 0 1 16 0 0
2 20 1 23 10001 0 1410 0 0 1 1 a
2 21 37 23 10008 1 16 19 20
2 22 0 24 20003 1 1008 0 0 32 48 16 0
2 23 2c 24 10003 2 900a 22 0 32 18 0 ffffffff 0 0 0 0
2 24 0 25 50008 1 21008 0 0 1 16 1 0
2 25 1 25 10001 0 1410 0 0 1 1 a
2 26 37 25 10008 1 1a 24 25
2 27 0 26 20003 1 1008 0 0 32 48 16 0
2 28 2c 26 10003 2 900a 27 0 32 18 0 ffffffff 0 0 0 0
2 29 0 27 50008 1 21004 0 0 1 16 0 0
2 30 1 27 10001 0 1410 0 0 1 1 a
2 31 37 27 10008 1 16 29 30
2 32 0 28 20002 1 1008 0 0 32 48 7 0
2 33 2c 28 10002 2 900a 32 0 32 18 0 ffffffff 0 0 0 0
2 34 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 21 23 1 11 23 23 21
4 23 24 1 0 26 0 21
4 26 25 1 0 28 28 21
4 28 26 1 0 31 0 21
4 31 27 1 0 33 33 21
4 33 28 1 0 34 0 21
4 34 29 0 0 0 0 21
