// Seed: 360389212
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3;
  final begin : LABEL_0
    begin : LABEL_0
      id_2 = -1;
    end
  end
  reg id_4;
  parameter id_5 = -1;
  supply0 id_6, id_7, id_8;
  uwire id_9 = id_7;
  parameter integer id_10 = id_6 - -1'b0 !=? 1;
  always id_4 <= {~&id_8, id_3, -1 + id_7 <-> 1};
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output wand  id_2
);
  wire id_4;
  assign id_0 = 1'b0;
  assign id_0 = 1;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wand id_5;
  assign id_0 = {id_5, id_5, 1'd0, -1'b0, -1'b0};
endmodule
