<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_0_0_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_opposites_calculator_0_2_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_opposites_calculator_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Example/designs/vivado_2022.2/DMA_Example/DMA_Example.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

