Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Feb 17 19:22:43 2018
| Host             : DPS-XPS running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_MCU_power_routed.rpt -pb RAT_MCU_power_summary_routed.pb -rpx RAT_MCU_power_routed.rpx
| Design           : RAT_MCU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 14.236 (Junction temp exceeded!) |
| Dynamic (W)              | 14.006                           |
| Device Static (W)        | 0.231                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 13.8                             |
| Junction Temperature (C) | 96.2                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.515 |       93 |       --- |             --- |
|   LUT as Logic           |     0.370 |       43 |     20800 |            0.21 |
|   LUT as Distributed RAM |     0.119 |        8 |      9600 |            0.08 |
|   CARRY4                 |     0.014 |        2 |      8150 |            0.02 |
|   Register               |     0.006 |       14 |     41600 |            0.03 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     0.734 |       91 |       --- |             --- |
| Block RAM                |     0.044 |      0.5 |        50 |            1.00 |
| I/O                      |    12.712 |       19 |       106 |           17.92 |
| Static Power             |     0.231 |          |           |                 |
| Total                    |    14.236 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.437 |       1.298 |      0.139 |
| Vccaux    |       1.800 |     1.068 |       1.040 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     6.019 |       6.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| RAT_MCU                       |    14.006 |
|   CU                          |     0.086 |
|   PC                          |     0.043 |
|   REG_FILE_i                  |     0.575 |
|     memoryModule_reg_0_31_0_0 |     0.034 |
|     memoryModule_reg_0_31_1_1 |     0.051 |
|     memoryModule_reg_0_31_2_2 |     0.041 |
|     memoryModule_reg_0_31_3_3 |     0.043 |
|     memoryModule_reg_0_31_4_4 |     0.045 |
|     memoryModule_reg_0_31_5_5 |     0.042 |
|     memoryModule_reg_0_31_6_6 |     0.042 |
|     memoryModule_reg_0_31_7_7 |     0.041 |
|   prog_rom_i                  |     0.574 |
+-------------------------------+-----------+


