#include"interrupt/handler.h"

typedef struct IORequest IORequest;
typedef void (*HandleIORequest)(IORequest*);
typedef int (*FinishIORequest)(IORequest*, uintptr_t*);
typedef struct Task Task;
struct IORequest{
	union{
		void *ioRequest;
		struct TimerEvent *timerEvent;
		struct DiskRequest *diskRequest;
	};
	// for Task.pendingIOList; see taskmanager.c
	IORequest **prev,*next;
	//TODO: handle = resumeTaskByIO
	HandleIORequest handle;
	Task *task;
	//uintptr_t arg;
	// return 1 if the request is cancelled
	// return 0 if the request is being processing and not cancelled. the task must wait until it finishes.
	int (*cancel)(IORequest*);
	// return number of elements in returnValues
	FinishIORequest finish;
};
void putPendingIO(IORequest *ior);
IORequest *waitIO(Task *t);
void resumeTaskByIO(IORequest *ior); // IORequestHandler
uintptr_t systemCall_waitIO(void);
uintptr_t systemCall_waitIOReturn(int returnCount, ...);
void initIORequest(
	IORequest *this,
	void *instance,
	HandleIORequest h,
	Task* t,
	int (*c)(struct IORequest*),
	FinishIORequest f
);

#define IO_REQUEST_FAILURE ((uintptr_t)0)

// timer8254.c
void setTimer8254Frequency(unsigned frequency);

// timer.c
typedef struct InterruptParam InterruptParam;
typedef struct TimerEventList TimerEventList;
typedef struct InterruptVector InterruptVector;
#define TIMER_FREQUENCY (100)
TimerEventList *createTimer(void);

uintptr_t setAlarm(uint64_t millisecond, uint64_t isPeriodic);
int sleep(uint64_t millisecond);

void setTimerHandler(TimerEventList *tel, InterruptVector *v);
void initTimer(void);

//console.h
void initKernelConsole(void);
void kernelConsoleService(void);

// video.c
void vbeDriver(void);

// keyboard.c
void ps2Driver(void);
uintptr_t systemCall_readKeyboard(void);

// pci.c
void pciDriver(void);

// return index of found PCI configuration space
// return 0xffff if no element matches
// call this function with index + 1 to enumerate next one
int systemCall_enumeratePCI(
	uint8_t *bus, uint8_t *dev, uint8_t *func, // return values
	int index, uint32_t classCode, uint32_t classMask // parameters
);

enum PCIConfigRegister{
	// device id, vendor id
	// 16, 16
	DEVICE_VENDOR = 0x00,
	// status, command
	// 16, 16
	STATUS_COMMAND = 0x04,
	// class, subclass, program interface, revision id
	// 8, 8, 8, 8
	CLASS_REVISION = 0x08,
	// built-in self test, header type, latency timer, cache line size
	// 8, 8, 8 ,8
	HEADER_TYPE = 0x0c,
	// memory mapped registers
	// 32
	BASE_ADDRESS_0 = 0x10 + 0,
	BASE_ADDRESS_1 = 0x10 + 4,
	BASE_ADDRESS_2 = 0x10 + 8,
	BASE_ADDRESS_3 = 0x10 + 12,
	BASE_ADDRESS_4 = 0x10 + 16,
	BASE_ADDRESS_5 = 0x10 + 20,

	// for header type = 0x10
	// secondary Latency timer, subordinate bus number, secondary bus number, primary bus number
	// 8, 8, 8, 8
	// primary: direct upstream; secondary: direct downstream; subordinate: most downstream
	BUS_NUMBER = 0x18,

	// for USB host controller
	// serial bus release number
	// 8
	SBRN = 0x60,

	// for AHCI host controller
	// max latency, min grant, pin, interrupt irq
	// 8, 8, 8, 8
	INTERRUPT_INFORMATION = 0x3c
};

uint32_t readPCIConfig(uint8_t bus, uint8_t dev, uint8_t func, enum PCIConfigRegister reg);

// ahci.c
void ahciDriver(void);

// return 0 if fail
// return 1 if the io request is issued
uintptr_t systemCall_rwAHCI(uint32_t buffer, uint64_t lba, uint32_t sectorCount, uint32_t index, int isWrite);
