# Verilog-RTL-design-with-SKY130-technology

![VSD workshop](https://user-images.githubusercontent.com/78468534/120083126-45241080-c0e4-11eb-9c1e-c970c2737ca1.jpeg)
VSD workshop - RTL design using Verilog with SKY130 Technology

This repo is the report for 5-day workshop on RTL design using Verilog with SKY130 Technology by VLSI sytem design.

## Contents
------------
* [Introduction to tools](introduction-to-tools)
  * [SKY130](sky130)
  * [iverilog](iverilog)
  * [Yosys](yosys)
* [Day 1](day-1)
* [Day 2](day-2)
* [Day 3](day-3)
* [Day 4](day-4)
* [Day 5](day-5)






## Introduction to tools
### SKY130
Sky130 process node and pdk(process design kit) are an open-source packages provided by Google and skywater for 130nm technology.
