<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\TopLevelInterconnect\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/TopLevelInterconnect/Topics/?><?path2project ..\..\..\..\?><?path2project-uri ../../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Interrupt_Aggregation_4i3gio6ng" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="topic:1;2:125">
<title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="title:1;3:8">Interrupt Aggregation</title>

<body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="body:1;5:7">
<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="p:1;6:4">TL_IC provides interrupt aggregation of all SERDES and DCSU interrupts, as well as the DIGI_M1 interrupt output. All interrupt inputs are identified by an _irq suffix. For each input, 4 PCBI register bits is provided to create 4 maskable copies of each interrupt. Each set of 4 maskable interrupts is aggregated (OR'd) into 4 individual output interrupts for delivery to the CPU subsystem. Refer to the register document for further details.</p>

<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="p:2;8:4">32 of the general purpose inputs can also be treated as interrupt signals and masked/aggregated into the interrupt tree as needed.</p>

<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="p:3;10:4">PCBI registers are provided to summarize SERDES and DCSU interrupts. Both masked and unmasked summaries are provided.</p>

<p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\TopLevelInterconnect\Topics\Interrupt_Aggregation_4i3gio6ng.xml" xtrc="p:4;12:4">Interrupt bits are provided to indicate when an APB SLVERR occurs on any of the device APB interfaces. These interrupts should be considered as sticky bits rather than interrupts as the block interrupt is not aggregated towards the device level interrupt. The TL_IC added software override of these APB SLVERR interrupts.</p>
</body>
</topic>