{"core": {
  "data": [
    {"id": "node0","text":"Dracula User Guide","parent":"#","href":"draculauserTOC.html","pdfref":"draculauser.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"preface.html#pgfId-1015430","text":"Preface","parent":"node0","href":"preface.html#pgfId-1015430","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1016425","text":"Related Documents","parent":"preface.html#pgfId-1015430","href":"preface.html#pgfId-1016425","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-1016433","text":"Typographic and Syntax Conventions","parent":"preface.html#pgfId-1015430","href":"preface.html#pgfId-1016433","state":{"selected":false,"opened":false}},
        {"id":"chap1.html#pgfId-1011663","text":"Interfaces to Dracula","parent":"node0","href":"chap1.html#pgfId-1011663","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1015856","text":"Overview of This Chapter","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1015856","state":{"selected":false,"opened":false}},
            {"id":"chap1.html#pgfId-1014285","text":"Using Cadence Data in Dracula","parent":"chap1.html#pgfId-1011663","href":"chap1.html#pgfId-1014285","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014298","text":"Preparing To Use a DFII Database","parent":"chap1.html#pgfId-1014285","href":"chap1.html#pgfId-1014298","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014324","text":"Specifying the Path to Your Layout","parent":"chap1.html#pgfId-1014285","href":"chap1.html#pgfId-1014324","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014347","text":"Controlling Case Sensitivity","parent":"chap1.html#pgfId-1014285","href":"chap1.html#pgfId-1014347","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014393","text":"Extracting Objects from a DFII Layout","parent":"chap1.html#pgfId-1014285","href":"chap1.html#pgfId-1014393","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014431","text":"Sample Rules File","parent":"chap1.html#pgfId-1014285","href":"chap1.html#pgfId-1014431","state":{"selected":false,"opened":false}},
                {"id":"chap1.html#pgfId-1014437","text":"Converting a GDSII Rules File for Cadence Input","parent":"chap1.html#pgfId-1014285","href":"chap1.html#pgfId-1014437","state":{"selected":false,"opened":false}},
        {"id":"chap2.html#pgfId-1011663","text":"Writing Rules for Dracula","parent":"node0","href":"chap2.html#pgfId-1011663","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014282","text":"Writing Dracula Rules Files","parent":"chap2.html#pgfId-1011663","href":"chap2.html#pgfId-1014282","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014287","text":"Using Rules File Examples","parent":"chap2.html#pgfId-1014282","href":"chap2.html#pgfId-1014287","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014455","text":"Techniques for Preparing Your Rules File","parent":"chap2.html#pgfId-1014282","href":"chap2.html#pgfId-1014455","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1014483","text":"Writing DRC Checks","parent":"chap2.html#pgfId-1011663","href":"chap2.html#pgfId-1014483","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014498","text":"Writing Antenna Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1014498","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014833","text":"Writing In-the-Direction-Of Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1014833","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1014990","text":"Writing Exact Contact Size Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1014990","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015004","text":"Writing Metal Reflection/ Crosstalk Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1015004","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015010","text":"Writing Electromigration Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1015010","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015213","text":"Writing Corner Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1015213","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015239","text":"Writing Edge Checks","parent":"chap2.html#pgfId-1014483","href":"chap2.html#pgfId-1015239","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1015335","text":"Defining Devices","parent":"chap2.html#pgfId-1011663","href":"chap2.html#pgfId-1015335","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1015397","text":"Connecting Your Network","parent":"chap2.html#pgfId-1011663","href":"chap2.html#pgfId-1015397","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015400","text":"Determining the Master Layer","parent":"chap2.html#pgfId-1015397","href":"chap2.html#pgfId-1015400","state":{"selected":false,"opened":false}},
                {"id":"chap2.html#pgfId-1015413","text":"Connecting Multiple Layers","parent":"chap2.html#pgfId-1015397","href":"chap2.html#pgfId-1015413","state":{"selected":false,"opened":false}},
            {"id":"chap2.html#pgfId-1015473","text":"Preparing To Use Dracula Interactive","parent":"chap2.html#pgfId-1011663","href":"chap2.html#pgfId-1015473","state":{"selected":false,"opened":false}},
        {"id":"chap3.html#pgfId-1065083","text":"Working With 32 and 64-bit Applications","parent":"node0","href":"chap3.html#pgfId-1065083","state":{"selected":false,"opened":false}},
        {"id":"chap4.html#pgfId-1011663","text":"Selecting a Run Mode","parent":"node0","href":"chap4.html#pgfId-1011663","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014267","text":"About Run Modes","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014267","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014286","text":"Using Flat Mode","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014286","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014290","text":"Running Dracula in Flat Mode","parent":"chap4.html#pgfId-1014286","href":"chap4.html#pgfId-1014290","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014297","text":"When To Use Flat Mode","parent":"chap4.html#pgfId-1014286","href":"chap4.html#pgfId-1014297","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014310","text":"Verifying Gate Arrays","parent":"chap4.html#pgfId-1014286","href":"chap4.html#pgfId-1014310","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014319","text":"Texting for Flat Mode","parent":"chap4.html#pgfId-1014286","href":"chap4.html#pgfId-1014319","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014324","text":"Using Dracula Distributed Processing","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014324","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014327","text":"When To Use Dracula Distributed Processing","parent":"chap4.html#pgfId-1014324","href":"chap4.html#pgfId-1014327","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014343","text":"Using Hierarchical Mode","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014343","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014347","text":"Running Dracula in Hierarchical Mode","parent":"chap4.html#pgfId-1014343","href":"chap4.html#pgfId-1014347","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014354","text":"What the Hierarchical Design Rule Checker Checks","parent":"chap4.html#pgfId-1014343","href":"chap4.html#pgfId-1014354","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014363","text":"When To Use the Hierarchical Design Rule Checker","parent":"chap4.html#pgfId-1014343","href":"chap4.html#pgfId-1014363","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014386","text":"Using Multilevel Mode","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014386","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014389","text":"Running Dracula in Multilevel Mode","parent":"chap4.html#pgfId-1014386","href":"chap4.html#pgfId-1014389","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014395","text":"Selecting Hcells for a Multilevel Run","parent":"chap4.html#pgfId-1014386","href":"chap4.html#pgfId-1014395","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014403","text":"When To Use Multilevel Mode","parent":"chap4.html#pgfId-1014386","href":"chap4.html#pgfId-1014403","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014411","text":"Using Cell Mode","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014411","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014416","text":"Running Dracula in Cell Mode","parent":"chap4.html#pgfId-1014411","href":"chap4.html#pgfId-1014416","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014425","text":"When To Use Cell Mode","parent":"chap4.html#pgfId-1014411","href":"chap4.html#pgfId-1014425","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014487","text":"Texting for Cell Mode","parent":"chap4.html#pgfId-1014411","href":"chap4.html#pgfId-1014487","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014780","text":"Using Composite Mode","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014780","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014785","text":"Running Dracula in Composite Mode","parent":"chap4.html#pgfId-1014780","href":"chap4.html#pgfId-1014785","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014790","text":"Checks in Composite Mode","parent":"chap4.html#pgfId-1014780","href":"chap4.html#pgfId-1014790","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014811","text":"When To Use Composite Mode","parent":"chap4.html#pgfId-1014780","href":"chap4.html#pgfId-1014811","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014830","text":"Composite Mode and Blackbox LVS","parent":"chap4.html#pgfId-1014780","href":"chap4.html#pgfId-1014830","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014835","text":"Texting for Composite Mode","parent":"chap4.html#pgfId-1014780","href":"chap4.html#pgfId-1014835","state":{"selected":false,"opened":false}},
            {"id":"chap4.html#pgfId-1014936","text":"Improving Performance","parent":"chap4.html#pgfId-1011663","href":"chap4.html#pgfId-1014936","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014939","text":"Grouping Functions","parent":"chap4.html#pgfId-1014936","href":"chap4.html#pgfId-1014939","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1014995","text":"Preallocating Swap Space","parent":"chap4.html#pgfId-1014936","href":"chap4.html#pgfId-1014995","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1015013","text":"Optimizing Rules","parent":"chap4.html#pgfId-1014936","href":"chap4.html#pgfId-1015013","state":{"selected":false,"opened":false}},
                {"id":"chap4.html#pgfId-1015018","text":"X-to-Y Ratio of the Circuit","parent":"chap4.html#pgfId-1014936","href":"chap4.html#pgfId-1015018","state":{"selected":false,"opened":false}},
        {"id":"chap5.html#pgfId-1011663","text":"Extracting RC Parasitics","parent":"node0","href":"chap5.html#pgfId-1011663","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014292","text":"About RC Extraction","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1014292","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014304","text":"Ensuring Accuracy in RC Extraction","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1014304","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014312","text":"Providing Constants","parent":"chap5.html#pgfId-1014304","href":"chap5.html#pgfId-1014312","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014321","text":"Adjusting Your Design Database for Fabrication Effects","parent":"chap5.html#pgfId-1014304","href":"chap5.html#pgfId-1014321","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014332","text":"Using Equations with Flexible LPE","parent":"chap5.html#pgfId-1014304","href":"chap5.html#pgfId-1014332","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014382","text":"Extracting Parasitic Capacitance","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1014382","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014396","text":"Preparing To Extract Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014396","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014532","text":"Constants for Debugging Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014532","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014547","text":"Extracting Overlap and Sidewall Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014547","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014603","text":"Extracting Directional Sidewall Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014603","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014703","text":"Correcting for Colinear Sidewall Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014703","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014797","text":"Extracting Single-Layer Fringe Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014797","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014813","text":"Extracting Two-Layer Fringe Capacitance","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014813","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014831","text":"Extracting Over-the-Cell Routing Wire Overlap Capacitance with Cell Geometries in HLPE","parent":"chap5.html#pgfId-1014382","href":"chap5.html#pgfId-1014831","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1014910","text":"Extracting Parasitic Resistance","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1014910","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1014930","text":"Preparing to Extract Resistance","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1014930","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1018063","text":"Creating Resistor Recognition Layers","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1018063","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015169","text":"Extracting Simple Metal and Poly Resistors","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015169","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015187","text":"Extracting Two-Layer Metal Parasitics","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015187","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015209","text":"Extracting Contact Resistors","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015209","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015264","text":"Extracting Diffusion Resistors","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015264","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015322","text":"Correcting Sidewall Capacitance","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015322","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015375","text":"Extracting Fringe Capacitance in PRE","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015375","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015449","text":"Controlling How Contacts Are Cut","parent":"chap5.html#pgfId-1014910","href":"chap5.html#pgfId-1015449","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1015493","text":"Extracting 2.5D MB Parasitics","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1015493","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015501","text":"Dracula 2.5D MB Capabilities","parent":"chap5.html#pgfId-1015493","href":"chap5.html#pgfId-1015501","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015511","text":"Using Piecewise Analysis","parent":"chap5.html#pgfId-1015493","href":"chap5.html#pgfId-1015511","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015524","text":"Extracting Sidewall Capacitance with Fringing Effects","parent":"chap5.html#pgfId-1015493","href":"chap5.html#pgfId-1015524","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1015584","text":"Using One Function to Extract RC Parasitics","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1015584","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015598","text":"Defining Parasitics Layers","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015598","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015621","text":"Extracting Overlap and Sidewall Capacitance","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015621","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015632","text":"Extracting Directional Sidewall and Colinear Edge Capacitance","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015632","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015642","text":"Extracting 2D3B Capacitance","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015642","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015650","text":"Extracting One- and Two-Layer Fringe Capacitance","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015650","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015665","text":"Modifying the Coefficient Generator Interface with Dracula to Improve LPE Accuracy","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015665","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015819","text":"Extracting Sheet Resistance","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015819","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015832","text":"Extracting Multiple Resistance on the Same Metal Layer","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015832","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015931","text":"Extracting Contact Resistance","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015931","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016540","text":"Capacitance or Resistor Model in the Extracted Netlist","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1016540","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015938","text":"Function Syntax","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015938","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015945","text":"Before You Start","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015945","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015960","text":"Creating Additional Subtypes","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015960","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1015975","text":"Examples","parent":"chap5.html#pgfId-1015584","href":"chap5.html#pgfId-1015975","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1015999","text":"Extracting a Single Net","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1015999","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016031","text":"Before You Start","parent":"chap5.html#pgfId-1015999","href":"chap5.html#pgfId-1016031","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1016038","text":"Coding Single-Net Extraction","parent":"chap5.html#pgfId-1015999","href":"chap5.html#pgfId-1016038","state":{"selected":false,"opened":false}},
            {"id":"chap5.html#pgfId-1018174","text":"The Dracula To RCX (dracToRcx) Interface","parent":"chap5.html#pgfId-1011663","href":"chap5.html#pgfId-1018174","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1019003","text":"Module Descriptions","parent":"chap5.html#pgfId-1018174","href":"chap5.html#pgfId-1019003","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1018641","text":"RCX Commands","parent":"chap5.html#pgfId-1018174","href":"chap5.html#pgfId-1018641","state":{"selected":false,"opened":false}},
                {"id":"chap5.html#pgfId-1018354","text":"Running the DracToRCX Interface","parent":"chap5.html#pgfId-1018174","href":"chap5.html#pgfId-1018354","state":{"selected":false,"opened":false}},
        {"id":"chap6.html#pgfId-1011663","text":"Setting up Hierarchical Dracula","parent":"node0","href":"chap6.html#pgfId-1011663","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014269","text":"About Hierarchical Dracula","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1014269","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014282","text":"Prerequisites","parent":"chap6.html#pgfId-1014269","href":"chap6.html#pgfId-1014282","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014287","text":"Hierarchical Products and Modes","parent":"chap6.html#pgfId-1014269","href":"chap6.html#pgfId-1014287","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1014363","text":"Running a Hierarchical Design Rule Check","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1014363","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014371","text":"Writing Hierarchical Design Rules","parent":"chap6.html#pgfId-1014363","href":"chap6.html#pgfId-1014371","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014710","text":"Checking Memories and Arrays","parent":"chap6.html#pgfId-1014363","href":"chap6.html#pgfId-1014710","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1014811","text":"Using HDRC Output","parent":"chap6.html#pgfId-1014363","href":"chap6.html#pgfId-1014811","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1015033","text":"Selecting Hcells","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1015033","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015039","text":"Selecting Hcells Automatically","parent":"chap6.html#pgfId-1015033","href":"chap6.html#pgfId-1015039","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015063","text":"Selecting Hcells Manually To Improve Performance","parent":"chap6.html#pgfId-1015033","href":"chap6.html#pgfId-1015063","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1015093","text":"Running a Multilevel Design Rule Check","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1015093","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015100","text":"Understanding Multilevel Processing","parent":"chap6.html#pgfId-1015093","href":"chap6.html#pgfId-1015100","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015152","text":"Running a Multilevel Hierarchical DRC","parent":"chap6.html#pgfId-1015093","href":"chap6.html#pgfId-1015152","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1015162","text":"Running a Hierarchical Electrical Rules Check","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1015162","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015165","text":"Writing Hierarchical Electrical Rules","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015165","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015312","text":"Deciding What To Check","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015312","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015326","text":"Connecting the Network","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015326","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015346","text":"Flattening Power and Ground Text","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015346","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015394","text":"Excluding Hcell Geometries in HERC","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015394","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015403","text":"Using Composite Plane Geometries in Hcells","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015403","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015474","text":"Using HERC Output","parent":"chap6.html#pgfId-1015162","href":"chap6.html#pgfId-1015474","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1015693","text":"Running a Hierarchical Network Comparison","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1015693","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015698","text":"Writing Hierarchical Network Comparison Rules","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1015698","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015892","text":"HLVS Prerequisites","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1015892","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1015990","text":"Excluding Hcell Geometries in HLVS","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1015990","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016066","text":"Using Cell Boundaries","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1016066","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016109","text":"Marking Feedthroughs on the Layout","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1016109","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016126","text":"Using a Cross-Reference File for Hcell Names","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1016126","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016135","text":"Preparing Your Netlist","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1016135","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016181","text":"Compiling Your Netlist","parent":"chap6.html#pgfId-1015693","href":"chap6.html#pgfId-1016181","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1016190","text":"Running Hierarchical Parameter Extractions","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1016190","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016200","text":"About Hierarchical Parameter Extraction","parent":"chap6.html#pgfId-1016190","href":"chap6.html#pgfId-1016200","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016254","text":"Writing Parameter Extraction Rules","parent":"chap6.html#pgfId-1016190","href":"chap6.html#pgfId-1016254","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016264","text":"Using a Cross-Reference File for Hcell Names","parent":"chap6.html#pgfId-1016190","href":"chap6.html#pgfId-1016264","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016273","text":"Using HLPE To Extract a Complete Netlist","parent":"chap6.html#pgfId-1016190","href":"chap6.html#pgfId-1016273","state":{"selected":false,"opened":false}},
            {"id":"chap6.html#pgfId-1016294","text":"Making Hierarchical Dracula Run Faster","parent":"chap6.html#pgfId-1011663","href":"chap6.html#pgfId-1016294","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1019235","text":"Maximizing Operations","parent":"chap6.html#pgfId-1016294","href":"chap6.html#pgfId-1019235","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016310","text":"Minimizing Redundant Checking","parent":"chap6.html#pgfId-1016294","href":"chap6.html#pgfId-1016310","state":{"selected":false,"opened":false}},
                {"id":"chap6.html#pgfId-1016345","text":"Altering the Hcell Selection Criteria","parent":"chap6.html#pgfId-1016294","href":"chap6.html#pgfId-1016345","state":{"selected":false,"opened":false}},
        {"id":"draculauserIX.html#pgfId-1036761","text":"Index","parent":"node0","href":"draculauserIX.html#pgfId-1036761","state":{"selected":false,"opened":false}}
  ]
 }
}