Harnessing process variations for optimizing wafer-level probe-test flow.	Ali Ahmadi,Constantinos Xanthopoulos,Amit Nahar,Bob Orr,Michael Pas,Yiorgos Makris	10.1109/TEST.2016.7805835
Recycled FPGA detection using exhaustive LUT path delay characterization.	Md. Mahbub Alam,Mark M. Tehranipoor,Domenic Forte	10.1109/TEST.2016.7805854
A novel diagnostic test generation methodology and its application in production failure isolation.	M. Enamul Amyeen,Dongok Kim,Maheshwar Chandrasekar,Mohammad Noman,Srikanth Venkataraman,Anurag Jain,Neha Goel,Ramesh Sharma	10.1109/TEST.2016.7805821
Known-good-die test methods for large, thin, high-power digital devices.	Dave Armstrong,Gary Maier	10.1109/TEST.2016.7805851
SERDES external loopback test using production parametric-test hardware.	Shalini Arora,Aman Aflaki,Sounil Biswas,Masashi Shimanouchi	10.1109/TEST.2016.7805841
Efficient cross-layer concurrent error detection in nonlinear control systems using mapped predictive check states.	Suvadeep Banerjee,Abhijit Chatterjee,Jacob A. Abraham	10.1109/TEST.2016.7805861
What we know after twelve years developing and deploying test data analytics solutions.	Kenneth M. Butler,Amit Nahar,W. Robert Daasch	10.1109/TEST.2016.7805844
An accurate algorithm for computing mutation coverage in model checking.	Huina Chao,Huawei Li 0001,Tiancheng Wang,Xiaowei Li 0001,Bo Liu 0018	10.1109/TEST.2016.7805864
Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis.	Anthony Coyette,Baris Esen,Wim Dobbelaere,Ronny Vanhooren,Georges G. E. Gielen	10.1109/TEST.2016.7805867
A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath.	V. R. Devanathan,Sumant Kale	10.1109/TEST.2016.7805870
Analog fault coverage improvement using final-test dynamic part average testing.	Wim Dobbelaere,Ronny Vanhooren,Willy De Man,Koen Matthijs,Anthony Coyette,Baris Esen,Georges G. E. Gielen	10.1109/TEST.2016.7805829
Effective DC fault models and testing approach for open defects in analog circuits.	Baris Esen,Anthony Coyette,Georges G. E. Gielen,Wim Dobbelaere,Ronny Vanhooren	10.1109/TEST.2016.7805830
RF test accuracy and capacity enhancement on ATE for silicon TV tuners.	Y. Fan,A. Verma,Y. Su,L. Rose,J. Janney,V. Do,S. Kumar	10.1109/TEST.2016.7805842
Logic characterization vehicle design reflection via layout rewiring.	Phillip Fynan,Zeye Liu 0001,Benjamin Niewenhuis,Soumya Mittal,Marcin Strajwas,R. D. (Shawn) Blanton	10.1109/TEST.2016.7805849
Keynote address Thursday: Addressing semiconductor industry needs: Defining the future through creative, exciting research.	Ken Hansen	10.1109/TEST.2016.7805818
A built-in self-repair scheme for DRAMs with spare rows, columns, and bits.	Chih-Sheng Hou,Yong-Xiao Chen,Jin-Fu Li,Chih-Yen Lo,Ding-Ming Kwai,Yung-Fa Chou	10.1109/TEST.2016.7805832
Variation and failure characterization through pattern classification of test data from multiple test stages.	Chun-Kai Hsu,Peter Sarson,Gregor Schatzberger,Friedrich Peter Leisenberger,John M. Carulli Jr.,Siddhartha Siddhartha,Kwang-Ting Cheng	10.1109/TEST.2016.7805845
Advanced test methodology for complex SoCs.	Pavan Kumar Datla Jagannadha,Mahmut Yilmaz,Milind Sonawane,Sailendra Chadalavada,Shantanu Sarangi,Bonita Bhaskaran,Ayub Abdollahian	10.1109/TEST.2016.7805857
Accurate anomaly detection using correlation-based time-series analysis in a core router system.	Shi Jin 0001,Zhaobo Zhang,Krishnendu Chakrabarty,Xinli Gu	10.1109/TEST.2016.7805836
Active reliability monitor: Defect level extrinsic reliability monitoring on 22nm POWER8 and zSeries processors.	Michael Johnson,Brian Noble,Mark Johnson,Jim Crafts,Cynthia Manya,John Deforge	10.1109/TEST.2016.7805871
Supply-voltage optimization to account for process variations in high-volume manufacturing testing.	Gurunath Kadam,Markus Rudack,Krishnendu Chakrabarty,Juergen Alt	10.1109/TEST.2016.7805846
Machine learning-based defense against process-aware attacks on Industrial Control Systems.	Anastasis Keliris,Hossein Salehghaffari,Brian R. Cairl,Prashanth Krishnamurthy,Michail Maniatakos,Farshad Khorrami	10.1109/TEST.2016.7805855
Handling wrong mapping: A new direction towards better diagnosis with low pin convolution compressors.	Subhadip Kundu,Parthajit Bhattacharya,Rohit Kapur	10.1109/TEST.2016.7805822
An on-chip self-test architecture with test patterns recorded in scan chains.	Kuen-Jong Lee,Pin-Hao Tang,Michael A. Kochte	10.1109/TEST.2016.7805865
Defect tolerance for CNFET-based SRAMs.	Tianjian Li,Li Jiang 0002,Xiaoyao Liang,Qiang Xu 0001,Krishnendu Chakrabarty	10.1109/TEST.2016.7805833
Built-in self-test for micro-electrode-dot-array digital microfluidic biochips.	Zipeng Li,Kelvin Yi-Tse Lai,Po-Hsien Yu,Krishnendu Chakrabarty,Tsung-Yi Ho,Chen-Yi Lee	10.1109/TEST.2016.7805847
Output bit selection methodology for test response compaction.	Wei-Cheng Lien,Kuen-Jong Lee	10.1109/TEST.2016.7805873
Diagnostic resolution improvement through learning-guided physical failure analysis.	Carlston Lim,Yang Xue,Xin Li 0001,Ronald D. Blanton,M. Enamul Amyeen	10.1109/TEST.2016.7805824
Minimal area test points for deterministic patterns.	Yingdi Liu,Elham K. Moghaddam,Nilanjan Mukherjee 0001,Sudhakar M. Reddy,Janusz Rajski,Jerzy Tyszer	10.1109/TEST.2016.7805825
Test chip design for optimal cell-aware diagnosability.	Soumya Mittal,Zeye Liu 0001,Ben Niewenhuis,R. D. (Shawn) Blanton	10.1109/TEST.2016.7805850
Test point insertion in hybrid test compression/LBIST architectures.	Elham K. Moghaddam,Nilanjan Mukherjee 0001,Janusz Rajski,Jerzy Tyszer,Justyna Zawada	10.1109/TEST.2016.7805826
DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems.	Barry John Muldrey,Sabyasachi Deyati,Abhijit Chatterjee	10.1109/TEST.2016.7805868
I-Q signal generation techniques for communication IC testing and ATE systems.	Masahiro Murakami,Haruo Kobayashi 0001,Shaiful Nizam Bin Mohyar,Osamu Kobayashi,Takahiro Miki,Junya Kojima	10.1109/TEST.2016.7805858
Novel crosstalk evaluation method for high-density signal traces using clock waveform conversion technique.	Takayuki Nakamura,Koji Asami	10.1109/TEST.2016.7805859
Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board.	Toru Nakura,Naoki Terao,Masahiro Ishida,Rimon Ikeno,Takashi Kusaka,Tetsuya Iizuka,Kunihiro Asada	10.1109/TEST.2016.7805860
Pylon: Towards an integrated customizable volume diagnosis infrastructure.	Yan Pan,Rao Desineni,Kannan Sekar,Atul Chittora,Sherwin Fernandes,Neerja Bawaskar,John M. Carulli	10.1109/TEST.2016.7805872
Memory repair for high fault rates.	Panagiota Papavramidou	10.1109/TEST.2016.7805874
Accessing 1687 systems using arbitrary protocols.	Michele Portolan	10.1109/TEST.2016.7805839
Plenary keynote address Tuesday: The business of test: Test and semiconductor economics.	Walden C. Rhines	10.1109/TEST.2016.7805816
Mixed-signal ATE technology and its impact on today&apos;s electronic system.	Gordon W. Roberts	10.1109/TEST.2016.7805852
Keynote address Wednesday: Hardware inference accelerators for machine learning.	Rob A. Rutenbar	10.1109/TEST.2016.7805817
BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning.	Mehdi Sadi,Gustavo K. Contreras,Dat Tran,Jifeng Chen,LeRoy Winemberg,Mark M. Tehranipoor	10.1109/TEST.2016.7805862
Using symbolic canceling to improve diagnosis from compacted response.	Kamran Saleem,Nur A. Touba	10.1109/TEST.2016.7805823
Test time efficient group delay filter characterization technique using a discrete chirped excitation signal.	Peter Sarson	10.1109/TEST.2016.7805853
Fault simulation for analog test coverage.	Jyotsna Sequeira,Suriyaprakash Natarajan,Prashant Goteti,Nitin Chaudhary	10.1109/TEST.2016.7805831
Statistical outlier screening as a test solution health monitor.	David Shaw,Dirk Hoops,Kenneth M. Butler,Amit Nahar	10.1109/TEST.2016.7805837
Automated measurement of defect tolerance in mixed-signal ICs.	Stephen Sunter,Alessandro Valerio,Riccardo Miglierina	10.1109/TEST.2016.7805869
Securing digital microfluidic biochips by randomizing checkpoints.	Jack Tang,Ramesh Karri,Mohamed Ibrahim 0002,Krishnendu Chakrabarty	10.1109/TEST.2016.7805856
A suite of IEEE 1687 benchmark networks.	Anton Tsertov,Artur Jutman,Sergei Devadze,Matteo Sonza Reorda,Erik Larsson,Farrokh Ghani Zadegan,Riccardo Cantoro,Mehrdad Montazeri,Rene Krenz-Baath	10.1109/TEST.2016.7805840
Cross-layer system reliability assessment framework for hardware faults.	Alessandro Vallero,Alessandro Savino,Gianfranco Politano,Stefano Di Carlo,Athanasios Chatzidimitriou,Sotiris Tselonis,Manolis Kaliorakis,Dimitris Gizopoulos,Marc Riera,Ramon Canal,Antonio Gonz√°lez 0001,Maha Kooli,Alberto Bosio,Giorgio Di Natale	10.1109/TEST.2016.7805863
Testing of interposer-based 2.5D integrated circuits.	Ran Wang 0002,Krishnendu Chakrabarty	10.1109/TEST.2016.7805875
Transformation of multiple fault models to a unified model for ATPG efficiency enhancement.	Cheng-Hung Wu,Kuen-Jong Lee	10.1109/TEST.2016.7805866
A unified test and fault-tolerant multicast solution for network-on-chip designs.	Dong Xiang,Krishnendu Chakrabarty,Hideo Fujiwara	10.1109/TEST.2016.7805827
EMACS: Efficient MBIST architecture for test and characterization of STT-MRAM arrays.	Insik Yoon,Ashwin Chintaluri,Arijit Raychowdhury	10.1109/TEST.2016.7805834
Upper-bound computation for optimal retargeting in IEEE1687 networks.	Farrokh Ghani Zadegan,Rene Krenz-Baath,Erik Larsson	10.1109/TEST.2016.7805838
Putting wasted clock cycles to use: Enhancing fortuitous cell-aware fault detection with scan shift capture.	Fanchen Zhang,Daphne Hwong,Yi Sun,Allison Garcia,Soha Alhelaly,Geoff Shofner,LeRoy Winemberg,Jennifer Dworak	10.1109/TEST.2016.7805828
Online slack-time binning for IO-registered die-to-die interconnects.	Chih-Chieh Zheng,Shi-Yu Huang,Shyue-Kung Lu,Ting-Chi Wang,Kun-Han Tsai,Wu-Tung Cheng	10.1109/TEST.2016.7805848
Low cost ultra-pure sine wave generation with self calibration.	Yuming Zhuang,Akhilesh Kesavan Unnithan,Arun Joseph,Siva Sudani,Benjamin Magstadt,Degang Chen 0001	10.1109/TEST.2016.7805843
2016 IEEE International Test Conference, ITC 2016, Fort Worth, TX, USA, November 15-17, 2016		
