{
 "archived": false,
 "branch": "main",
 "conda-forge.yml": {
  "conda_build": {
   "error_overlinking": true
  },
  "conda_forge_output_validation": true,
  "github": {
   "branch_name": "main",
   "tooling_branch_name": "main"
  }
 },
 "feedstock_name": "uhdm",
 "hash_type": "sha256",
 "linux_64_meta_yaml": {
  "about": {
   "description": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX\n",
   "dev_url": "https://github.com/chipsalliance/UHDM",
   "home": "https://github.com/chipsalliance/UHDM",
   "license": "Apache-2.0",
   "license_family": "Apache",
   "license_file": "LICENSE",
   "summary": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX"
  },
  "build": {
   "number": "0",
   "run_exports": [
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm"
   ]
  },
  "extra": {
   "recipe-maintainers": [
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine"
   ]
  },
  "package": {
   "name": "uhdm",
   "version": "1.82"
  },
  "requirements": {
   "build": [
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ],
   "host": [
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig"
   ],
   "run": [
    "python",
    "python",
    "python",
    "python"
   ]
  },
  "source": {
   "fn": "UHDM-1.82.tar.gz",
   "sha256": "f33d62a1ae0381389b4bc89f639e127bb04557bfdd2f8ff4f57e2f7b5df2e80f",
   "url": "https://github.com/chipsalliance/UHDM/archive/refs/tags/v1.82.tar.gz"
  },
  "test": {
   "commands": [
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint"
   ]
  }
 },
 "linux_64_requirements": {
  "build": {
   "__set__": true,
   "elements": [
    "c_compiler_stub",
    "cmake",
    "cxx_compiler_stub",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ]
  },
  "host": {
   "__set__": true,
   "elements": [
    "capnproto",
    "swig"
   ]
  },
  "run": {
   "__set__": true,
   "elements": [
    "python"
   ]
  },
  "test": {
   "__set__": true,
   "elements": []
  }
 },
 "meta_yaml": {
  "about": {
   "description": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX\n",
   "dev_url": "https://github.com/chipsalliance/UHDM",
   "home": "https://github.com/chipsalliance/UHDM",
   "license": "Apache-2.0",
   "license_family": "Apache",
   "license_file": "LICENSE",
   "summary": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX"
  },
  "build": {
   "number": "0",
   "run_exports": [
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm"
   ]
  },
  "extra": {
   "recipe-maintainers": [
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine"
   ]
  },
  "package": {
   "name": "uhdm",
   "version": "1.82"
  },
  "requirements": {
   "build": [
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ],
   "host": [
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig"
   ],
   "run": [
    "python",
    "python",
    "python",
    "python",
    "python",
    "python",
    "python",
    "python"
   ]
  },
  "source": {
   "fn": "UHDM-1.82.tar.gz",
   "sha256": "f33d62a1ae0381389b4bc89f639e127bb04557bfdd2f8ff4f57e2f7b5df2e80f",
   "url": "https://github.com/chipsalliance/UHDM/archive/refs/tags/v1.82.tar.gz"
  },
  "test": {
   "commands": [
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint"
   ]
  }
 },
 "name": "uhdm",
 "osx_64_meta_yaml": {
  "about": {
   "description": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX\n",
   "dev_url": "https://github.com/chipsalliance/UHDM",
   "home": "https://github.com/chipsalliance/UHDM",
   "license": "Apache-2.0",
   "license_family": "Apache",
   "license_file": "LICENSE",
   "summary": "Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX"
  },
  "build": {
   "number": "0",
   "run_exports": [
    "uhdm",
    "uhdm",
    "uhdm",
    "uhdm"
   ]
  },
  "extra": {
   "recipe-maintainers": [
    "timkpaine",
    "timkpaine",
    "timkpaine",
    "timkpaine"
   ]
  },
  "package": {
   "name": "uhdm",
   "version": "1.82"
  },
  "requirements": {
   "build": [
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python",
    "c_compiler_stub",
    "cxx_compiler_stub",
    "cmake",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ],
   "host": [
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig",
    "capnproto",
    "swig"
   ],
   "run": [
    "python",
    "python",
    "python",
    "python"
   ]
  },
  "source": {
   "fn": "UHDM-1.82.tar.gz",
   "sha256": "f33d62a1ae0381389b4bc89f639e127bb04557bfdd2f8ff4f57e2f7b5df2e80f",
   "url": "https://github.com/chipsalliance/UHDM/archive/refs/tags/v1.82.tar.gz"
  },
  "test": {
   "commands": [
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint",
    "test -f $PREFIX/bin/uhdm-cmp",
    "test -f $PREFIX/bin/uhdm-dump",
    "test -f $PREFIX/bin/uhdm-hier",
    "test -f $PREFIX/bin/uhdm-lint"
   ]
  }
 },
 "osx_64_requirements": {
  "build": {
   "__set__": true,
   "elements": [
    "c_compiler_stub",
    "cmake",
    "cxx_compiler_stub",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ]
  },
  "host": {
   "__set__": true,
   "elements": [
    "capnproto",
    "swig"
   ]
  },
  "run": {
   "__set__": true,
   "elements": [
    "python"
   ]
  },
  "test": {
   "__set__": true,
   "elements": []
  }
 },
 "outputs_names": {
  "__set__": true,
  "elements": [
   "uhdm"
  ]
 },
 "parsing_error": false,
 "platforms": [
  "linux_64",
  "osx_64"
 ],
 "pr_info": {
  "__lazy_json__": "pr_info/uhdm.json"
 },
 "raw_meta_yaml": "{% set name = \"UHDM\" %}\n{% set version = \"1.82\" %}\n{% set sha256 = \"f33d62a1ae0381389b4bc89f639e127bb04557bfdd2f8ff4f57e2f7b5df2e80f\" %}\n\npackage:\n  name: {{ name|lower }}\n  version: {{ version }}\n\nsource:\n  fn: {{ name }}-{{ version }}.tar.gz\n  url: https://github.com/chipsalliance/{{ name }}/archive/refs/tags/v{{ version }}.tar.gz\n  sha256: {{ sha256 }}\n\nbuild:\n  number: 0\n  skip: true  # [win]\n  run_exports:\n    - {{ pin_subpackage('uhdm', max_pin='x') }}\n\nrequirements:\n  build:\n    - {{ compiler('c') }}\n    - {{ compiler('cxx') }}\n    - cmake\n    - make\n    - orderedmultidict\n    - pkg-config\n    - python\n  host:\n    - capnproto\n    - swig\n  run:\n    - python\n\ntest:\n  commands:\n    - test -f $PREFIX/bin/uhdm-cmp\n    - test -f $PREFIX/bin/uhdm-dump\n    - test -f $PREFIX/bin/uhdm-hier\n    - test -f $PREFIX/bin/uhdm-lint\n\nabout:\n  home: https://github.com/chipsalliance/UHDM\n  license: Apache-2.0\n  license_family: Apache\n  license_file: LICENSE\n  summary: Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX\n  description: |\n    Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX\n  dev_url: https://github.com/chipsalliance/UHDM\n\nextra:\n  recipe-maintainers:\n    - timkpaine\n",
 "req": {
  "__set__": true,
  "elements": [
   "c_compiler_stub",
   "capnproto",
   "cmake",
   "cxx_compiler_stub",
   "make",
   "orderedmultidict",
   "pkg-config",
   "python",
   "swig"
  ]
 },
 "requirements": {
  "build": {
   "__set__": true,
   "elements": [
    "c_compiler_stub",
    "cmake",
    "cxx_compiler_stub",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ]
  },
  "host": {
   "__set__": true,
   "elements": [
    "c_compiler_stub",
    "capnproto",
    "cxx_compiler_stub",
    "swig"
   ]
  },
  "run": {
   "__set__": true,
   "elements": [
    "c_compiler_stub",
    "cxx_compiler_stub",
    "python"
   ]
  },
  "test": {
   "__set__": true,
   "elements": []
  }
 },
 "strong_exports": false,
 "total_requirements": {
  "build": {
   "__set__": true,
   "elements": [
    "c_compiler_stub",
    "cmake",
    "cxx_compiler_stub",
    "make",
    "orderedmultidict",
    "pkg-config",
    "python"
   ]
  },
  "host": {
   "__set__": true,
   "elements": [
    "capnproto",
    "swig"
   ]
  },
  "run": {
   "__set__": true,
   "elements": [
    "python"
   ]
  },
  "test": {
   "__set__": true,
   "elements": []
  }
 },
 "url": "https://github.com/chipsalliance/UHDM/archive/refs/tags/v1.82.tar.gz",
 "version": "1.82",
 "version_pr_info": {
  "__lazy_json__": "version_pr_info/uhdm.json"
 }
}