#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Mar 31 20:36:22 2019
# Process ID: 6486
# Current directory: /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core
# Command line: vivado
# Log file: /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/vivado.log
# Journal file: /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6074.402 ; gain = 64.984 ; free physical = 13805 ; free virtual = 22670
set_property -dict [list CONFIG.BAR_64BIT {false} CONFIG.BAR0_SIZE {64} CONFIG.AXIBAR_NUM {2} CONFIG.AXIBAR_0 {0x00000000} CONFIG.AXIBAR_1 {0x80000000} CONFIG.AXIBAR_HIGHADDR_0 {0x7fffffff} CONFIG.AXIBAR_HIGHADDR_1 {0xFFFFFFFF} CONFIG.BASEADDR {0x00001000} CONFIG.HIGHADDR {0x00001fff}] [get_ips axi_pcie_0]
generate_target all [get_files  /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/axi_pcie_0/axi_pcie_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_pcie_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_pcie_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_pcie_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_pcie_0'...
catch { config_ip_cache -export [get_ips -all axi_pcie_0] }
export_ip_user_files -of_objects [get_files /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/axi_pcie_0/axi_pcie_0.xci] -no_script -sync -force -quiet
reset_run axi_pcie_0_synth_1
launch_runs -jobs 2 axi_pcie_0_synth_1
[Sun Mar 31 20:53:01 2019] Launched axi_pcie_0_synth_1...
Run output will be captured here: /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.runs/axi_pcie_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/axi_pcie_0/axi_pcie_0.xci] -directory /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/ip_user_files/sim_scripts -ip_user_files_dir /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/ip_user_files -ipstatic_source_dir /home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=/home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {ies=/home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.cache/compile_simlib/ies} {vcs=/home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.cache/compile_simlib/vcs} {riviera=/home/user/ocpi/bsp_sidekiq_m2_cp_dev1_5_cv2_8/hdl/platforms/m2pcie/axi_pcie_wrapper/core/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 21:29:40 2019...
