// Seed: 2796895349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  id_8 :
  assert property (@(posedge 1) 1 | id_6)
  else id_1 <= 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
