{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.934783",
   "Default View_TopLeft":"-139,-206",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"/sidewinder_board/clock_and_reset",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 4 -x 990 -y 270 -defaultsOSRD
preplace port AXI_STR_RXD -pg 1 -lvl 0 -x -20 -y 60 -defaultsOSRD
preplace port AXI_STR_TXD -pg 1 -lvl 4 -x 990 -y 60 -defaultsOSRD
preplace port port-id_sys_resetn -pg 1 -lvl 0 -x -20 -y 160 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -20 -y 140 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 4 -x 990 -y 360 -defaultsOSRD
preplace inst clock_and_reset -pg 1 -lvl 1 -x 180 -y 140 -defaultsOSRD -pinDir ext_clock left -pinY ext_clock 0L -pinDir sysclock right -pinY sysclock 0R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinDir ext_resetn left -pinY ext_resetn 20L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 190R
preplace inst host_pc_interface -pg 1 -lvl 3 -x 790 -y 270 -defaultsOSRD -pinDir UART right -pinY UART 0R -pinDir M_AXI left -pinY M_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst system_interconnect -pg 1 -lvl 2 -x 470 -y 140 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 130R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 20L
preplace inst axi_qsfp_client -pg 1 -lvl 3 -x 790 -y 60 -defaultsOSRD -pinDir AXI_STR_TXD right -pinY AXI_STR_TXD 0R -pinDir AXI_STR_RXD left -pinY AXI_STR_RXD 0L -pinDir S_AXI left -pinY S_AXI 80L -pinDir s_axi_aclk left -pinY s_axi_aclk 100L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 120L
preplace netloc CLK100MHZ_1 1 0 1 NJ 140
preplace netloc CPU_RESETN_1 1 0 1 NJ 160
preplace netloc clock_and_reset_clk_100mhz 1 1 2 340 80 600
preplace netloc clock_and_reset_interconnect_aresetn 1 1 1 N 160
preplace netloc clock_and_reset_peripheral_aresetn 1 1 3 NJ 330 620 360 N
preplace netloc Conn1 1 0 3 NJ 60 NJ 60 NJ
preplace netloc Conn3 1 3 1 NJ 60
preplace netloc host_interface_M_AXI 1 2 1 N 270
preplace netloc host_interface_UART 1 3 1 NJ 270
preplace netloc system_interconnect_M00_AXI 1 2 1 N 140
levelinfo -pg 1 -20 180 470 790 990
pagesize -pg 1 -db -bbox -sgen -170 0 1210 380
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-188,-174",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_AXI -pg 1 -lvl 2 -x 910 -y 50 -defaultsOSRD
preplace port UART -pg 1 -lvl 2 -x 910 -y 70 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x -100 -y 100 -defaultsOSRD
preplace port port-id_clk_100mhz -pg 1 -lvl 2 -x 910 -y 90 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -100 -y 80 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -lvl 2 -x 910 -y 110 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -lvl 2 -x 910 -y 130 -defaultsOSRD
preplace inst clock_and_reset -pg 1 -lvl 1 -x 180 -y 92 -defaultsOSRD
preplace inst clock_and_reset|system_clock -pg 1 -lvl 1 -x 260 -y 82 -defaultsOSRD
preplace inst clock_and_reset|system_reset -pg 1 -lvl 1 -x 260 -y 242 -defaultsOSRD
preplace inst clock_and_reset|host_interface -pg 1 -lvl 2 -x 570 -y 92 -defaultsOSRD
preplace netloc CPU_RESETN_1 1 0 1 -80J 100n
preplace netloc clock_and_reset_clk_100mhz 1 1 1 870J 90n
preplace netloc clock_and_reset_interconnect_aresetn 1 1 1 880J 110n
preplace netloc CLK100MHZ_1 1 0 1 -80J 80n
preplace netloc clock_and_reset_peripheral_aresetn 1 1 1 890J 130n
preplace netloc Conn1 1 1 1 850J 50n
preplace netloc Conn2 1 1 1 860J 70n
preplace netloc clock_and_reset|CLK100MHZ_1 1 0 1 NJ 82
preplace netloc clock_and_reset|CPU_RESETN_1 1 0 1 N 222
preplace netloc clock_and_reset|system_clock_clk_100mhz 1 0 3 70 142 440 152 NJ
preplace netloc clock_and_reset|system_reset_interconnect_aresetn 1 1 2 N 262 NJ
preplace netloc clock_and_reset|system_reset_peripheral_aresetn 1 1 2 450 282 NJ
preplace netloc clock_and_reset|Conn1 1 2 1 N 102
preplace netloc clock_and_reset|Conn2 1 2 1 690 82n
levelinfo -pg 1 -100 180 910
levelinfo -hier clock_and_reset * 260 570 *
pagesize -pg 1 -db -bbox -sgen -250 -10 1150 370
pagesize -hier clock_and_reset -db -bbox -sgen 40 22 720 342
"
}
0
