SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.924419 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756459 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 794692 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[30:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[18:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[22:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[20:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[28:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[24:0] SST Core: # Start time: 2018/03/25 at: 21:25:21
[16:0] SST Core: # Start time: 2018/03/25 at: 21:25:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.278921 seconds
Simulation time:                 12.000847 seconds
Total time:                      18.098430 seconds
Simulated time:                  19.557 ms

Simulation Resource Information:
Max Resident Set Size:           249.724 MB
Approx. Global Max RSS Size:     2.80462 GB
Max Local Page Faults:           38 faults
Global Page Faults:              498 faults
Max Output Blocks:               83464 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.557 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.855593 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756071 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795040 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[20:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[30:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[18:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[26:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[20:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[28:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[24:0] SST Core: # Start time: 2018/03/25 at: 21:25:40
[16:0] SST Core: # Start time: 2018/03/25 at: 21:25:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.025895 seconds
Simulation time:                 11.169385 seconds
Total time:                      17.031120 seconds
Simulated time:                  18.982 ms

Simulation Resource Information:
Max Resident Set Size:           249.752 MB
Approx. Global Max RSS Size:     2.80469 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.982 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.769871 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754418 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795100 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[17:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[29:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[31:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[19:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[21:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[25:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[27:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[26:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[30:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[18:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[22:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[28:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[20:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[24:0] SST Core: # Start time: 2018/03/25 at: 21:25:58
[16:0] SST Core: # Start time: 2018/03/25 at: 21:25:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.045634 seconds
Simulation time:                 11.202578 seconds
Total time:                      17.031677 seconds
Simulated time:                  19.285 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80428 GB
Max Local Page Faults:           11 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.285 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.786109 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755711 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795028 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[30:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[26:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[18:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[22:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[28:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[20:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[24:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[16:0] SST Core: # Start time: 2018/03/25 at: 21:26:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.054816 seconds
Simulation time:                 11.211862 seconds
Total time:                      17.084295 seconds
Simulated time:                  19.25 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80491 GB
Max Local Page Faults:           11 faults
Global Page Faults:              295 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.25 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.794451 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076725 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 794968 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[30:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[18:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[22:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[30:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[20:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[28:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[24:0] SST Core: # Start time: 2018/03/25 at: 21:26:35
[16:0] SST Core: # Start time: 2018/03/25 at: 21:26:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.929642 seconds
Simulation time:                 11.325062 seconds
Total time:                      17.090692 seconds
Simulated time:                  19.43 ms

Simulation Resource Information:
Max Resident Set Size:           249.72 MB
Approx. Global Max RSS Size:     2.80404 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.43 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.795891 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076143 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 794952 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[18:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[30:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[26:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[22:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[20:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[28:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[24:0] SST Core: # Start time: 2018/03/25 at: 21:26:54
[16:0] SST Core: # Start time: 2018/03/25 at: 21:26:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.046688 seconds
Simulation time:                 11.124497 seconds
Total time:                      16.951945 seconds
Simulated time:                  19.647 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.80493 GB
Max Local Page Faults:           10 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.647 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.838161 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075727 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795024 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[30:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[22:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[18:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[20:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[28:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[24:0] SST Core: # Start time: 2018/03/25 at: 21:27:12
[16:0] SST Core: # Start time: 2018/03/25 at: 21:27:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.075590 seconds
Simulation time:                 11.227394 seconds
Total time:                      17.119653 seconds
Simulated time:                  19.259 ms

Simulation Resource Information:
Max Resident Set Size:           249.72 MB
Approx. Global Max RSS Size:     2.80402 GB
Max Local Page Faults:           10 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.259 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.797041 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0753138 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 794988 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[24:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[28:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[20:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[24:0] SST Core: # Start time: 2018/03/25 at: 21:27:31
[16:0] SST Core: # Start time: 2018/03/25 at: 21:27:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.925871 seconds
Simulation time:                 11.233472 seconds
Total time:                      17.032763 seconds
Simulated time:                  19.526 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.80414 GB
Max Local Page Faults:           11 faults
Global Page Faults:              269 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.526 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.812233 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075563 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795044 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[25:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[19:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[29:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[21:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[26:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[30:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[18:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[22:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[28:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[20:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[24:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[16:0] SST Core: # Start time: 2018/03/25 at: 21:27:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.054509 seconds
Simulation time:                 11.417854 seconds
Total time:                      17.251533 seconds
Simulated time:                  19.233 ms

Simulation Resource Information:
Max Resident Set Size:           249.728 MB
Approx. Global Max RSS Size:     2.804 GB
Max Local Page Faults:           11 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.233 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.779207 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0760942 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 794996 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[19:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[17:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[27:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[19:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[30:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[22:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[18:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[26:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[28:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[20:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[24:0] SST Core: # Start time: 2018/03/25 at: 21:28:08
[16:0] SST Core: # Start time: 2018/03/25 at: 21:28:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.067525 seconds
Simulation time:                 11.216376 seconds
Total time:                      17.057009 seconds
Simulated time:                  19.629 ms

Simulation Resource Information:
Max Resident Set Size:           249.692 MB
Approx. Global Max RSS Size:     2.80392 GB
Max Local Page Faults:           10 faults
Global Page Faults:              276 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.629 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.783021 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756061 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795396 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[22:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[18:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[28:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[20:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[24:0] SST Core: # Start time: 2018/03/25 at: 21:28:26
[16:0] SST Core: # Start time: 2018/03/25 at: 21:28:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.072391 seconds
Simulation time:                 11.531649 seconds
Total time:                      17.383084 seconds
Simulated time:                  19.334 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80402 GB
Max Local Page Faults:           10 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.334 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.802065 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0752861 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795504 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[26:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[30:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[18:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[22:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[28:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[20:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[24:0] SST Core: # Start time: 2018/03/25 at: 21:28:45
[16:0] SST Core: # Start time: 2018/03/25 at: 21:28:45


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.062143 seconds
Simulation time:                 11.074270 seconds
Total time:                      16.917241 seconds
Simulated time:                  18.984 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.80412 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.984 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.760746 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0757239 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795440 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[30:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[26:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[22:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[18:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[20:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[28:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[24:0] SST Core: # Start time: 2018/03/25 at: 21:29:04
[16:0] SST Core: # Start time: 2018/03/25 at: 21:29:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.024566 seconds
Simulation time:                 11.287660 seconds
Total time:                      17.123635 seconds
Simulated time:                  19.014 ms

Simulation Resource Information:
Max Resident Set Size:           249.732 MB
Approx. Global Max RSS Size:     2.80466 GB
Max Local Page Faults:           10 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.014 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.828166 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075366 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795796 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[26:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[22:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[30:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[18:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[20:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[28:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[24:0] SST Core: # Start time: 2018/03/25 at: 21:29:22
[16:0] SST Core: # Start time: 2018/03/25 at: 21:29:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.130829 seconds
Simulation time:                 11.260378 seconds
Total time:                      17.214576 seconds
Simulated time:                  19.55 ms

Simulation Resource Information:
Max Resident Set Size:           249.784 MB
Approx. Global Max RSS Size:     2.80445 GB
Max Local Page Faults:           12 faults
Global Page Faults:              260 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.55 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.830259 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755539 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795424 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[20:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[24:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[30:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[26:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[21:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[18:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[22:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[28:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[20:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[24:0] SST Core: # Start time: 2018/03/25 at: 21:29:41
[16:0] SST Core: # Start time: 2018/03/25 at: 21:29:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.957778 seconds
Simulation time:                 11.599198 seconds
Total time:                      17.390565 seconds
Simulated time:                  19.207 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.80415 GB
Max Local Page Faults:           11 faults
Global Page Faults:              287 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.207 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.784156 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0764339 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795388 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[26:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[17:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[25:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[19:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[21:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[31:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[23:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[27:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[30:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[26:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[22:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[18:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[28:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[20:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[24:0] SST Core: # Start time: 2018/03/25 at: 21:29:59
[16:0] SST Core: # Start time: 2018/03/25 at: 21:29:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.903382 seconds
Simulation time:                 11.103245 seconds
Total time:                      16.847506 seconds
Simulated time:                  19.605 ms

Simulation Resource Information:
Max Resident Set Size:           249.752 MB
Approx. Global Max RSS Size:     2.80422 GB
Max Local Page Faults:           11 faults
Global Page Faults:              298 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.605 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.758474 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755711 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795948 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[22:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[30:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[18:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[26:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[20:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[28:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[24:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:17
[16:0] SST Core: # Start time: 2018/03/25 at: 21:30:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.891150 seconds
Simulation time:                 11.241749 seconds
Total time:                      16.963401 seconds
Simulated time:                  19.314 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80461 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.314 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.785589 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755661 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795328 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[2:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[27:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[17:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[25:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[23:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[21:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[29:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[31:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[26:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[30:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[18:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[22:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[20:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[28:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[24:0] SST Core: # Start time: 2018/03/25 at: 21:30:37
[16:0] SST Core: # Start time: 2018/03/25 at: 21:30:37


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.082049 seconds
Simulation time:                 11.338249 seconds
Total time:                      17.200793 seconds
Simulated time:                  19.503 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80427 GB
Max Local Page Faults:           10 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.503 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.867573 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0758259 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795488 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[26:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[26:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[18:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[28:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[20:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[24:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[16:0] SST Core: # Start time: 2018/03/25 at: 21:30:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.140210 seconds
Simulation time:                 11.397596 seconds
Total time:                      17.351750 seconds
Simulated time:                  19.916 ms

Simulation Resource Information:
Max Resident Set Size:           249.748 MB
Approx. Global Max RSS Size:     2.80446 GB
Max Local Page Faults:           11 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.916 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.783978 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754089 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795520 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[20:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[22:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[30:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[26:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[18:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[22:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[20:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[28:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[24:0] SST Core: # Start time: 2018/03/25 at: 21:31:14
[16:0] SST Core: # Start time: 2018/03/25 at: 21:31:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.954397 seconds
Simulation time:                 11.178801 seconds
Total time:                      16.989181 seconds
Simulated time:                  19.563 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80498 GB
Max Local Page Faults:           10 faults
Global Page Faults:              254 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.563 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.782662 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075645 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795496 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[25:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[20:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[25:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[30:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[22:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[26:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[28:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[20:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[24:0] SST Core: # Start time: 2018/03/25 at: 21:31:33
[16:0] SST Core: # Start time: 2018/03/25 at: 21:31:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.045673 seconds
Simulation time:                 11.488200 seconds
Total time:                      17.308447 seconds
Simulated time:                  19.577 ms

Simulation Resource Information:
Max Resident Set Size:           249.732 MB
Approx. Global Max RSS Size:     2.80466 GB
Max Local Page Faults:           11 faults
Global Page Faults:              279 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.577 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.755272 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755699 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795376 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[31:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[27:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[31:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[17:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[25:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[29:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[23:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[19:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[30:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[26:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[18:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[22:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[28:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[20:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[24:0] SST Core: # Start time: 2018/03/25 at: 21:31:52
[16:0] SST Core: # Start time: 2018/03/25 at: 21:31:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.074969 seconds
Simulation time:                 11.269866 seconds
Total time:                      17.123356 seconds
Simulated time:                  19.51 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.80404 GB
Max Local Page Faults:           11 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.51 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.789376 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756989 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795428 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[23:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[19:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[17:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[27:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[23:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[29:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[31:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[25:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[30:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[26:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[18:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[22:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[28:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[20:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[24:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[16:0] SST Core: # Start time: 2018/03/25 at: 21:32:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.077151 seconds
Simulation time:                 11.456082 seconds
Total time:                      17.307821 seconds
Simulated time:                  19.338 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80458 GB
Max Local Page Faults:           11 faults
Global Page Faults:              276 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.338 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.831681 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755041 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795800 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[28:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[20:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[24:0] SST Core: # Start time: 2018/03/25 at: 21:32:30
[16:0] SST Core: # Start time: 2018/03/25 at: 21:32:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.102637 seconds
Simulation time:                 11.167699 seconds
Total time:                      17.036145 seconds
Simulated time:                  19.258 ms

Simulation Resource Information:
Max Resident Set Size:           249.7 MB
Approx. Global Max RSS Size:     2.80648 GB
Max Local Page Faults:           11 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.258 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.928967 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755591 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795412 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[26:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[18:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[22:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[20:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[28:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[24:0] SST Core: # Start time: 2018/03/25 at: 21:32:48
[16:0] SST Core: # Start time: 2018/03/25 at: 21:32:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.173024 seconds
Simulation time:                 11.291223 seconds
Total time:                      17.244462 seconds
Simulated time:                  19.422 ms

Simulation Resource Information:
Max Resident Set Size:           249.732 MB
Approx. Global Max RSS Size:     2.80428 GB
Max Local Page Faults:           10 faults
Global Page Faults:              275 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.422 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.771311 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0758829 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795540 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[28:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[26:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[18:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[22:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[28:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[20:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[24:0] SST Core: # Start time: 2018/03/25 at: 21:33:07
[16:0] SST Core: # Start time: 2018/03/25 at: 21:33:07


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.894922 seconds
Simulation time:                 11.172401 seconds
Total time:                      16.934911 seconds
Simulated time:                  19.45 ms

Simulation Resource Information:
Max Resident Set Size:           249.692 MB
Approx. Global Max RSS Size:     2.8038 GB
Max Local Page Faults:           10 faults
Global Page Faults:              260 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.45 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.790821 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754812 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795428 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[18:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[22:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[20:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[28:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[24:0] SST Core: # Start time: 2018/03/25 at: 21:33:25
[16:0] SST Core: # Start time: 2018/03/25 at: 21:33:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.053321 seconds
Simulation time:                 11.341469 seconds
Total time:                      17.213490 seconds
Simulated time:                  19.259 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80463 GB
Max Local Page Faults:           11 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.259 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.755001 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075381 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795376 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[28:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[30:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[18:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[22:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[20:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[28:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[24:0] SST Core: # Start time: 2018/03/25 at: 21:33:44
[16:0] SST Core: # Start time: 2018/03/25 at: 21:33:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.998410 seconds
Simulation time:                 11.492957 seconds
Total time:                      17.271200 seconds
Simulated time:                  19.549 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.8048 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.549 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.770996 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754702 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795568 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[23:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[27:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[29:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[25:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[19:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[21:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[31:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[23:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[30:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[26:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[18:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[22:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[28:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[20:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[24:0] SST Core: # Start time: 2018/03/25 at: 21:34:03
[16:0] SST Core: # Start time: 2018/03/25 at: 21:34:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.012331 seconds
Simulation time:                 11.357008 seconds
Total time:                      17.148893 seconds
Simulated time:                  19.244 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.80395 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.244 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.782055 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754151 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795528 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[20:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[22:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[18:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[22:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[30:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[28:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[20:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[24:0] SST Core: # Start time: 2018/03/25 at: 21:34:21
[16:0] SST Core: # Start time: 2018/03/25 at: 21:34:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.907543 seconds
Simulation time:                 11.242332 seconds
Total time:                      16.989103 seconds
Simulated time:                  19.402 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80395 GB
Max Local Page Faults:           11 faults
Global Page Faults:              288 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.402 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.768091 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075516 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 794968 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[26:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[22:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[18:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[30:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[20:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[28:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[24:0] SST Core: # Start time: 2018/03/25 at: 21:34:40
[16:0] SST Core: # Start time: 2018/03/25 at: 21:34:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.146772 seconds
Simulation time:                 11.295993 seconds
Total time:                      17.262556 seconds
Simulated time:                  19.112 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80412 GB
Max Local Page Faults:           10 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.112 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.782806 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0757601 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795328 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[31:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[21:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[19:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[23:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[17:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[31:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[25:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[29:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[30:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[26:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[22:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[18:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[28:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[20:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[24:0] SST Core: # Start time: 2018/03/25 at: 21:34:58
[16:0] SST Core: # Start time: 2018/03/25 at: 21:34:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.032950 seconds
Simulation time:                 11.413528 seconds
Total time:                      17.227980 seconds
Simulated time:                  19.66 ms

Simulation Resource Information:
Max Resident Set Size:           249.724 MB
Approx. Global Max RSS Size:     2.80415 GB
Max Local Page Faults:           10 faults
Global Page Faults:              273 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.66 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.770048 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075937 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795268 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[30:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[18:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[22:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[28:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[20:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[24:0] SST Core: # Start time: 2018/03/25 at: 21:35:17
[16:0] SST Core: # Start time: 2018/03/25 at: 21:35:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.100520 seconds
Simulation time:                 11.306721 seconds
Total time:                      17.185834 seconds
Simulated time:                  19.399 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.80389 GB
Max Local Page Faults:           10 faults
Global Page Faults:              277 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.399 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.832299 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755322 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795428 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[23:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[31:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[19:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[17:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[29:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[27:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[25:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[26:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[30:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[18:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[22:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[20:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[28:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[24:0] SST Core: # Start time: 2018/03/25 at: 21:35:35
[16:0] SST Core: # Start time: 2018/03/25 at: 21:35:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.985759 seconds
Simulation time:                 11.102268 seconds
Total time:                      16.939155 seconds
Simulated time:                  19.503 ms

Simulation Resource Information:
Max Resident Set Size:           249.692 MB
Approx. Global Max RSS Size:     2.80522 GB
Max Local Page Faults:           10 faults
Global Page Faults:              277 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.503 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.823681 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076241 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795432 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[18:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[26:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[22:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[28:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[20:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[24:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[16:0] SST Core: # Start time: 2018/03/25 at: 21:35:55


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.972396 seconds
Simulation time:                 11.207429 seconds
Total time:                      17.016061 seconds
Simulated time:                  19.2 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.804 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.2 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 5.353812 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0762179 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795524 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[27:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[29:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[21:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[17:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[31:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[25:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[23:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[26:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[30:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[22:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[18:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[28:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[20:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[24:0] SST Core: # Start time: 2018/03/25 at: 21:36:14
[16:0] SST Core: # Start time: 2018/03/25 at: 21:36:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.487766 seconds
Simulation time:                 11.323297 seconds
Total time:                      17.649386 seconds
Simulated time:                  19.577 ms

Simulation Resource Information:
Max Resident Set Size:           249.7 MB
Approx. Global Max RSS Size:     2.80412 GB
Max Local Page Faults:           10 faults
Global Page Faults:              270 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.577 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.759545 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0757952 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795544 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[31:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[27:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[31:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[23:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[29:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[17:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[21:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[18:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[30:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[26:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[22:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[28:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[20:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[24:0] SST Core: # Start time: 2018/03/25 at: 21:36:33
[16:0] SST Core: # Start time: 2018/03/25 at: 21:36:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.023145 seconds
Simulation time:                 11.195254 seconds
Total time:                      17.035689 seconds
Simulated time:                  19.289 ms

Simulation Resource Information:
Max Resident Set Size:           249.728 MB
Approx. Global Max RSS Size:     2.80501 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.289 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.754997 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0759189 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795496 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[29:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[29:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[25:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[23:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[19:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[31:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[21:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[27:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[26:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[30:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[18:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[22:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[28:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[20:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[24:0] SST Core: # Start time: 2018/03/25 at: 21:36:51
[16:0] SST Core: # Start time: 2018/03/25 at: 21:36:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.047070 seconds
Simulation time:                 11.290745 seconds
Total time:                      17.153733 seconds
Simulated time:                  19.12 ms

Simulation Resource Information:
Max Resident Set Size:           249.692 MB
Approx. Global Max RSS Size:     2.80401 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.12 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.907706 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0763199 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795140 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[14:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[6:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[10:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[30:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[22:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[18:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[12:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[30:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[4:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[28:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[20:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[8:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[24:0] SST Core: # Start time: 2018/03/25 at: 21:37:10
[16:0] SST Core: # Start time: 2018/03/25 at: 21:37:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.218407 seconds
Simulation time:                 11.419862 seconds
Total time:                      17.397229 seconds
Simulated time:                  19.271 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80476 GB
Max Local Page Faults:           11 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.271 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.794063 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075434 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795480 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[25:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[17:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[4:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[19:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[31:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[27:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[23:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[21:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[30:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[26:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[22:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[18:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[28:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[20:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[8:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[24:0] SST Core: # Start time: 2018/03/25 at: 21:37:29
[16:0] SST Core: # Start time: 2018/03/25 at: 21:37:29


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.033801 seconds
Simulation time:                 11.352946 seconds
Total time:                      17.171135 seconds
Simulated time:                  19.886 ms

Simulation Resource Information:
Max Resident Set Size:           249.724 MB
Approx. Global Max RSS Size:     2.80412 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1296 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.886 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.884006 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755701 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795536 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[17:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[10:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[19:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[25:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[12:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[17:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[29:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[21:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[23:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[27:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[30:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[4:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[26:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[18:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[22:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[28:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[20:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[8:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[24:0] SST Core: # Start time: 2018/03/25 at: 21:37:48
[16:0] SST Core: # Start time: 2018/03/25 at: 21:37:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.130604 seconds
Simulation time:                 11.178102 seconds
Total time:                      17.089499 seconds
Simulated time:                  19.47 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80472 GB
Max Local Page Faults:           10 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.47 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.854912 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0757089 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795524 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[6:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[3:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[21:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[10:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[29:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[27:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[21:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[25:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[19:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[17:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[26:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[4:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[30:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[22:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[18:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[28:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[20:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[8:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[24:0] SST Core: # Start time: 2018/03/25 at: 21:38:06
[16:0] SST Core: # Start time: 2018/03/25 at: 21:38:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.978479 seconds
Simulation time:                 11.574065 seconds
Total time:                      17.427535 seconds
Simulated time:                  19.841 ms

Simulation Resource Information:
Max Resident Set Size:           249.7 MB
Approx. Global Max RSS Size:     2.80494 GB
Max Local Page Faults:           11 faults
Global Page Faults:              276 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.841 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.826186 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075757 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795348 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[7:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[6:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[5:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[1:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[3:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[21:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[17:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[19:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[27:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[29:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[23:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[25:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[17:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[12:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[21:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[30:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[18:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[22:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[26:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[20:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[28:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[4:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[8:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[24:0] SST Core: # Start time: 2018/03/25 at: 21:38:25
[16:0] SST Core: # Start time: 2018/03/25 at: 21:38:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.121053 seconds
Simulation time:                 11.472439 seconds
Total time:                      17.373786 seconds
Simulated time:                  19.481 ms

Simulation Resource Information:
Max Resident Set Size:           249.732 MB
Approx. Global Max RSS Size:     2.80406 GB
Max Local Page Faults:           10 faults
Global Page Faults:              254 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.481 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.837551 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754161 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795536 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[9:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[13:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[6:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[1:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[3:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[5:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[15:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[14:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[26:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[2:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[12:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[30:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[26:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[18:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[22:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[4:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[28:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[20:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[8:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[24:0] SST Core: # Start time: 2018/03/25 at: 21:38:44
[16:0] SST Core: # Start time: 2018/03/25 at: 21:38:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.104538 seconds
Simulation time:                 11.415942 seconds
Total time:                      17.337646 seconds
Simulated time:                  19.837 ms

Simulation Resource Information:
Max Resident Set Size:           249.684 MB
Approx. Global Max RSS Size:     2.80466 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.837 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 5.147049 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754972 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795932 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[15:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[13:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[7:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[1:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[3:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[5:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[10:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[14:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[2:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[27:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[12:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[23:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[21:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[30:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[26:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[22:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[18:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[4:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[20:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[28:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[8:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[24:0] SST Core: # Start time: 2018/03/25 at: 21:39:03
[16:0] SST Core: # Start time: 2018/03/25 at: 21:39:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.397598 seconds
Simulation time:                 11.382491 seconds
Total time:                      17.551546 seconds
Simulated time:                  19.518 ms

Simulation Resource Information:
Max Resident Set Size:           249.776 MB
Approx. Global Max RSS Size:     2.80583 GB
Max Local Page Faults:           11 faults
Global Page Faults:              276 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.518 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.805827 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756371 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795760 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[13:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[5:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[7:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[9:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[11:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[1:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[3:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[6:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[10:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[30:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[26:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[18:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[22:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[12:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[4:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[28:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[20:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[24:0] SST Core: # Start time: 2018/03/25 at: 21:39:21
[16:0] SST Core: # Start time: 2018/03/25 at: 21:39:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.078097 seconds
Simulation time:                 11.405926 seconds
Total time:                      17.264034 seconds
Simulated time:                  19.526 ms

Simulation Resource Information:
Max Resident Set Size:           249.964 MB
Approx. Global Max RSS Size:     2.80429 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.526 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 5.058608 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076122 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795488 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[3:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[13:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[11:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[1:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[6:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[5:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[15:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[9:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[14:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[31:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[23:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[21:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[17:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[19:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[29:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[27:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[25:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[26:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[30:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[18:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[22:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[28:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[20:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[24:0] SST Core: # Start time: 2018/03/25 at: 21:39:40
[16:0] SST Core: # Start time: 2018/03/25 at: 21:39:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.330870 seconds
Simulation time:                 11.163800 seconds
Total time:                      17.277772 seconds
Simulated time:                  19.431 ms

Simulation Resource Information:
Max Resident Set Size:           249.684 MB
Approx. Global Max RSS Size:     2.80406 GB
Max Local Page Faults:           11 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.431 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.797767 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076185 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795804 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[7:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[9:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[11:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[13:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[5:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[15:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[3:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[14:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[17:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[23:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[19:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[21:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[12:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[27:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[31:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[25:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[22:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[4:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[30:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[18:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[26:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[28:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[20:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[8:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[24:0] SST Core: # Start time: 2018/03/25 at: 21:39:59
[16:0] SST Core: # Start time: 2018/03/25 at: 21:39:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.050706 seconds
Simulation time:                 11.088022 seconds
Total time:                      16.913620 seconds
Simulated time:                  19.285 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.80471 GB
Max Local Page Faults:           11 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.285 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.787288 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.07585 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795400 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[11:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[9:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[7:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[15:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[13:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[26:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[14:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[1:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[24:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[29:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[27:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[12:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[17:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[23:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[21:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[19:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[25:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[30:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[26:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[22:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[18:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[20:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[28:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[24:0] SST Core: # Start time: 2018/03/25 at: 21:40:17
[16:0] SST Core: # Start time: 2018/03/25 at: 21:40:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.027677 seconds
Simulation time:                 11.460503 seconds
Total time:                      17.272647 seconds
Simulated time:                  19.391 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.8041 GB
Max Local Page Faults:           11 faults
Global Page Faults:              292 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.391 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.778452 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075546 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795264 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[27:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[14:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[6:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[4:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[29:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[27:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[17:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[19:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[25:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[23:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[21:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[30:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[18:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[22:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[26:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[28:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[20:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[8:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[24:0] SST Core: # Start time: 2018/03/25 at: 21:40:35
[16:0] SST Core: # Start time: 2018/03/25 at: 21:40:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.965631 seconds
Simulation time:                 11.188403 seconds
Total time:                      16.990103 seconds
Simulated time:                  19.454 ms

Simulation Resource Information:
Max Resident Set Size:           249.72 MB
Approx. Global Max RSS Size:     2.8039 GB
Max Local Page Faults:           10 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.454 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.856837 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756738 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795308 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[3:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[1:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[6:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[14:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[10:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[22:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[12:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[26:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[18:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[28:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[4:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[20:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[8:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[24:0] SST Core: # Start time: 2018/03/25 at: 21:40:54
[16:0] SST Core: # Start time: 2018/03/25 at: 21:40:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.148118 seconds
Simulation time:                 11.384383 seconds
Total time:                      17.353117 seconds
Simulated time:                  19.62 ms

Simulation Resource Information:
Max Resident Set Size:           249.736 MB
Approx. Global Max RSS Size:     2.80468 GB
Max Local Page Faults:           11 faults
Global Page Faults:              279 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.62 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.906568 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0753341 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795420 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[7:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[15:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[11:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[13:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[9:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[1:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[3:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[6:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[10:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[14:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[30:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[18:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[26:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[22:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[12:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[4:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[28:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[20:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[8:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[24:0] SST Core: # Start time: 2018/03/25 at: 21:41:13
[16:0] SST Core: # Start time: 2018/03/25 at: 21:41:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.083176 seconds
Simulation time:                 11.163882 seconds
Total time:                      17.084186 seconds
Simulated time:                  19.681 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.80395 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.681 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.982236 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075546 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795408 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[13:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[7:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[15:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[11:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[5:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[3:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[1:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[6:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[28:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[14:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[2:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[24:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[30:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[22:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[18:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[12:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[4:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[20:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[28:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[8:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[24:0] SST Core: # Start time: 2018/03/25 at: 21:41:31
[16:0] SST Core: # Start time: 2018/03/25 at: 21:41:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.237079 seconds
Simulation time:                 11.309730 seconds
Total time:                      17.330450 seconds
Simulated time:                  19.375 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.80403 GB
Max Local Page Faults:           10 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.375 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.793333 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075537 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795348 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[9:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[15:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[5:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[3:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[1:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[11:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[13:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[6:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[21:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[22:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[21:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[30:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[26:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[18:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[22:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[12:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[28:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[4:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[20:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[8:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[24:0] SST Core: # Start time: 2018/03/25 at: 21:41:50
[16:0] SST Core: # Start time: 2018/03/25 at: 21:41:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.984211 seconds
Simulation time:                 11.107106 seconds
Total time:                      16.913984 seconds
Simulated time:                  19.636 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80469 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.636 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.787600 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076062 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795424 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[6:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[3:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[10:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[14:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[2:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[30:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[18:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[22:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[26:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[4:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[28:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[20:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[8:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[24:0] SST Core: # Start time: 2018/03/25 at: 21:42:08
[16:0] SST Core: # Start time: 2018/03/25 at: 21:42:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.034147 seconds
Simulation time:                 11.204165 seconds
Total time:                      17.055899 seconds
Simulated time:                  19.62 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80458 GB
Max Local Page Faults:           11 faults
Global Page Faults:              270 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.62 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.892787 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0769131 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795356 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[10:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[14:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[6:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[1:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[22:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[26:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[30:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[12:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[18:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[4:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[28:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[20:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[8:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[24:0] SST Core: # Start time: 2018/03/25 at: 21:42:27
[16:0] SST Core: # Start time: 2018/03/25 at: 21:42:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.235161 seconds
Simulation time:                 11.356258 seconds
Total time:                      17.365966 seconds
Simulated time:                  19.092 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80474 GB
Max Local Page Faults:           11 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.092 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.848069 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756791 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795488 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[1:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[10:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[3:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[6:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[14:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[2:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[28:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[4:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[20:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[28:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[8:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[24:0] SST Core: # Start time: 2018/03/25 at: 21:42:46
[16:0] SST Core: # Start time: 2018/03/25 at: 21:42:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.996297 seconds
Simulation time:                 11.129044 seconds
Total time:                      16.993843 seconds
Simulated time:                  19.629 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80402 GB
Max Local Page Faults:           10 faults
Global Page Faults:              270 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.629 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.793922 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0758939 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795452 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[6:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[3:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[10:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[14:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[20:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[2:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[18:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[26:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[30:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[12:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[22:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[4:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[20:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[28:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[8:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[24:0] SST Core: # Start time: 2018/03/25 at: 21:43:05
[16:0] SST Core: # Start time: 2018/03/25 at: 21:43:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.055163 seconds
Simulation time:                 11.034445 seconds
Total time:                      16.867848 seconds
Simulated time:                  19.428 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80466 GB
Max Local Page Faults:           11 faults
Global Page Faults:              275 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.428 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.784639 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075572 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795512 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[15:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[13:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[7:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[10:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[5:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[1:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[9:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[14:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[3:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[4:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[19:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[27:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[31:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[29:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[25:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[17:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[23:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[26:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[30:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[18:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[22:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[28:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[20:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[8:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[24:0] SST Core: # Start time: 2018/03/25 at: 21:43:23
[16:0] SST Core: # Start time: 2018/03/25 at: 21:43:23


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.043001 seconds
Simulation time:                 11.232618 seconds
Total time:                      17.096021 seconds
Simulated time:                  20.055 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.80475 GB
Max Local Page Faults:           11 faults
Global Page Faults:              284 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.055 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.808831 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0805042 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795380 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[1:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[6:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[14:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[3:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[10:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[30:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[18:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[22:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[12:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[26:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[28:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[20:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[24:0] SST Core: # Start time: 2018/03/25 at: 21:43:42
[16:0] SST Core: # Start time: 2018/03/25 at: 21:43:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.103489 seconds
Simulation time:                 11.424807 seconds
Total time:                      17.317342 seconds
Simulated time:                  19.68 ms

Simulation Resource Information:
Max Resident Set Size:           249.692 MB
Approx. Global Max RSS Size:     2.80462 GB
Max Local Page Faults:           11 faults
Global Page Faults:              259 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.68 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.898034 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075623 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795308 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[15:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[14:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[6:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[10:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[3:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[1:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[30:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[18:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[22:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[12:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[26:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[4:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[20:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[28:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[8:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[24:0] SST Core: # Start time: 2018/03/25 at: 21:44:00
[16:0] SST Core: # Start time: 2018/03/25 at: 21:44:00


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.137930 seconds
Simulation time:                 11.221493 seconds
Total time:                      17.176937 seconds
Simulated time:                  19.57 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80408 GB
Max Local Page Faults:           11 faults
Global Page Faults:              276 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.57 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.817899 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075634 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795500 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[15:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[5:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[13:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[7:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[11:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[1:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[3:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[6:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[10:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[14:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[2:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[12:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[22:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[18:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[4:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[28:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[20:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[8:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[24:0] SST Core: # Start time: 2018/03/25 at: 21:44:19
[16:0] SST Core: # Start time: 2018/03/25 at: 21:44:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.084357 seconds
Simulation time:                 11.558863 seconds
Total time:                      17.428940 seconds
Simulated time:                  19.491 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80404 GB
Max Local Page Faults:           11 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.491 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.776099 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076333 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795484 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[5:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[6:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[3:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[1:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[28:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[14:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[2:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[26:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[18:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[22:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[12:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[20:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[28:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[24:0] SST Core: # Start time: 2018/03/25 at: 21:44:42
[16:0] SST Core: # Start time: 2018/03/25 at: 21:44:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.064897 seconds
Simulation time:                 11.342085 seconds
Total time:                      17.185473 seconds
Simulated time:                  19.541 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80401 GB
Max Local Page Faults:           11 faults
Global Page Faults:              262 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.541 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.800704 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076082 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795344 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[5:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[7:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[9:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[1:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[13:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[11:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[24:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[6:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[22:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[14:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[19:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[29:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[17:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[31:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[27:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[21:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[23:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[25:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[22:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[30:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[4:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[18:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[26:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[28:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[20:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[8:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[24:0] SST Core: # Start time: 2018/03/25 at: 21:45:00
[16:0] SST Core: # Start time: 2018/03/25 at: 21:45:00


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.937996 seconds
Simulation time:                 11.261962 seconds
Total time:                      17.067768 seconds
Simulated time:                  19.313 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80414 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.313 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.824378 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0753849 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795404 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[15:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[9:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[7:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[13:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[5:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[3:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[1:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[10:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[14:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[21:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[25:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[12:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[27:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[23:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[29:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[19:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[30:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[26:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[4:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[18:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[22:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[20:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[28:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[8:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[24:0] SST Core: # Start time: 2018/03/25 at: 21:45:18
[16:0] SST Core: # Start time: 2018/03/25 at: 21:45:18


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.063311 seconds
Simulation time:                 11.325724 seconds
Total time:                      17.169654 seconds
Simulated time:                  19.53 ms

Simulation Resource Information:
Max Resident Set Size:           249.736 MB
Approx. Global Max RSS Size:     2.80438 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.53 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.794699 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075634 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795376 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[10:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[21:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[19:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[25:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[27:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[23:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[4:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[17:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[29:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[31:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[26:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[30:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[18:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[22:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[20:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[28:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[8:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[24:0] SST Core: # Start time: 2018/03/25 at: 21:45:37
[16:0] SST Core: # Start time: 2018/03/25 at: 21:45:37


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.059441 seconds
Simulation time:                 11.316516 seconds
Total time:                      17.191376 seconds
Simulated time:                  19.069 ms

Simulation Resource Information:
Max Resident Set Size:           249.716 MB
Approx. Global Max RSS Size:     2.80454 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.069 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.790172 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0758128 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795396 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[14:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[2:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[12:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[4:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[18:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[22:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[26:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[28:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[20:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[24:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[8:0] SST Core: # Start time: 2018/03/25 at: 21:45:56
[16:0] SST Core: # Start time: 2018/03/25 at: 21:45:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.037978 seconds
Simulation time:                 11.384674 seconds
Total time:                      17.208093 seconds
Simulated time:                  19.458 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.8047 GB
Max Local Page Faults:           11 faults
Global Page Faults:              273 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.458 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.769290 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0758739 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795456 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[10:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[27:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[29:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[31:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[17:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[4:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[23:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[21:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[19:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[25:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[30:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[22:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[18:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[26:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[20:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[28:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[8:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[24:0] SST Core: # Start time: 2018/03/25 at: 21:46:14
[16:0] SST Core: # Start time: 2018/03/25 at: 21:46:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.065254 seconds
Simulation time:                 11.393773 seconds
Total time:                      17.235514 seconds
Simulated time:                  19.369 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80466 GB
Max Local Page Faults:           12 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.369 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.793655 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756609 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795376 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[1:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[6:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[10:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[14:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[12:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[25:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[29:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[19:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[23:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[26:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[30:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[18:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[22:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[28:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[20:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[8:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[24:0] SST Core: # Start time: 2018/03/25 at: 21:46:33
[16:0] SST Core: # Start time: 2018/03/25 at: 21:46:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.032599 seconds
Simulation time:                 11.363106 seconds
Total time:                      17.215376 seconds
Simulated time:                  19.551 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80416 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.551 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.773701 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0761158 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795440 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[5:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[3:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[6:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[14:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[1:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[10:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[2:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[28:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[20:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[18:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[22:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[4:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[20:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[28:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[8:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[24:0] SST Core: # Start time: 2018/03/25 at: 21:46:51
[16:0] SST Core: # Start time: 2018/03/25 at: 21:46:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.015752 seconds
Simulation time:                 11.324715 seconds
Total time:                      17.123828 seconds
Simulated time:                  19.876 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.80415 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.876 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.770900 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075314 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795616 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[1:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[14:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[6:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[10:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[2:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[12:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[26:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[18:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[22:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[4:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[20:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[28:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[8:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[24:0] SST Core: # Start time: 2018/03/25 at: 21:47:10
[16:0] SST Core: # Start time: 2018/03/25 at: 21:47:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.032991 seconds
Simulation time:                 11.277035 seconds
Total time:                      17.124391 seconds
Simulated time:                  19.599 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.80422 GB
Max Local Page Faults:           10 faults
Global Page Faults:              276 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.599 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.754298 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754938 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795400 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[11:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[15:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[5:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[14:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[3:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[13:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[10:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[1:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[6:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[2:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[22:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[30:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[18:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[4:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[26:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[28:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[20:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[8:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[24:0] SST Core: # Start time: 2018/03/25 at: 21:47:28
[16:0] SST Core: # Start time: 2018/03/25 at: 21:47:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.035057 seconds
Simulation time:                 11.268280 seconds
Total time:                      17.121789 seconds
Simulated time:                  19.402 ms

Simulation Resource Information:
Max Resident Set Size:           249.732 MB
Approx. Global Max RSS Size:     2.80401 GB
Max Local Page Faults:           11 faults
Global Page Faults:              274 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.402 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.770105 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0752902 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795152 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[14:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[3:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[10:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[1:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[6:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[2:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[12:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[18:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[22:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[30:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[26:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[4:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[28:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[20:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[8:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[24:0] SST Core: # Start time: 2018/03/25 at: 21:47:47
[16:0] SST Core: # Start time: 2018/03/25 at: 21:47:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.908235 seconds
Simulation time:                 11.336761 seconds
Total time:                      17.073831 seconds
Simulated time:                  19.682 ms

Simulation Resource Information:
Max Resident Set Size:           249.752 MB
Approx. Global Max RSS Size:     2.8039 GB
Max Local Page Faults:           11 faults
Global Page Faults:              254 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.682 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.802029 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755341 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795356 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[15:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[3:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[14:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[1:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[5:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[10:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[6:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[22:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[26:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[22:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[30:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[18:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[12:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[4:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[20:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[28:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[8:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[24:0] SST Core: # Start time: 2018/03/25 at: 21:48:07
[16:0] SST Core: # Start time: 2018/03/25 at: 21:48:07


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.052832 seconds
Simulation time:                 11.237808 seconds
Total time:                      17.073548 seconds
Simulated time:                  19.255 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.80428 GB
Max Local Page Faults:           10 faults
Global Page Faults:              290 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.255 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.794846 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0758929 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795568 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[23:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[3:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[26:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[14:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[19:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[12:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[31:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[27:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[25:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[4:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[21:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[29:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[23:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[26:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[30:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[22:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[18:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[28:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[20:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[8:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[24:0] SST Core: # Start time: 2018/03/25 at: 21:48:25
[16:0] SST Core: # Start time: 2018/03/25 at: 21:48:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.078006 seconds
Simulation time:                 11.163463 seconds
Total time:                      17.058589 seconds
Simulated time:                  19.412 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80412 GB
Max Local Page Faults:           10 faults
Global Page Faults:              279 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.412 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.943860 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075458 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795308 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[7:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[5:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[11:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[9:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[13:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[3:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[1:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[10:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[14:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[23:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[2:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[21:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[30:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[23:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[12:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[26:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[18:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[22:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[4:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[28:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[20:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[8:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[24:0] SST Core: # Start time: 2018/03/25 at: 21:48:44
[16:0] SST Core: # Start time: 2018/03/25 at: 21:48:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.229355 seconds
Simulation time:                 11.250280 seconds
Total time:                      17.263280 seconds
Simulated time:                  19.279 ms

Simulation Resource Information:
Max Resident Set Size:           249.7 MB
Approx. Global Max RSS Size:     2.80418 GB
Max Local Page Faults:           11 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.279 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.828884 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755081 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795404 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[3:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[6:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[1:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[10:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[14:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[2:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[22:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[26:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[30:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[12:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[4:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[20:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[28:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[8:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[24:0] SST Core: # Start time: 2018/03/25 at: 21:49:02
[16:0] SST Core: # Start time: 2018/03/25 at: 21:49:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.996297 seconds
Simulation time:                 11.305410 seconds
Total time:                      17.167795 seconds
Simulated time:                  19.226 ms

Simulation Resource Information:
Max Resident Set Size:           249.704 MB
Approx. Global Max RSS Size:     2.80386 GB
Max Local Page Faults:           11 faults
Global Page Faults:              274 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.226 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.938609 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0759959 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795544 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[10:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[6:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[17:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[19:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[23:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[29:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[25:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[27:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[31:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[30:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[4:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[26:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[22:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[18:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[28:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[20:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[24:0] SST Core: # Start time: 2018/03/25 at: 21:49:21
[16:0] SST Core: # Start time: 2018/03/25 at: 21:49:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.185063 seconds
Simulation time:                 11.242989 seconds
Total time:                      17.205033 seconds
Simulated time:                  19.407 ms

Simulation Resource Information:
Max Resident Set Size:           249.72 MB
Approx. Global Max RSS Size:     2.80495 GB
Max Local Page Faults:           11 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.407 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.783562 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075572 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 796076 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[7:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[13:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[15:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[11:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[9:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[3:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[1:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[30:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[27:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[20:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[27:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[17:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[21:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[23:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[29:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[25:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[19:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[30:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[26:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[12:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[22:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[18:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[20:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[28:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[24:0] SST Core: # Start time: 2018/03/25 at: 21:49:40
[16:0] SST Core: # Start time: 2018/03/25 at: 21:49:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.060105 seconds
Simulation time:                 11.416694 seconds
Total time:                      17.290814 seconds
Simulated time:                  19.202 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.8048 GB
Max Local Page Faults:           11 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.202 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.936339 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0755882 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795464 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[3:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[14:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[10:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[1:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[23:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[25:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[29:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[19:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[21:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[12:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[31:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[17:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[30:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[26:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[18:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[22:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[4:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[20:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[28:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[8:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[24:0] SST Core: # Start time: 2018/03/25 at: 21:49:59
[16:0] SST Core: # Start time: 2018/03/25 at: 21:49:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.234362 seconds
Simulation time:                 11.349925 seconds
Total time:                      17.366739 seconds
Simulated time:                  19.572 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80472 GB
Max Local Page Faults:           10 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.572 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.825214 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0760441 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795440 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[11:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[15:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[5:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[7:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[9:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[1:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[3:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[27:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[10:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[31:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[29:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[19:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[27:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[23:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[21:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[12:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[25:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[30:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[26:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[18:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[22:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[28:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[20:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[24:0] SST Core: # Start time: 2018/03/25 at: 21:50:17
[16:0] SST Core: # Start time: 2018/03/25 at: 21:50:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.079057 seconds
Simulation time:                 11.211233 seconds
Total time:                      17.105042 seconds
Simulated time:                  18.891 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80407 GB
Max Local Page Faults:           10 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.891 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 5.274363 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075531 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795428 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[11:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[3:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[6:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[7:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[1:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[9:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[15:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[13:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[21:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[10:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[17:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[12:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[25:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[27:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[29:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[21:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[19:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[31:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[4:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[30:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[26:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[18:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[22:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[20:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[28:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[8:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[24:0] SST Core: # Start time: 2018/03/25 at: 21:50:36
[16:0] SST Core: # Start time: 2018/03/25 at: 21:50:36


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.520614 seconds
Simulation time:                 11.274794 seconds
Total time:                      17.603600 seconds
Simulated time:                  19.726 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.80399 GB
Max Local Page Faults:           10 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.726 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.767270 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0759971 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795388 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[13:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[15:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[6:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[3:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[5:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[11:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[10:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[1:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[31:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[17:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[29:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[19:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[21:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[4:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[23:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[27:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[25:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[30:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[22:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[18:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[26:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[20:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[28:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[8:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[24:0] SST Core: # Start time: 2018/03/25 at: 21:50:55
[16:0] SST Core: # Start time: 2018/03/25 at: 21:50:55


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.031605 seconds
Simulation time:                 11.217217 seconds
Total time:                      17.065182 seconds
Simulated time:                  19.497 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80482 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.497 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.784826 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075681 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795424 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[3:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[11:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[15:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[14:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[5:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[1:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[3:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[21:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[26:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[29:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[17:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[19:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[12:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[23:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[31:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[25:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[21:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[4:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[26:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[30:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[18:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[22:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[28:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[20:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[8:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[24:0] SST Core: # Start time: 2018/03/25 at: 21:51:13
[16:0] SST Core: # Start time: 2018/03/25 at: 21:51:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.903836 seconds
Simulation time:                 11.298315 seconds
Total time:                      17.040260 seconds
Simulated time:                  19.178 ms

Simulation Resource Information:
Max Resident Set Size:           249.736 MB
Approx. Global Max RSS Size:     2.80421 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.178 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.808976 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795408 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[9:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[13:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[5:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[15:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[7:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[1:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[6:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[3:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[19:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[14:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[31:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[27:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[29:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[21:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[25:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[12:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[22:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[26:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[30:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[18:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[28:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[4:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[20:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[8:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[24:0] SST Core: # Start time: 2018/03/25 at: 21:51:32
[16:0] SST Core: # Start time: 2018/03/25 at: 21:51:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.075320 seconds
Simulation time:                 11.294870 seconds
Total time:                      17.154541 seconds
Simulated time:                  19.599 ms

Simulation Resource Information:
Max Resident Set Size:           249.732 MB
Approx. Global Max RSS Size:     2.80428 GB
Max Local Page Faults:           11 faults
Global Page Faults:              275 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.599 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.849612 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756228 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795828 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[1:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[29:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[10:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[21:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[17:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[27:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[19:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[25:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[31:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[29:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[26:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[30:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[4:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[22:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[18:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[28:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[20:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[8:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[24:0] SST Core: # Start time: 2018/03/25 at: 21:51:50
[16:0] SST Core: # Start time: 2018/03/25 at: 21:51:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.978039 seconds
Simulation time:                 11.139635 seconds
Total time:                      16.952575 seconds
Simulated time:                  19.663 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.80459 GB
Max Local Page Faults:           11 faults
Global Page Faults:              290 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.663 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.745443 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075491 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795292 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[3:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[7:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[13:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[15:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[11:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[5:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[1:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[6:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[14:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[10:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[2:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[12:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[30:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[18:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[26:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[4:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[22:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[28:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[20:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[8:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[24:0] SST Core: # Start time: 2018/03/25 at: 21:52:09
[16:0] SST Core: # Start time: 2018/03/25 at: 21:52:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.047951 seconds
Simulation time:                 11.254465 seconds
Total time:                      17.086179 seconds
Simulated time:                  19.238 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80396 GB
Max Local Page Faults:           10 faults
Global Page Faults:              264 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.238 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.797737 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075824 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795376 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[14:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[17:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[31:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[25:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[29:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[19:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[27:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[23:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[26:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[4:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[30:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[18:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[22:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[28:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[20:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[8:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[24:0] SST Core: # Start time: 2018/03/25 at: 21:52:28
[16:0] SST Core: # Start time: 2018/03/25 at: 21:52:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.041398 seconds
Simulation time:                 11.248013 seconds
Total time:                      17.071315 seconds
Simulated time:                  19.263 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80468 GB
Max Local Page Faults:           10 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.263 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.887423 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0773261 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795620 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[1:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[14:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[6:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[3:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[28:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[31:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[27:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[23:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[29:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[12:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[25:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[21:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[17:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[30:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[26:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[18:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[22:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[4:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[28:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[20:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[8:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[24:0] SST Core: # Start time: 2018/03/25 at: 21:52:46
[16:0] SST Core: # Start time: 2018/03/25 at: 21:52:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.148801 seconds
Simulation time:                 11.229904 seconds
Total time:                      17.191070 seconds
Simulated time:                  19.327 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.8047 GB
Max Local Page Faults:           10 faults
Global Page Faults:              277 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.327 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.814332 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756981 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795476 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[6:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[10:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[14:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[2:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[18:0] SST Core: # Starting main event loop
[18:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[12:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[4:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[20:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[28:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[8:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[24:0] SST Core: # Start time: 2018/03/25 at: 21:53:05
[16:0] SST Core: # Start time: 2018/03/25 at: 21:53:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.098988 seconds
Simulation time:                 11.186801 seconds
Total time:                      17.046481 seconds
Simulated time:                  19.274 ms

Simulation Resource Information:
Max Resident Set Size:           249.736 MB
Approx. Global Max RSS Size:     2.80408 GB
Max Local Page Faults:           11 faults
Global Page Faults:              275 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.274 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.769516 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0754039 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795592 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[13:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[9:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[7:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[5:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[11:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[3:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[6:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[28:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[27:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[25:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[23:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[27:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[19:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[31:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[29:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[21:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[12:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[30:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[26:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[18:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[22:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[4:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[20:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[28:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[8:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[24:0] SST Core: # Start time: 2018/03/25 at: 21:53:24
[16:0] SST Core: # Start time: 2018/03/25 at: 21:53:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.050940 seconds
Simulation time:                 11.352208 seconds
Total time:                      17.180035 seconds
Simulated time:                  19.824 ms

Simulation Resource Information:
Max Resident Set Size:           249.74 MB
Approx. Global Max RSS Size:     2.81302 GB
Max Local Page Faults:           10 faults
Global Page Faults:              266 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.824 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.794229 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0761092 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795252 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[10:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[14:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[1:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[3:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[6:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[26:0] SST Core: # Starting main event loop
[26:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[18:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[22:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[12:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[4:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[20:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[28:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[8:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[24:0] SST Core: # Start time: 2018/03/25 at: 21:53:43
[16:0] SST Core: # Start time: 2018/03/25 at: 21:53:43


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.133899 seconds
Simulation time:                 11.274378 seconds
Total time:                      17.205482 seconds
Simulated time:                  19.475 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80398 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.475 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.843703 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0779059 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795388 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[5:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[7:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[13:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[15:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[9:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[3:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[1:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[6:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[10:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[14:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[22:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[18:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[26:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[22:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[12:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[20:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[4:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[28:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[8:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[24:0] SST Core: # Start time: 2018/03/25 at: 21:54:01
[16:0] SST Core: # Start time: 2018/03/25 at: 21:54:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.176909 seconds
Simulation time:                 11.238307 seconds
Total time:                      17.190283 seconds
Simulated time:                  19.892 ms

Simulation Resource Information:
Max Resident Set Size:           249.744 MB
Approx. Global Max RSS Size:     2.80406 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.892 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.783271 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075913 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795524 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[13:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[9:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[7:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[5:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[15:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[6:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[3:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[1:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[29:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[29:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[19:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[25:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[21:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[12:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[31:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[23:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[27:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[4:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[30:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[26:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[18:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[22:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[20:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[28:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[8:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[24:0] SST Core: # Start time: 2018/03/25 at: 21:54:19
[16:0] SST Core: # Start time: 2018/03/25 at: 21:54:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.908185 seconds
Simulation time:                 11.175742 seconds
Total time:                      16.920098 seconds
Simulated time:                  19.211 ms

Simulation Resource Information:
Max Resident Set Size:           249.708 MB
Approx. Global Max RSS Size:     2.80402 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.211 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.872367 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0761509 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795344 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[5:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[13:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[9:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[11:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[15:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[1:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[27:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[6:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[26:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[10:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[31:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[29:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[25:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[19:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[17:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[21:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[23:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[27:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[30:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[26:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[4:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[22:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[18:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[20:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[28:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[8:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[24:0] SST Core: # Start time: 2018/03/25 at: 21:54:38
[16:0] SST Core: # Start time: 2018/03/25 at: 21:54:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.141651 seconds
Simulation time:                 11.295568 seconds
Total time:                      17.214481 seconds
Simulated time:                  19.765 ms

Simulation Resource Information:
Max Resident Set Size:           249.712 MB
Approx. Global Max RSS Size:     2.804 GB
Max Local Page Faults:           11 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.765 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.776821 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0756121 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795368 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[9:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[5:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[1:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[6:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[3:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[10:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[14:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[2:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[26:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[18:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[30:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[12:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[4:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[28:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[20:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[8:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[24:0] SST Core: # Start time: 2018/03/25 at: 21:54:56
[16:0] SST Core: # Start time: 2018/03/25 at: 21:54:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.016156 seconds
Simulation time:                 11.341991 seconds
Total time:                      17.135434 seconds
Simulated time:                  19.894 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80454 GB
Max Local Page Faults:           11 faults
Global Page Faults:              266 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1288 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.894 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.878837 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.076201 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795508 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[9:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[5:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[11:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[13:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[3:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[6:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[1:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[15:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[14:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[10:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[2:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[12:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[25:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[22:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[26:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[18:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[28:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[20:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[24:0] SST Core: # Start time: 2018/03/25 at: 21:55:17
[16:0] SST Core: # Start time: 2018/03/25 at: 21:55:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.140064 seconds
Simulation time:                 11.262072 seconds
Total time:                      17.191879 seconds
Simulated time:                  19.167 ms

Simulation Resource Information:
Max Resident Set Size:           249.736 MB
Approx. Global Max RSS Size:     2.8053 GB
Max Local Page Faults:           11 faults
Global Page Faults:              290 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.167 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.769512 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0763609 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795452 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[14:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[10:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[19:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[21:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[29:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[4:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[27:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[23:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[31:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[17:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[25:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[26:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[30:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[18:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[22:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[28:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[20:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[8:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[24:0] SST Core: # Start time: 2018/03/25 at: 21:55:35
[16:0] SST Core: # Start time: 2018/03/25 at: 21:55:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      5.947708 seconds
Simulation time:                 11.293804 seconds
Total time:                      17.112158 seconds
Simulated time:                  19.481 ms

Simulation Resource Information:
Max Resident Set Size:           249.688 MB
Approx. Global Max RSS Size:     2.80419 GB
Max Local Page Faults:           10 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.481 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.786807 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.075923 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795376 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[13:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[15:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[5:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[6:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[3:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[1:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[9:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[10:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[16:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[2:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[30:0] SST Core: # Starting main event loop
[30:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[26:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[22:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[18:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[12:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[4:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[28:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[20:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[8:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[24:0] SST Core: # Start time: 2018/03/25 at: 21:55:54
[16:0] SST Core: # Start time: 2018/03/25 at: 21:55:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.076866 seconds
Simulation time:                 11.281929 seconds
Total time:                      17.177237 seconds
Simulated time:                  19.432 ms

Simulation Resource Information:
Max Resident Set Size:           249.696 MB
Approx. Global Max RSS Size:     2.80429 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.432 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  4096 
2) Links:  20480 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 4.751558 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       24577
LinearPartition - Approx. Components per Rank:             768
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0763299 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 795520 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[14:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[6:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[1:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[10:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[25:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[19:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[17:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[21:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[27:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[23:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[19:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[29:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[25:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[30:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[26:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[18:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[22:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[20:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[28:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[8:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[24:0] SST Core: # Start time: 2018/03/25 at: 21:56:12
[16:0] SST Core: # Start time: 2018/03/25 at: 21:56:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      6.047605 seconds
Simulation time:                 11.171089 seconds
Total time:                      17.001588 seconds
Simulated time:                  19.626 ms

Simulation Resource Information:
Max Resident Set Size:           249.7 MB
Approx. Global Max RSS Size:     2.8046 GB
Max Local Page Faults:           11 faults
Global Page Faults:              288 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            771 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.626 ms
