<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2L</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="CLK_GEN/mmcm_adv_inst/CLKIN1" logResource="CLK_GEN/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y0.CLKIN1" clockNet="clk200MHz"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;</twConstName><twItemCnt>13859816</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8930</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>40.264</twMinPer></twConstHead><twPathRptBanner iPaths="70" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_0 (SLICE_X107Y24.A5), 70 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.367</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_0</twDest><twTotPathDel>4.144</twTotPathDel><twClkSkew dest = "4.026" src = "4.300">0.274</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_aluOutput&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_aluOutput&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT35</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT311</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_0</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>3.740</twRouteDel><twTotDel>4.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.389</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_0</twDest><twTotPathDel>4.122</twTotPathDel><twClkSkew dest = "4.026" src = "4.300">0.274</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_aluOutput&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_aluOutput&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT35</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT311</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_0</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>4.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.396</twSlack><twSrc BELType="FF">VGA/v_count_5</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_0</twDest><twTotPathDel>4.115</twTotPathDel><twClkSkew dest = "4.026" src = "4.300">0.274</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_5</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>VGA/v_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_aluOutput&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_aluOutput&lt;15&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT35</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT33</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT311</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_0</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>3.711</twRouteDel><twTotDel>4.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_14 (SLICE_X109Y28.A3), 25 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.419</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_14</twDest><twTotPathDel>4.097</twTotPathDel><twClkSkew dest = "4.031" src = "4.300">0.269</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_ex_aluInputB&lt;22&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT184</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_14</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>4.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.441</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_14</twDest><twTotPathDel>4.075</twTotPathDel><twClkSkew dest = "4.031" src = "4.300">0.269</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_ex_aluInputB&lt;22&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT184</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_14</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>4.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.448</twSlack><twSrc BELType="FF">VGA/v_count_5</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_14</twDest><twTotPathDel>4.068</twTotPathDel><twClkSkew dest = "4.031" src = "4.300">0.269</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_5</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>VGA/v_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/debug_ex_aluInputB&lt;22&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT18</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;17&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT184</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_14</twBEL></twPathDel><twLogDel>0.361</twLogDel><twRouteDel>3.707</twRouteDel><twTotDel>4.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/debug_data_signal_13 (SLICE_X108Y24.D4), 25 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.434</twSlack><twSrc BELType="FF">VGA/v_count_2</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_13</twDest><twTotPathDel>4.079</twTotPathDel><twClkSkew dest = "4.028" src = "4.300">0.272</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_2</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;3&gt;</twComp><twBEL>VGA/v_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>VGA/v_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.198</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N311</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT151</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT15</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT154</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_13</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>4.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.456</twSlack><twSrc BELType="FF">VGA/v_count_4</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_13</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew dest = "4.028" src = "4.300">0.272</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_4</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>VGA/v_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.198</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N311</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT151</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT15</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT154</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_13</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>3.728</twRouteDel><twTotDel>4.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.463</twSlack><twSrc BELType="FF">VGA/v_count_5</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/debug_data_signal_13</twDest><twTotPathDel>4.050</twTotPathDel><twClkSkew dest = "4.028" src = "4.300">0.272</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VGA/v_count_5</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/debug_data_signal_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>VGA/v_count&lt;7&gt;</twComp><twBEL>VGA/v_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>VGA/v_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;20&gt;</twComp><twBEL>VGA_DEBUG/Msub_row_addr_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>VGA_DEBUG/Msub_char_index_row_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>VGA_DEBUG/strdata&lt;9&gt;</twComp><twBEL>VGA_DEBUG/Msub_char_index_row_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.198</twDelInfo><twComp>debug_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N311</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT151</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT15</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>MIPS/MIPS_CORE/debug_data_signal&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_addr[4]_GND_12_o_wide_mux_9_OUT154</twBEL><twBEL>MIPS/MIPS_CORE/debug_data_signal_13</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>3.721</twRouteDel><twTotDel>4.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="393291" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/pc/pc_6 (SLICE_X111Y25.D6), 393291 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/pc/pc_6</twDest><twTotPathDel>4.907</twTotPathDel><twClkSkew dest = "6.387" src = "1.611">-4.776</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/pc/pc_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X104Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X104Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y9.D2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y9.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_729</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_429</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_2_f7_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/readAddressB[4]_registers[31][31]_wide_mux_4_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_registerWriteAddress&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt301</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mmux_registerRt30</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/exMemRegisters/mem_aluOutput&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt302</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerRt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_lut&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4_1</twComp><twBEL>MIPS/MIPS_CORE/idStage/controlUnit/shouldJumpOrBranch1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>MIPS/MIPS_CORE/id_shouldJumpOrBranch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>MIPS/MIPS_CORE/pc/pc&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifStage/Mmux_nextPc29</twBEL><twBEL>MIPS/MIPS_CORE/pc/pc_6</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>4.144</twRouteDel><twTotDel>4.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clock_pc_BUFG</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/pc/pc_6</twDest><twTotPathDel>4.911</twTotPathDel><twClkSkew dest = "6.387" src = "1.611">-4.776</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/pc/pc_6</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X104Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X104Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y9.C2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y9.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_729</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_329</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_2_f7_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/readAddressB[4]_registers[31][31]_wide_mux_4_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_registerWriteAddress&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt301</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mmux_registerRt30</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/exMemRegisters/mem_aluOutput&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt302</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerRt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_lut&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4_1</twComp><twBEL>MIPS/MIPS_CORE/idStage/controlUnit/shouldJumpOrBranch1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>MIPS/MIPS_CORE/id_shouldJumpOrBranch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>MIPS/MIPS_CORE/pc/pc&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifStage/Mmux_nextPc29</twBEL><twBEL>MIPS/MIPS_CORE/pc/pc_6</twBEL></twPathDel><twLogDel>0.765</twLogDel><twRouteDel>4.146</twRouteDel><twTotDel>4.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clock_pc_BUFG</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/ifIdRegisters/id_instruction_17</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/pc/pc_6</twDest><twTotPathDel>4.971</twTotPathDel><twClkSkew dest = "6.387" src = "1.611">-4.776</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_17</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/pc/pc_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X104Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X104Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>263</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_889</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_889</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_889</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y9.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_729</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_429</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_2_f7_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/readAddressB[4]_registers[31][31]_wide_mux_4_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_registerWriteAddress&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt301</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mmux_registerRt30</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/exMemRegisters/mem_aluOutput&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt302</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerRt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_lut&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4_1</twComp><twBEL>MIPS/MIPS_CORE/idStage/controlUnit/shouldJumpOrBranch1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y25.D6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>MIPS/MIPS_CORE/id_shouldJumpOrBranch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X111Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>MIPS/MIPS_CORE/pc/pc&lt;6&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifStage/Mmux_nextPc29</twBEL><twBEL>MIPS/MIPS_CORE/pc/pc_6</twBEL></twPathDel><twLogDel>0.799</twLogDel><twRouteDel>4.172</twRouteDel><twTotDel>4.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clock_pc_BUFG</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rst_all (SLICE_X152Y41.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">rst_count_14</twSrc><twDest BELType="FF">rst_all</twDest><twTotPathDel>0.104</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_count_14</twSrc><twDest BELType='FF'>rst_all</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X153Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X153Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>rst_count&lt;15&gt;</twComp><twBEL>rst_count_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>rst_count&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X152Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>rst_all</twComp><twBEL>GND_1_o_GND_1_o_not_equal_2_o3</twBEL><twBEL>rst_all</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="393291" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/pc/pc_14 (SLICE_X112Y24.D5), 393291 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.107</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/pc/pc_14</twDest><twTotPathDel>4.979</twTotPathDel><twClkSkew dest = "6.388" src = "1.611">-4.777</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/pc/pc_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X104Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X104Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y9.D2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y9.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_729</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_429</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_2_f7_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/readAddressB[4]_registers[31][31]_wide_mux_4_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_registerWriteAddress&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt301</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mmux_registerRt30</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/exMemRegisters/mem_aluOutput&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt302</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerRt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_lut&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4_1</twComp><twBEL>MIPS/MIPS_CORE/idStage/controlUnit/shouldJumpOrBranch1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>MIPS/MIPS_CORE/id_shouldJumpOrBranch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>MIPS/MIPS_CORE/pc/pc&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifStage/Mmux_nextPc6</twBEL><twBEL>MIPS/MIPS_CORE/pc/pc_14</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>4.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clock_pc_BUFG</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.111</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/pc/pc_14</twDest><twTotPathDel>4.983</twTotPathDel><twClkSkew dest = "6.388" src = "1.611">-4.777</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/pc/pc_14</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X104Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X104Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y9.C2</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y9.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_729</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_329</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_2_f7_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/readAddressB[4]_registers[31][31]_wide_mux_4_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_registerWriteAddress&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt301</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mmux_registerRt30</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/exMemRegisters/mem_aluOutput&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt302</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerRt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_lut&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4_1</twComp><twBEL>MIPS/MIPS_CORE/idStage/controlUnit/shouldJumpOrBranch1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>MIPS/MIPS_CORE/id_shouldJumpOrBranch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>MIPS/MIPS_CORE/pc/pc&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifStage/Mmux_nextPc6</twBEL><twBEL>MIPS/MIPS_CORE/pc/pc_14</twBEL></twPathDel><twLogDel>0.765</twLogDel><twRouteDel>4.218</twRouteDel><twTotDel>4.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clock_pc_BUFG</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/ifIdRegisters/id_instruction_17</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/pc/pc_14</twDest><twTotPathDel>5.043</twTotPathDel><twClkSkew dest = "6.388" src = "1.611">-4.777</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_17</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/pc/pc_14</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X104Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X104Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;18&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifIdRegisters/id_instruction_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y8.D5</twSite><twDelType>net</twDelType><twFanCnt>263</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>MIPS/MIPS_CORE/ifIdRegisters/id_instruction&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y8.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_889</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_889</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_889</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y9.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_729</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_429</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_2_f7_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/readAddressB[4]_registers[31][31]_wide_mux_4_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/memWbRegisters/wb_registerWriteAddress&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt301</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mmux_registerRt30</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/exMemRegisters/mem_aluOutput&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mmux_registerRt302</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y27.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerRt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.174</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_lut&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y29.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp><twBEL>MIPS/MIPS_CORE/idStage/Mcompar_isRegisterRsRtEqual_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/isRegisterRsRtEqual</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>MIPS/MIPS_CORE/idExRegisters/ex_shouldAluUseShiftAmountElseRegisterRsOrPc_4_1</twComp><twBEL>MIPS/MIPS_CORE/idStage/controlUnit/shouldJumpOrBranch1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>MIPS/MIPS_CORE/id_shouldJumpOrBranch</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.118</twDelInfo><twComp>MIPS/MIPS_CORE/pc/pc&lt;14&gt;</twComp><twBEL>MIPS/MIPS_CORE/ifStage/Mmux_nextPc6</twBEL><twBEL>MIPS/MIPS_CORE/pc/pc_14</twBEL></twPathDel><twLogDel>0.799</twLogDel><twRouteDel>4.244</twRouteDel><twTotDel>5.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">MIPS/MIPS_CORE/clock_pc_BUFG</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y4.CLKARDCLKL" clockNet="clk_cpu"/><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKA" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y4.CLKARDCLKU" clockNet="clk_cpu"/><twPinLimit anchorID="46" type="MINPERIOD" name="Trper_CLKB" slack="98.161" period="100.000" constraintValue="100.000" deviceLimit="1.839" freqLimit="543.774" physResource="MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="MIPS/data_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y4.CLKBWRCLKL" clockNet="clk_cpu"/></twPinLimitRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLKIN 	 	 					= PERIOD &quot;TM_CLK&quot;        5 ns HIGH 50%;" ScopeName="">TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;</twConstName><twItemCnt>31367</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1316</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.392</twMinPer></twConstHead><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf3_RAMA_D1 (SLICE_X90Y34.AX), 123 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.152</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_621</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMA_D1</twDest><twTotPathDel>3.346</twTotPathDel><twClkSkew dest = "4.025" src = "4.312">0.287</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_621</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMA_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X96Y10.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X96Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;623&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_621</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y4.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;621&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y4.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_104</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_104</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y8.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_104</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_74</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_44</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data51</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>debug_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y34.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMA_D1</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>2.655</twRouteDel><twTotDel>3.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.251</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_717</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMA_D1</twDest><twTotPathDel>3.251</twTotPathDel><twClkSkew dest = "4.025" src = "4.308">0.283</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_717</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMA_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X100Y15.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X100Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;720&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_717</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;717&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y8.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_914</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_914</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y8.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_914</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y8.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_74</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_44</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data51</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>debug_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y34.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMA_D1</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>2.560</twRouteDel><twTotDel>3.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.376</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_269</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf3_RAMA_D1</twDest><twTotPathDel>3.122</twTotPathDel><twClkSkew dest = "4.025" src = "4.312">0.287</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_269</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf3_RAMA_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X93Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X93Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;269&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_269</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;269&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_812</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_812</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y8.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_812</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y8.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_74</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_34</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;13&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data51</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y34.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>debug_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y34.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>VGA_DEBUG/Sh45</twComp><twBEL>VGA_DEBUG/Mram_data_buf3_RAMA_D1</twBEL></twPathDel><twLogDel>0.693</twLogDel><twRouteDel>2.429</twRouteDel><twTotDel>3.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X82Y35.CX), 123 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.182</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_491</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.319</twTotPathDel><twClkSkew dest = "4.022" src = "4.306">0.284</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_491</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y6.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X83Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;491&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_491</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y5.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;491&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_72</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y5.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_72</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y5.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_32</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.705</twLogDel><twRouteDel>2.614</twRouteDel><twTotDel>3.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.227</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_619</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.271</twTotPathDel><twClkSkew dest = "4.022" src = "4.309">0.287</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_619</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X86Y4.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X86Y4.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;619&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_619</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y2.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;619&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y2.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_102</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_102</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y5.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_102</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y5.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_42</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.738</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>3.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.227</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_843</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twTotPathDel>3.265</twTotPathDel><twClkSkew dest = "4.022" src = "4.315">0.293</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_843</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X96Y4.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X96Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;845&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_843</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y4.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;843&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_88</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_97</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y5.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_97</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y5.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_72</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_42</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;11&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data33</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>debug_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMC_D1</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="123" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/Mram_data_buf2_RAMB (SLICE_X82Y35.BI), 123 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.253</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_776</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMB</twDest><twTotPathDel>3.247</twTotPathDel><twClkSkew dest = "4.022" src = "4.307">0.285</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_776</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X82Y4.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X82Y4.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;778&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_776</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y7.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;776&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_894</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_991</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_991</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y6.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_730</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_430</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data311</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>debug_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMB</twBEL></twPathDel><twLogDel>0.702</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>3.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.289</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_872</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMB</twDest><twTotPathDel>3.223</twTotPathDel><twClkSkew dest = "4.022" src = "4.295">0.273</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_872</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X74Y9.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X74Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;872&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_872</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y7.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;872&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_894</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_991</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_991</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y6.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_730</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_430</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data311</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>debug_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMB</twBEL></twPathDel><twLogDel>0.702</twLogDel><twRouteDel>2.521</twRouteDel><twTotDel>3.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.294</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/idStage/registerFile/registers_31_808</twSrc><twDest BELType="RAM">VGA_DEBUG/Mram_data_buf2_RAMB</twDest><twTotPathDel>3.218</twTotPathDel><twClkSkew dest = "4.022" src = "4.295">0.273</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.175" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MIPS/MIPS_CORE/idStage/registerFile/registers_31_808</twSrc><twDest BELType='RAM'>VGA_DEBUG/Mram_data_buf2_RAMB</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y10.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="150.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X72Y10.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;808&gt;</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/registers_31_808</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y7.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/registers_31&lt;808&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_readAddressB[4]_registers[31][31]_wide_mux_4_OUT_894</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_991</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_991</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y6.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_730</twComp><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_430</twBEL><twBEL>MIPS/MIPS_CORE/idStage/registerFile/Mmux_debug_addr[4]_registers[31][31]_wide_mux_45_OUT_2_f7_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>MIPS/MIPS_CORE/idStage/registerFile/debug_addr[4]_registers[31][31]_wide_mux_45_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>debug_data&lt;8&gt;</twComp><twBEL>MIPS/MIPS_CORE/Mmux_debug_data311</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y35.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>debug_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>VGA_DEBUG/Sh39</twComp><twBEL>VGA_DEBUG/Mram_data_buf2_RAMB</twBEL></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.551</twRouteDel><twTotDel>3.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="160.000">clk_disp</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA/HS (SLICE_X54Y47.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.096</twSlack><twSrc BELType="FF">VGA/h_count_9</twSrc><twDest BELType="FF">VGA/HS</twDest><twTotPathDel>0.359</twTotPathDel><twClkSkew dest = "0.747" src = "0.484">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA/h_count_9</twSrc><twDest BELType='FF'>VGA/HS</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X60Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>VGA/h_count&lt;9&gt;</twComp><twBEL>VGA/h_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y47.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.325</twDelInfo><twComp>VGA/h_count&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>VGA/HS</twComp><twBEL>VGA/h_sync1</twBEL><twBEL>VGA/HS</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.325</twRouteDel><twTotDel>0.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y19.ADDRARDADDR13), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">VGA_DEBUG/ascii_code_6</twSrc><twDest BELType="RAM">VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.353" src = "0.291">-0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VGA_DEBUG/ascii_code_6</twSrc><twDest BELType='RAM'>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X59Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;6&gt;</twComp><twBEL>VGA_DEBUG/ascii_code_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y19.ADDRARDADDR13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>VGA_DEBUG/ascii_code&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y19.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twComp><twBEL>VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>-46.4</twPctLog><twPctRoute>146.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/P2S_SEG/data_count_4 (SLICE_X66Y79.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">DISPLAY/P2S_SEG/data_count_3</twSrc><twDest BELType="FF">DISPLAY/P2S_SEG/data_count_4</twDest><twTotPathDel>0.132</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISPLAY/P2S_SEG/data_count_3</twSrc><twDest BELType='FF'>DISPLAY/P2S_SEG/data_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X67Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>DISPLAY/P2S_SEG/data_count&lt;3&gt;</twComp><twBEL>DISPLAY/P2S_SEG/data_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y79.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.091</twDelInfo><twComp>DISPLAY/P2S_SEG/data_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>DISPLAY/P2S_SEG/data_count&lt;5&gt;</twComp><twBEL>DISPLAY/P2S_SEG/Mcount_data_count41</twBEL><twBEL>DISPLAY/P2S_SEG/data_count_4</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_disp</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="38.161" period="40.000" constraintValue="40.000" deviceLimit="1.839" freqLimit="543.774" physResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" logResource="VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK" locationPin="RAMB18_X2Y19.CLKARDCLK" clockNet="clk_disp"/><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh33/CLK" logResource="VGA_DEBUG/Mram_data_buf1_RAMA/CLK" locationPin="SLICE_X78Y37.CLK" clockNet="clk_disp"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tmpw" slack="38.464" period="40.000" constraintValue="20.000" deviceLimit="0.768" physResource="VGA_DEBUG/Sh33/CLK" logResource="VGA_DEBUG/Mram_data_buf1_RAMA/CLK" locationPin="SLICE_X78Y37.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="76"><twConstRollup name="TS_CLKIN" fullName="TS_CLKIN = PERIOD TIMEGRP &quot;TM_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.013" errors="0" errorRollup="0" items="0" itemsRollup="13891183"/><twConstRollup name="TS_CLK_GEN_clkout3" fullName="TS_CLK_GEN_clkout3 = PERIOD TIMEGRP &quot;CLK_GEN_clkout3&quot; TS_CLKIN / 0.05 HIGH         50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="40.264" actualRollup="N/A" errors="0" errorRollup="0" items="13859816" itemsRollup="0"/><twConstRollup name="TS_CLK_GEN_clkout2" fullName="TS_CLK_GEN_clkout2 = PERIOD TIMEGRP &quot;CLK_GEN_clkout2&quot; TS_CLKIN / 0.125 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="15.392" actualRollup="N/A" errors="0" errorRollup="0" items="31367" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="10"><twDest>CLK_200M_N</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>20.885</twRiseRise><twFallRise>11.428</twFallRise><twRiseFall>20.132</twRiseFall><twFallFall>0.854</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>20.885</twRiseRise><twFallRise>11.428</twFallRise><twRiseFall>20.132</twRiseFall><twFallFall>0.854</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>8.074</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="80" twDestWidth="10"><twDest>CLK_200M_P</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>20.885</twRiseRise><twFallRise>11.428</twFallRise><twRiseFall>20.132</twRiseFall><twFallFall>0.854</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>20.885</twRiseRise><twFallRise>11.428</twFallRise><twRiseFall>20.132</twRiseFall><twFallFall>0.854</twFallFall></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>8.074</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="81" twDestWidth="10"><twDest>SW&lt;0&gt;</twDest><twClk2SU><twSrc>CLK_200M_N</twSrc><twRiseRise>19.359</twRiseRise><twFallRise>9.672</twFallRise></twClk2SU><twClk2SU><twSrc>CLK_200M_P</twSrc><twRiseRise>19.359</twRiseRise><twFallRise>9.672</twFallRise></twClk2SU><twClk2SU><twSrc>SW&lt;0&gt;</twSrc><twRiseRise>2.736</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="82"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>13891183</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19027</twConnCnt></twConstCov><twStats anchorID="83"><twMinPer>40.264</twMinPer><twFootnote number="1" /><twMaxFreq>24.836</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 30 08:37:50 2019 </twTimestamp></twFoot><twClientInfo anchorID="84"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5306 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
