 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Wed Apr 24 14:38:24 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     50
    Unconnected ports (LINT-28)                                    50

Cells                                                              52
    Connected to power or ground (LINT-32)                         48
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'router', port 'portA_writtenTo' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'portB_writtenTo' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inNorth'. (LINT-33)
   Net 'n418' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inSouth'. (LINT-33)
   Net 'n418' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inEast'. (LINT-33)
   Net 'n418' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inWest'. (LINT-33)
   Net 'n418' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
1
 
****************************************
Report : area
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:24 2019
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                          242
Number of nets:                           916
Number of cells:                          616
Number of combinational cells:            511
Number of sequential cells:                96
Number of macros/black boxes:               0
Number of buf/inv:                        415
Number of references:                      13

Combinational area:              63905.761902
Buf/Inv area:                    19457.280773
Noncombinational area:           40773.601410
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                104679.363312
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
router                                    0.174    2.372 1.12e+05    2.546 100.0
  outWest (outputPortArbiter_1)        2.59e-02    0.446 2.21e+04    0.472  18.5
  outEast (outputPortArbiter_2)        2.48e-02    0.447 2.19e+04    0.471  18.5
  outSouth (outputPortArbiter_3)       4.27e-02    0.477 2.20e+04    0.520  20.4
  outNorth (outputPortArbiter_0)       4.40e-02    0.477 2.21e+04    0.521  20.5
  cacheController (cacheAccessArbiter) 1.02e-02    0.294 1.56e+04    0.305  12.0
  inWest (incomingPortHandler_1)       5.84e-04 8.82e-03  357.411 9.40e-03   0.4
  inEast (incomingPortHandler_2)       6.50e-04 1.09e-02  373.577 1.15e-02   0.5
  inSouth (incomingPortHandler_3)      6.42e-04 1.19e-02  367.430 1.26e-02   0.5
  inNorth (incomingPortHandler_0)      6.34e-04 1.48e-02  385.608 1.54e-02   0.6
1
 
****************************************
Report : design
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U99                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U100                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U101                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U102                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U103                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U104                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U105                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U106                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U107                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U108                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U109                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U110                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U111                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U112                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U113                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U114                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U115                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U116                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U117                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U118                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U119                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U120                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U121                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U122                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U123                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U124                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U125                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U126                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U127                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U128                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U129                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U130                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U131                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U132                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U133                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U134                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U135                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U136                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U137                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U138                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U139                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U140                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U141                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U142                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U143                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U144                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U145                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U146                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U147                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U148                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U149                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U150                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U151                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U152                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U153                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U154                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U155                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U156                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U157                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U158                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U159                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U160                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U161                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U162                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U163                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U164                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U165                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U166                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U167                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U168                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U169                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U170                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U171                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U172                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U173                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U174                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U175                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U176                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U177                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U178                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U179                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U180                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U181                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U182                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U183                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U184                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U185                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U186                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U187                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U188                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U189                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U190                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U191                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U192                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U193                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U194                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U195                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U196                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U197                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U198                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U199                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U200                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U201                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U202                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U203                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U204                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U205                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U206                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U207                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U208                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U209                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U210                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U211                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U212                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U213                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U214                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U215                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U216                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U217                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U218                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U219                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U220                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U221                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U222                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U223                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U224                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U225                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U226                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U227                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U228                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U229                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U230                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U231                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U232                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U233                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U234                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U235                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U236                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U237                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U238                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U239                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U240                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U241                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U242                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U243                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U244                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U245                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U246                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U247                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U248                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U249                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U250                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U251                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U252                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U253                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U254                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U255                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U256                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U257                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U258                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U259                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U260                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U261                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U262                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U263                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U264                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U265                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U266                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U267                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U268                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U269                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U270                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U271                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U272                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U273                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U274                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U275                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U276                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U277                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U278                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U279                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U280                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U281                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U282                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U283                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U284                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U285                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U286                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U287                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U288                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U289                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U290                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U291                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U292                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U293                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U294                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U295                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U296                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U297                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U298                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U299                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U300                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U301                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U302                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U303                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U304                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U305                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U306                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U307                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U308                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U309                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U310                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U311                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U312                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U313                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U314                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U315                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U316                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U317                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U318                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U319                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U320                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U321                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U322                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U323                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U324                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U325                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U326                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U327                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U328                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U329                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U330                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U331                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U332                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U333                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U334                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U335                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U336                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U337                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U338                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U339                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U340                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U341                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U342                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U343                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U344                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U345                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U346                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U347                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U348                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U349                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U350                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U351                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U352                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U353                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U354                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U355                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U356                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U357                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U358                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U359                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U360                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U361                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U362                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U363                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U364                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U365                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U366                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U367                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U368                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U369                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U370                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U371                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U372                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U373                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U374                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U375                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U376                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U377                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U378                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U379                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U380                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U381                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U382                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U383                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U384                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U385                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U386                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U387                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U388                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U389                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U390                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U391                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U392                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U393                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U394                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U395                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U396                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U397                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U398                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U399                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U400                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U401                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U402                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U403                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U404                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U405                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U406                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U407                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U408                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U409                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U410                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U411                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U412                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U413                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U414                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U415                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U416                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U417                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U418                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U419                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U420                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U421                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U422                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U423                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U424                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U425                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U426                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U427                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U428                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U429                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U430                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U431                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U432                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U433                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U434                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U435                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U436                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U437                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U438                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U439                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U440                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U441                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U442                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U443                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U444                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U445                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U446                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U447                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U448                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U449                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U450                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U451                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U452                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U453                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U454                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U455                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U456                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U457                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U458                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U459                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U460                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U461                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U462                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U463                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U464                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U465                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U466                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U467                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U468                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U469                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U470                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U471                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U472                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U473                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U474                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U475                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U476                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U477                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U478                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U479                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U480                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U481                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U482                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U483                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U485                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U486                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U487                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U488                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U489                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U490                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U491                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U492                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U493                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U494                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U495                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U496                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U497                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U498                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U499                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U500                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U501                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U502                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U503                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U504                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U505                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U506                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U507                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U508                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U509                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U510                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U511                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U512                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U513                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U514                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U515                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U516                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U517                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U518                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U519                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U520                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U521                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U522                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U523                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U524                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U525                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U526                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U527                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U528                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U529                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U530                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U531                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U532                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U533                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U534                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U535                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U536                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U537                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U538                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U539                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U540                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U541                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U542                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U543                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U544                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U545                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U546                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U547                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U548                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U549                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U550                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U551                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U552                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U553                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U554                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U555                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U556                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U557                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U558                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U559                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U560                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U561                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U562                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U563                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U564                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U565                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U566                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U567                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U568                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U569                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U570                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U571                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U572                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U573                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U574                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U575                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U576                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U577                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U578                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U579                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U580                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U581                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U582                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U583                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U584                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U585                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U586                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U587                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U588                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U589                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U590                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U591                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U592                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U593                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U594                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U595                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U596                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U597                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U598                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U599                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U600                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U601                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U602                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U603                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U604                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U605                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U606                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U607                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U608                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U609                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U610                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
cacheController           cacheAccessArbiter              13988.160443
                                                                    h, n
dataInBuffer_EAST_reg[0]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[1]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[2]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[3]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[4]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_EAST_reg[5]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[0] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[1] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[2] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[3] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[4] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_NORTH_reg[5] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[0] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[1] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[2] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[3] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[4] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_SOUTH_reg[5] DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[0]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[1]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[2]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[3]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[4]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dataInBuffer_WEST_reg[5]  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_EAST_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_NORTH_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_SOUTH_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[4]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[5]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[6]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[7]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[8]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[9]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[10]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
destinationAddressInBuffer_WEST_reg[11]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
inEast                    incomingPortHandler_2           341.279998
                                                                    h, n
inNorth                   incomingPortHandler_0           349.919996
                                                                    h, n
inSouth                   incomingPortHandler_3           336.959997
                                                                    h, n
inWest                    incomingPortHandler_1           329.759998
                                                                    h, n
outEast                   outputPortArbiter_2             20917.440711
                                                                    h, n
outNorth                  outputPortArbiter_0             21064.320712
                                                                    h, n
outSouth                  outputPortArbiter_3             20986.560713
                                                                    h, n
outWest                   outputPortArbiter_1             21013.920714
                                                                    h, n
readInBuffer_EAST_reg     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
readInBuffer_NORTH_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
readInBuffer_SOUTH_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
readInBuffer_WEST_reg     DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_EAST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_NORTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_SOUTH_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[0]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[1]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[2]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
requesterAddressInBuffer_WEST_reg[3]
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_EAST_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_NORTH_reg   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_SOUTH_reg   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
writeInBuffer_WEST_reg    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
--------------------------------------------------------------------------------
Total 616 cells                                           104679.363312
1
 
****************************************
Report : port
        -verbose
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
cacheDataOut_A[0]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[1]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[2]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[3]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[4]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_A[5]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[0]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[1]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[2]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[3]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[4]
               in      0.0000   0.0000   --       0.00   --         
cacheDataOut_B[5]
               in      0.0000   0.0000   --       0.00   --         
clk            in      0.0000   0.0000   --       0.00   --         d
dataIn_EAST[0] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[1] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[2] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[3] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[4] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[5] in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[0] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[1] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[2] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[3] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[4] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[5] in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[11]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[0]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[1]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[2]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[3]
               in      0.0000   0.0000   --       0.00   --         
portA_writtenTo
               in      0.0000   0.0000   --       0.00   --         
portB_writtenTo
               in      0.0000   0.0000   --       0.00   --         
readIn_EAST    in      0.0000   0.0000   --       0.00   --         
readIn_NORTH   in      0.0000   0.0000   --       0.00   --         
readIn_SOUTH   in      0.0000   0.0000   --       0.00   --         
readIn_WEST    in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[3]
               in      0.0000   0.0000   --       0.00   --         
reset          in      0.0000   0.0000   --       0.00   --         
writeIn_EAST   in      0.0000   0.0000   --       0.00   --         
writeIn_NORTH  in      0.0000   0.0000   --       0.00   --         
writeIn_SOUTH  in      0.0000   0.0000   --       0.00   --         
writeIn_WEST   in      0.0000   0.0000   --       0.00   --         
cacheAddressIn_A[0]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[1]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[2]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[3]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[4]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[5]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[6]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_A[7]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[0]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[1]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[2]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[3]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[4]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[5]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[6]
               out     0.0010   0.0000   --      --      --         
cacheAddressIn_B[7]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[0]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[1]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[2]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[3]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[4]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_A[5]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[0]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[1]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[2]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[3]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[4]
               out     0.0010   0.0000   --      --      --         
cacheDataIn_B[5]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[11]
               out     0.0010   0.0000   --      --      --         
memWrite_A     out     0.0010   0.0000   --      --      --         
memWrite_B     out     0.0010   0.0000   --      --      --         
readOut_EAST   out     0.0010   0.0000   --      --      --         
readOut_NORTH  out     0.0010   0.0000   --      --      --         
readOut_SOUTH  out     0.0010   0.0000   --      --      --         
readOut_WEST   out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
writeOut_EAST  out     0.0010   0.0000   --      --      --         
writeOut_NORTH out     0.0010   0.0000   --      --      --         
writeOut_SOUTH out     0.0010   0.0000   --      --      --         
writeOut_WEST  out     0.0010   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
cacheDataOut_A[0]
                   1      --              --              --        -- 
cacheDataOut_A[1]
                   1      --              --              --        -- 
cacheDataOut_A[2]
                   1      --              --              --        -- 
cacheDataOut_A[3]
                   1      --              --              --        -- 
cacheDataOut_A[4]
                   1      --              --              --        -- 
cacheDataOut_A[5]
                   1      --              --              --        -- 
cacheDataOut_B[0]
                   1      --              --              --        -- 
cacheDataOut_B[1]
                   1      --              --              --        -- 
cacheDataOut_B[2]
                   1      --              --              --        -- 
cacheDataOut_B[3]
                   1      --              --              --        -- 
cacheDataOut_B[4]
                   1      --              --              --        -- 
cacheDataOut_B[5]
                   1      --              --              --        -- 
clk                1      --              --              --        -- 
dataIn_EAST[0]
                   1      --              --              --        -- 
dataIn_EAST[1]
                   1      --              --              --        -- 
dataIn_EAST[2]
                   1      --              --              --        -- 
dataIn_EAST[3]
                   1      --              --              --        -- 
dataIn_EAST[4]
                   1      --              --              --        -- 
dataIn_EAST[5]
                   1      --              --              --        -- 
dataIn_NORTH[0]
                   1      --              --              --        -- 
dataIn_NORTH[1]
                   1      --              --              --        -- 
dataIn_NORTH[2]
                   1      --              --              --        -- 
dataIn_NORTH[3]
                   1      --              --              --        -- 
dataIn_NORTH[4]
                   1      --              --              --        -- 
dataIn_NORTH[5]
                   1      --              --              --        -- 
dataIn_SOUTH[0]
                   1      --              --              --        -- 
dataIn_SOUTH[1]
                   1      --              --              --        -- 
dataIn_SOUTH[2]
                   1      --              --              --        -- 
dataIn_SOUTH[3]
                   1      --              --              --        -- 
dataIn_SOUTH[4]
                   1      --              --              --        -- 
dataIn_SOUTH[5]
                   1      --              --              --        -- 
dataIn_WEST[0]
                   1      --              --              --        -- 
dataIn_WEST[1]
                   1      --              --              --        -- 
dataIn_WEST[2]
                   1      --              --              --        -- 
dataIn_WEST[3]
                   1      --              --              --        -- 
dataIn_WEST[4]
                   1      --              --              --        -- 
dataIn_WEST[5]
                   1      --              --              --        -- 
destinationAddressIn_EAST[0]
                   1      --              --              --        -- 
destinationAddressIn_EAST[1]
                   1      --              --              --        -- 
destinationAddressIn_EAST[2]
                   1      --              --              --        -- 
destinationAddressIn_EAST[3]
                   1      --              --              --        -- 
destinationAddressIn_EAST[4]
                   1      --              --              --        -- 
destinationAddressIn_EAST[5]
                   1      --              --              --        -- 
destinationAddressIn_EAST[6]
                   1      --              --              --        -- 
destinationAddressIn_EAST[7]
                   1      --              --              --        -- 
destinationAddressIn_EAST[8]
                   1      --              --              --        -- 
destinationAddressIn_EAST[9]
                   1      --              --              --        -- 
destinationAddressIn_EAST[10]
                   1      --              --              --        -- 
destinationAddressIn_EAST[11]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[0]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[1]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[2]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[3]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[4]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[5]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[6]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[7]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[8]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[9]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[10]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[11]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[0]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[1]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[2]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[3]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[4]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[5]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[6]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[7]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[8]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[9]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[10]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[11]
                   1      --              --              --        -- 
destinationAddressIn_WEST[0]
                   1      --              --              --        -- 
destinationAddressIn_WEST[1]
                   1      --              --              --        -- 
destinationAddressIn_WEST[2]
                   1      --              --              --        -- 
destinationAddressIn_WEST[3]
                   1      --              --              --        -- 
destinationAddressIn_WEST[4]
                   1      --              --              --        -- 
destinationAddressIn_WEST[5]
                   1      --              --              --        -- 
destinationAddressIn_WEST[6]
                   1      --              --              --        -- 
destinationAddressIn_WEST[7]
                   1      --              --              --        -- 
destinationAddressIn_WEST[8]
                   1      --              --              --        -- 
destinationAddressIn_WEST[9]
                   1      --              --              --        -- 
destinationAddressIn_WEST[10]
                   1      --              --              --        -- 
destinationAddressIn_WEST[11]
                   1      --              --              --        -- 
localRouterAddress[0]
                   1      --              --              --        -- 
localRouterAddress[1]
                   1      --              --              --        -- 
localRouterAddress[2]
                   1      --              --              --        -- 
localRouterAddress[3]
                   1      --              --              --        -- 
portA_writtenTo
                   1      --              --              --        -- 
portB_writtenTo
                   1      --              --              --        -- 
readIn_EAST        1      --              --              --        -- 
readIn_NORTH       1      --              --              --        -- 
readIn_SOUTH       1      --              --              --        -- 
readIn_WEST        1      --              --              --        -- 
requesterAddressIn_EAST[0]
                   1      --              --              --        -- 
requesterAddressIn_EAST[1]
                   1      --              --              --        -- 
requesterAddressIn_EAST[2]
                   1      --              --              --        -- 
requesterAddressIn_EAST[3]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[0]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[1]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[2]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[3]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[0]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[1]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[2]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[3]
                   1      --              --              --        -- 
requesterAddressIn_WEST[0]
                   1      --              --              --        -- 
requesterAddressIn_WEST[1]
                   1      --              --              --        -- 
requesterAddressIn_WEST[2]
                   1      --              --              --        -- 
requesterAddressIn_WEST[3]
                   1      --              --              --        -- 
reset              1      --              --              --        -- 
writeIn_EAST       1      --              --              --        -- 
writeIn_NORTH      1      --              --              --        -- 
writeIn_SOUTH      1      --              --              --        -- 
writeIn_WEST       1      --              --              --        -- 
cacheAddressIn_A[0]
                   1      --              --              --        -- 
cacheAddressIn_A[1]
                   1      --              --              --        -- 
cacheAddressIn_A[2]
                   1      --              --              --        -- 
cacheAddressIn_A[3]
                   1      --              --              --        -- 
cacheAddressIn_A[4]
                   1      --              --              --        -- 
cacheAddressIn_A[5]
                   1      --              --              --        -- 
cacheAddressIn_A[6]
                   1      --              --              --        -- 
cacheAddressIn_A[7]
                   1      --              --              --        -- 
cacheAddressIn_B[0]
                   1      --              --              --        -- 
cacheAddressIn_B[1]
                   1      --              --              --        -- 
cacheAddressIn_B[2]
                   1      --              --              --        -- 
cacheAddressIn_B[3]
                   1      --              --              --        -- 
cacheAddressIn_B[4]
                   1      --              --              --        -- 
cacheAddressIn_B[5]
                   1      --              --              --        -- 
cacheAddressIn_B[6]
                   1      --              --              --        -- 
cacheAddressIn_B[7]
                   1      --              --              --        -- 
cacheDataIn_A[0]
                   1      --              --              --        -- 
cacheDataIn_A[1]
                   1      --              --              --        -- 
cacheDataIn_A[2]
                   1      --              --              --        -- 
cacheDataIn_A[3]
                   1      --              --              --        -- 
cacheDataIn_A[4]
                   1      --              --              --        -- 
cacheDataIn_A[5]
                   1      --              --              --        -- 
cacheDataIn_B[0]
                   1      --              --              --        -- 
cacheDataIn_B[1]
                   1      --              --              --        -- 
cacheDataIn_B[2]
                   1      --              --              --        -- 
cacheDataIn_B[3]
                   1      --              --              --        -- 
cacheDataIn_B[4]
                   1      --              --              --        -- 
cacheDataIn_B[5]
                   1      --              --              --        -- 
dataOut_EAST[0]
                   1      --              --              --        -- 
dataOut_EAST[1]
                   1      --              --              --        -- 
dataOut_EAST[2]
                   1      --              --              --        -- 
dataOut_EAST[3]
                   1      --              --              --        -- 
dataOut_EAST[4]
                   1      --              --              --        -- 
dataOut_EAST[5]
                   1      --              --              --        -- 
dataOut_NORTH[0]
                   1      --              --              --        -- 
dataOut_NORTH[1]
                   1      --              --              --        -- 
dataOut_NORTH[2]
                   1      --              --              --        -- 
dataOut_NORTH[3]
                   1      --              --              --        -- 
dataOut_NORTH[4]
                   1      --              --              --        -- 
dataOut_NORTH[5]
                   1      --              --              --        -- 
dataOut_SOUTH[0]
                   1      --              --              --        -- 
dataOut_SOUTH[1]
                   1      --              --              --        -- 
dataOut_SOUTH[2]
                   1      --              --              --        -- 
dataOut_SOUTH[3]
                   1      --              --              --        -- 
dataOut_SOUTH[4]
                   1      --              --              --        -- 
dataOut_SOUTH[5]
                   1      --              --              --        -- 
dataOut_WEST[0]
                   1      --              --              --        -- 
dataOut_WEST[1]
                   1      --              --              --        -- 
dataOut_WEST[2]
                   1      --              --              --        -- 
dataOut_WEST[3]
                   1      --              --              --        -- 
dataOut_WEST[4]
                   1      --              --              --        -- 
dataOut_WEST[5]
                   1      --              --              --        -- 
destinationAddressOut_EAST[0]
                   1      --              --              --        -- 
destinationAddressOut_EAST[1]
                   1      --              --              --        -- 
destinationAddressOut_EAST[2]
                   1      --              --              --        -- 
destinationAddressOut_EAST[3]
                   1      --              --              --        -- 
destinationAddressOut_EAST[4]
                   1      --              --              --        -- 
destinationAddressOut_EAST[5]
                   1      --              --              --        -- 
destinationAddressOut_EAST[6]
                   1      --              --              --        -- 
destinationAddressOut_EAST[7]
                   1      --              --              --        -- 
destinationAddressOut_EAST[8]
                   1      --              --              --        -- 
destinationAddressOut_EAST[9]
                   1      --              --              --        -- 
destinationAddressOut_EAST[10]
                   1      --              --              --        -- 
destinationAddressOut_EAST[11]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[0]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[1]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[2]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[3]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[4]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[5]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[6]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[7]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[8]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[9]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[10]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[11]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[0]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[1]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[2]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[3]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[4]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[5]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[6]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[7]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[8]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[9]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[10]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[11]
                   1      --              --              --        -- 
destinationAddressOut_WEST[0]
                   1      --              --              --        -- 
destinationAddressOut_WEST[1]
                   1      --              --              --        -- 
destinationAddressOut_WEST[2]
                   1      --              --              --        -- 
destinationAddressOut_WEST[3]
                   1      --              --              --        -- 
destinationAddressOut_WEST[4]
                   1      --              --              --        -- 
destinationAddressOut_WEST[5]
                   1      --              --              --        -- 
destinationAddressOut_WEST[6]
                   1      --              --              --        -- 
destinationAddressOut_WEST[7]
                   1      --              --              --        -- 
destinationAddressOut_WEST[8]
                   1      --              --              --        -- 
destinationAddressOut_WEST[9]
                   1      --              --              --        -- 
destinationAddressOut_WEST[10]
                   1      --              --              --        -- 
destinationAddressOut_WEST[11]
                   1      --              --              --        -- 
memWrite_A         1      --              --              --        -- 
memWrite_B         1      --              --              --        -- 
readOut_EAST       1      --              --              --        -- 
readOut_NORTH      1      --              --              --        -- 
readOut_SOUTH      1      --              --              --        -- 
readOut_WEST       1      --              --              --        -- 
requesterAddressOut_EAST[0]
                   1      --              --              --        -- 
requesterAddressOut_EAST[1]
                   1      --              --              --        -- 
requesterAddressOut_EAST[2]
                   1      --              --              --        -- 
requesterAddressOut_EAST[3]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[0]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[1]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[2]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[3]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[0]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[1]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[2]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[3]
                   1      --              --              --        -- 
requesterAddressOut_WEST[0]
                   1      --              --              --        -- 
requesterAddressOut_WEST[1]
                   1      --              --              --        -- 
requesterAddressOut_WEST[2]
                   1      --              --              --        -- 
requesterAddressOut_WEST[3]
                   1      --              --              --        -- 
writeOut_EAST      1      --              --              --        -- 
writeOut_NORTH
                   1      --              --              --        -- 
writeOut_SOUTH
                   1      --              --              --        -- 
writeOut_WEST      1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
cacheDataOut_A[0]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[1]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[2]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[3]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[4]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_A[5]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[0]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[1]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[2]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[3]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[4]
              0.00    0.00    0.00    0.00  clk       2.00  
cacheDataOut_B[5]
              0.00    0.00    0.00    0.00  clk       2.00  
clk           --      --      --      --      --      2.00
dataIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[0]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[1]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[2]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[3]
              0.00    0.00    0.00    0.00  clk       2.00  
portA_writtenTo
              0.00    0.00    0.00    0.00  clk       2.00  
portB_writtenTo
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_EAST   0.00    0.00    0.00    0.00  clk       2.00  
readIn_NORTH
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_SOUTH
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_WEST   0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
reset         0.00    0.00    0.00    0.00  clk       2.00  
writeIn_EAST
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_NORTH
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_SOUTH
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_WEST
              0.00    0.00    0.00    0.00  clk       2.00  


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
cacheDataOut_A[0]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[1]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[2]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[3]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[4]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_A[5]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[0]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[1]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[2]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[3]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[4]
              --      --     --      --     --      --     --     --        -- 
cacheDataOut_B[5]
              --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
dataIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[11]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[0]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[1]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[2]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[3]
              --      --     --      --     --      --     --     --        -- 
portA_writtenTo
              --      --     --      --     --      --     --     --        -- 
portB_writtenTo
              --      --     --      --     --      --     --     --        -- 
readIn_EAST   --      --     --      --     --      --     --     --        -- 
readIn_NORTH
              --      --     --      --     --      --     --     --        -- 
readIn_SOUTH
              --      --     --      --     --      --     --     --        -- 
readIn_WEST   --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 
writeIn_EAST
              --      --     --      --     --      --     --     --        -- 
writeIn_NORTH
              --      --     --      --     --      --     --     --        -- 
writeIn_SOUTH
              --      --     --      --     --      --     --     --        -- 
writeIn_WEST
              --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
cacheDataOut_A[0]
              --      --      --      -- 
cacheDataOut_A[1]
              --      --      --      -- 
cacheDataOut_A[2]
              --      --      --      -- 
cacheDataOut_A[3]
              --      --      --      -- 
cacheDataOut_A[4]
              --      --      --      -- 
cacheDataOut_A[5]
              --      --      --      -- 
cacheDataOut_B[0]
              --      --      --      -- 
cacheDataOut_B[1]
              --      --      --      -- 
cacheDataOut_B[2]
              --      --      --      -- 
cacheDataOut_B[3]
              --      --      --      -- 
cacheDataOut_B[4]
              --      --      --      -- 
cacheDataOut_B[5]
              --      --      --      -- 
clk           --      --      --      -- 
dataIn_EAST[0]
              --      --      --      -- 
dataIn_EAST[1]
              --      --      --      -- 
dataIn_EAST[2]
              --      --      --      -- 
dataIn_EAST[3]
              --      --      --      -- 
dataIn_EAST[4]
              --      --      --      -- 
dataIn_EAST[5]
              --      --      --      -- 
dataIn_NORTH[0]
              --      --      --      -- 
dataIn_NORTH[1]
              --      --      --      -- 
dataIn_NORTH[2]
              --      --      --      -- 
dataIn_NORTH[3]
              --      --      --      -- 
dataIn_NORTH[4]
              --      --      --      -- 
dataIn_NORTH[5]
              --      --      --      -- 
dataIn_SOUTH[0]
              --      --      --      -- 
dataIn_SOUTH[1]
              --      --      --      -- 
dataIn_SOUTH[2]
              --      --      --      -- 
dataIn_SOUTH[3]
              --      --      --      -- 
dataIn_SOUTH[4]
              --      --      --      -- 
dataIn_SOUTH[5]
              --      --      --      -- 
dataIn_WEST[0]
              --      --      --      -- 
dataIn_WEST[1]
              --      --      --      -- 
dataIn_WEST[2]
              --      --      --      -- 
dataIn_WEST[3]
              --      --      --      -- 
dataIn_WEST[4]
              --      --      --      -- 
dataIn_WEST[5]
              --      --      --      -- 
destinationAddressIn_EAST[0]
              --      --      --      -- 
destinationAddressIn_EAST[1]
              --      --      --      -- 
destinationAddressIn_EAST[2]
              --      --      --      -- 
destinationAddressIn_EAST[3]
              --      --      --      -- 
destinationAddressIn_EAST[4]
              --      --      --      -- 
destinationAddressIn_EAST[5]
              --      --      --      -- 
destinationAddressIn_EAST[6]
              --      --      --      -- 
destinationAddressIn_EAST[7]
              --      --      --      -- 
destinationAddressIn_EAST[8]
              --      --      --      -- 
destinationAddressIn_EAST[9]
              --      --      --      -- 
destinationAddressIn_EAST[10]
              --      --      --      -- 
destinationAddressIn_EAST[11]
              --      --      --      -- 
destinationAddressIn_NORTH[0]
              --      --      --      -- 
destinationAddressIn_NORTH[1]
              --      --      --      -- 
destinationAddressIn_NORTH[2]
              --      --      --      -- 
destinationAddressIn_NORTH[3]
              --      --      --      -- 
destinationAddressIn_NORTH[4]
              --      --      --      -- 
destinationAddressIn_NORTH[5]
              --      --      --      -- 
destinationAddressIn_NORTH[6]
              --      --      --      -- 
destinationAddressIn_NORTH[7]
              --      --      --      -- 
destinationAddressIn_NORTH[8]
              --      --      --      -- 
destinationAddressIn_NORTH[9]
              --      --      --      -- 
destinationAddressIn_NORTH[10]
              --      --      --      -- 
destinationAddressIn_NORTH[11]
              --      --      --      -- 
destinationAddressIn_SOUTH[0]
              --      --      --      -- 
destinationAddressIn_SOUTH[1]
              --      --      --      -- 
destinationAddressIn_SOUTH[2]
              --      --      --      -- 
destinationAddressIn_SOUTH[3]
              --      --      --      -- 
destinationAddressIn_SOUTH[4]
              --      --      --      -- 
destinationAddressIn_SOUTH[5]
              --      --      --      -- 
destinationAddressIn_SOUTH[6]
              --      --      --      -- 
destinationAddressIn_SOUTH[7]
              --      --      --      -- 
destinationAddressIn_SOUTH[8]
              --      --      --      -- 
destinationAddressIn_SOUTH[9]
              --      --      --      -- 
destinationAddressIn_SOUTH[10]
              --      --      --      -- 
destinationAddressIn_SOUTH[11]
              --      --      --      -- 
destinationAddressIn_WEST[0]
              --      --      --      -- 
destinationAddressIn_WEST[1]
              --      --      --      -- 
destinationAddressIn_WEST[2]
              --      --      --      -- 
destinationAddressIn_WEST[3]
              --      --      --      -- 
destinationAddressIn_WEST[4]
              --      --      --      -- 
destinationAddressIn_WEST[5]
              --      --      --      -- 
destinationAddressIn_WEST[6]
              --      --      --      -- 
destinationAddressIn_WEST[7]
              --      --      --      -- 
destinationAddressIn_WEST[8]
              --      --      --      -- 
destinationAddressIn_WEST[9]
              --      --      --      -- 
destinationAddressIn_WEST[10]
              --      --      --      -- 
destinationAddressIn_WEST[11]
              --      --      --      -- 
localRouterAddress[0]
              --      --      --      -- 
localRouterAddress[1]
              --      --      --      -- 
localRouterAddress[2]
              --      --      --      -- 
localRouterAddress[3]
              --      --      --      -- 
portA_writtenTo
              --      --      --      -- 
portB_writtenTo
              --      --      --      -- 
readIn_EAST   --      --      --      -- 
readIn_NORTH
              --      --      --      -- 
readIn_SOUTH
              --      --      --      -- 
readIn_WEST   --      --      --      -- 
requesterAddressIn_EAST[0]
              --      --      --      -- 
requesterAddressIn_EAST[1]
              --      --      --      -- 
requesterAddressIn_EAST[2]
              --      --      --      -- 
requesterAddressIn_EAST[3]
              --      --      --      -- 
requesterAddressIn_NORTH[0]
              --      --      --      -- 
requesterAddressIn_NORTH[1]
              --      --      --      -- 
requesterAddressIn_NORTH[2]
              --      --      --      -- 
requesterAddressIn_NORTH[3]
              --      --      --      -- 
requesterAddressIn_SOUTH[0]
              --      --      --      -- 
requesterAddressIn_SOUTH[1]
              --      --      --      -- 
requesterAddressIn_SOUTH[2]
              --      --      --      -- 
requesterAddressIn_SOUTH[3]
              --      --      --      -- 
requesterAddressIn_WEST[0]
              --      --      --      -- 
requesterAddressIn_WEST[1]
              --      --      --      -- 
requesterAddressIn_WEST[2]
              --      --      --      -- 
requesterAddressIn_WEST[3]
              --      --      --      -- 
reset         --      --      --      -- 
writeIn_EAST
              --      --      --      -- 
writeIn_NORTH
              --      --      --      -- 
writeIn_SOUTH
              --      --      --      -- 
writeIn_WEST
              --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
cacheAddressIn_A[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[5]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[6]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_A[7]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[5]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[6]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheAddressIn_B[7]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_A[5]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[0]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[1]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[2]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[3]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[4]
              3.00    3.00    3.00    3.00  clk       0.00  
cacheDataIn_B[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
memWrite_A    3.00    3.00    3.00    3.00  clk       0.00  
memWrite_B    3.00    3.00    3.00    3.00  clk       0.00  
readOut_EAST
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_NORTH
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_SOUTH
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_WEST
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_EAST
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_NORTH
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_SOUTH
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_WEST
              3.00    3.00    3.00    3.00  clk       0.00  

1
 
****************************************
Report : compile_options
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
router                                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

incomingPortHandler_0                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_3                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_2                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_1                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

cacheAccessArbiter                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_0                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_3                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_2                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_1                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************


  Startpoint: dataIn_WEST[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[0] (in)                                     0.00       0.00 f
  U485/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[0]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[0]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[3] (in)                                     0.00       0.00 f
  U489/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[3]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[3]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[2] (in)                                     0.00       0.00 f
  U488/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[2]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[2]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[1] (in)                                     0.00       0.00 f
  U487/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[1]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[1]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_SOUTH
              (input port clocked by clk)
  Endpoint: writeInBuffer_SOUTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_SOUTH (in)                                      0.00       0.00 f
  U557/Y (NOR2BX1TS)                                      0.23       0.23 f
  writeInBuffer_SOUTH_reg/D (DFFQX1TS)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  writeInBuffer_SOUTH_reg/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_NORTH
              (input port clocked by clk)
  Endpoint: writeInBuffer_NORTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_NORTH (in)                                      0.00       0.00 f
  U589/Y (NOR2BX1TS)                                      0.23       0.23 f
  writeInBuffer_NORTH_reg/D (DFFQX1TS)                    0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  writeInBuffer_NORTH_reg/CK (DFFQX1TS)                   0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: readIn_NORTH
              (input port clocked by clk)
  Endpoint: readInBuffer_NORTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_NORTH (in)                        0.00       0.00 f
  U591/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_NORTH_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_NORTH_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: destinationAddressIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[3] (in)                      0.00       0.00 f
  U570/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[3]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[3] (in)                       0.00       0.00 f
  U538/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[3]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[2] (in)                      0.00       0.00 f
  U568/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[2]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[2] (in)                       0.00       0.00 f
  U537/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[2]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[1] (in)                      0.00       0.00 f
  U567/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[1]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[1] (in)                       0.00       0.00 f
  U536/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[1]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[0] (in)                      0.00       0.00 f
  U566/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[0]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[0] (in)                       0.00       0.00 f
  U535/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[0]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[5] (in)                                    0.00       0.00 f
  U556/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[5]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[5]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[5] (in)                                     0.00       0.00 f
  U525/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[5]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[5]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[4] (in)                                    0.00       0.00 f
  U555/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[4]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[4]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[4] (in)                                     0.00       0.00 f
  U524/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[4]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[4]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[3] (in)                                    0.00       0.00 f
  U554/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[3]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[3]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[3] (in)                                     0.00       0.00 f
  U522/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[3]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[3]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[2] (in)                                    0.00       0.00 f
  U552/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[2]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[2]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[2] (in)                                     0.00       0.00 f
  U521/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[2]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[2]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[1] (in)                                    0.00       0.00 f
  U551/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[1]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[1]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[1] (in)                                     0.00       0.00 f
  U520/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[1]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[1]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[0] (in)                                    0.00       0.00 f
  U550/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_SOUTH_reg[0]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_SOUTH_reg[0]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_EAST[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[0] (in)                                     0.00       0.00 f
  U519/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_EAST_reg[0]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_EAST_reg[0]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[7] (in)                      0.00       0.00 f
  U606/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[7]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[6] (in)                      0.00       0.00 f
  U604/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[6]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[5] (in)                      0.00       0.00 f
  U603/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[5]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[4] (in)                      0.00       0.00 f
  U602/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[4]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: readIn_EAST
              (input port clocked by clk)
  Endpoint: readInBuffer_EAST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_EAST (in)                         0.00       0.00 f
  U527/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_EAST_reg/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_EAST_reg/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: destinationAddressIn_SOUTH[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[7] (in)                      0.00       0.00 f
  U575/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[7]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[6] (in)                      0.00       0.00 f
  U573/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[6]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[5] (in)                      0.00       0.00 f
  U572/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[5]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[4] (in)                      0.00       0.00 f
  U571/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_SOUTH_reg[4]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_EAST
              (input port clocked by clk)
  Endpoint: writeInBuffer_EAST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  writeIn_EAST (in)                        0.00       0.00 f
  U526/Y (NOR2BX1TS)                       0.23       0.23 f
  writeInBuffer_EAST_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  writeInBuffer_EAST_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: destinationAddressIn_EAST[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[7] (in)                       0.00       0.00 f
  U543/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[7]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[6] (in)                       0.00       0.00 f
  U542/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[6]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[5] (in)                       0.00       0.00 f
  U541/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[5]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[4] (in)                       0.00       0.00 f
  U540/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_EAST_reg[4]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[3] (in)                      0.00       0.00 f
  U601/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[3]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[2] (in)                      0.00       0.00 f
  U599/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[2]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[1] (in)                      0.00       0.00 f
  U598/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[1]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[0] (in)                      0.00       0.00 f
  U597/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_NORTH_reg[0]/D (DFFQX1TS)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[5] (in)                                    0.00       0.00 f
  U588/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[5]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[5]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[4] (in)                                    0.00       0.00 f
  U587/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[4]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[4]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[3] (in)                                    0.00       0.00 f
  U586/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[3]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[3]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[2] (in)                                    0.00       0.00 f
  U584/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[2]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[2]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[1] (in)                                    0.00       0.00 f
  U583/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[1]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[1]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: dataInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[0] (in)                                    0.00       0.00 f
  U582/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_NORTH_reg[0]/D (DFFQX1TS)                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_NORTH_reg[0]/CK (DFFQX1TS)                 0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[3] (in)                        0.00       0.00 f
  U565/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[3]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[3]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[2] (in)                        0.00       0.00 f
  U562/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[2]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[2]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[1] (in)                        0.00       0.00 f
  U561/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[1]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[1]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[0] (in)                        0.00       0.00 f
  U560/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_SOUTH_reg[0]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_SOUTH_reg[0]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: readIn_SOUTH
              (input port clocked by clk)
  Endpoint: readInBuffer_SOUTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_SOUTH (in)                        0.00       0.00 f
  U559/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_SOUTH_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_SOUTH_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: requesterAddressIn_EAST[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[3] (in)                         0.00       0.00 f
  U532/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[3]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[3]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[2] (in)                         0.00       0.00 f
  U531/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[2]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[2]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[1] (in)                         0.00       0.00 f
  U530/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[1]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[1]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_EAST[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[0] (in)                         0.00       0.00 f
  U529/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_EAST_reg[0]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_EAST_reg[0]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[3] (in)                        0.00       0.00 f
  U596/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[3]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[3]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[2] (in)                        0.00       0.00 f
  U594/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[2]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[2]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[1] (in)                        0.00       0.00 f
  U593/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[1]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[1]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[0] (in)                        0.00       0.00 f
  U592/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_NORTH_reg[0]/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_NORTH_reg[0]/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[7]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[7] (in)                       0.00       0.00 f
  U510/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[7]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[7]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[6]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[6] (in)                       0.00       0.00 f
  U509/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[6]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[6]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[5]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[5] (in)                       0.00       0.00 f
  U508/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[5]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[5]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[4]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[4] (in)                       0.00       0.00 f
  U507/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[4]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[4]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[3]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[3] (in)                       0.00       0.00 f
  U505/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[3]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[3]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[2]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[2] (in)                       0.00       0.00 f
  U504/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[2]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[2]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[1]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[1] (in)                       0.00       0.00 f
  U503/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[1]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[1]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_WEST[0]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[0] (in)                       0.00       0.00 f
  U502/Y (NOR2BX1TS)                                      0.23       0.23 f
  destinationAddressInBuffer_WEST_reg[0]/D (DFFQX1TS)     0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[0]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[3]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[3] (in)                         0.00       0.00 f
  U499/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[3]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[3]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[2]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[2] (in)                         0.00       0.00 f
  U498/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[2]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[2]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[1]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[1] (in)                         0.00       0.00 f
  U497/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[1]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[1]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: requesterAddressIn_WEST[0]
              (input port clocked by clk)
  Endpoint: requesterAddressInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[0] (in)                         0.00       0.00 f
  U496/Y (NOR2BX1TS)                                      0.23       0.23 f
  requesterAddressInBuffer_WEST_reg[0]/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  requesterAddressInBuffer_WEST_reg[0]/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: writeIn_WEST
              (input port clocked by clk)
  Endpoint: writeInBuffer_WEST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  writeIn_WEST (in)                        0.00       0.00 f
  U493/Y (NOR2BX1TS)                       0.23       0.23 f
  writeInBuffer_WEST_reg/D (DFFQX1TS)      0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  writeInBuffer_WEST_reg/CK (DFFQX1TS)     0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: readIn_WEST
              (input port clocked by clk)
  Endpoint: readInBuffer_WEST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  readIn_WEST (in)                         0.00       0.00 f
  U494/Y (NOR2BX1TS)                       0.23       0.23 f
  readInBuffer_WEST_reg/D (DFFQX1TS)       0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  readInBuffer_WEST_reg/CK (DFFQX1TS)      0.00       0.00 r
  library hold time                        0.54       0.54
  data required time                                  0.54
  -----------------------------------------------------------
  data required time                                  0.54
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.31


  Startpoint: dataIn_WEST[5]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[5] (in)                                     0.00       0.00 f
  U492/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[5]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[5]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: dataIn_WEST[4]
              (input port clocked by clk)
  Endpoint: dataInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[4] (in)                                     0.00       0.00 f
  U491/Y (NOR2BX1TS)                                      0.23       0.23 f
  dataInBuffer_WEST_reg[4]/D (DFFQX1TS)                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dataInBuffer_WEST_reg[4]/CK (DFFQX1TS)                  0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: destinationAddressIn_EAST[11]
              (input port clocked by clk)
  Endpoint: inEast/outputPortSelect_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  destinationAddressIn_EAST[11] (in)                      0.00       0.00 r
  U155/Y (CLKBUFX2TS)                                     0.14       0.14 r
  inEast/U8/Y (NOR2BX1TS)                                 0.10       0.25 f
  inEast/U19/Y (AOI21X1TS)                                0.11       0.35 r
  inEast/U21/Y (NOR2XLTS)                                 0.07       0.43 f
  inEast/outputPortSelect_reg[0]/D (DFFQX4TS)             0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inEast/outputPortSelect_reg[0]/CK (DFFQX4TS)            0.00       0.00 r
  library hold time                                       0.55       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: destinationAddressIn_WEST[11]
              (input port clocked by clk)
  Endpoint: inWest/outputPortSelect_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  destinationAddressIn_WEST[11] (in)                      0.00       0.00 r
  U153/Y (CLKBUFX2TS)                                     0.14       0.14 r
  inWest/U6/Y (NOR2BX1TS)                                 0.10       0.25 f
  inWest/U7/Y (AOI21X1TS)                                 0.11       0.35 r
  inWest/U10/Y (NOR2XLTS)                                 0.07       0.43 f
  inWest/outputPortSelect_reg[0]/D (DFFQX1TS)             0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inWest/outputPortSelect_reg[0]/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: destinationAddressIn_WEST[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[11] (in)                      0.00       0.00 f
  U153/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U515/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_WEST_reg[11]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_WEST[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[10] (in)                      0.00       0.00 f
  U152/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U514/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_WEST_reg[10]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_EAST[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[11] (in)                      0.00       0.00 f
  U155/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U548/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_EAST_reg[11]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_EAST[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[10] (in)                      0.00       0.00 f
  U154/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U547/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_EAST_reg[10]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_SOUTH[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[11] (in)                     0.00       0.00 f
  U157/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U581/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_SOUTH_reg[11]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_SOUTH[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[10] (in)                     0.00       0.00 f
  U156/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U578/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_SOUTH_reg[10]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_NORTH[11]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[11] (in)                     0.00       0.00 f
  U159/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U610/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_NORTH_reg[11]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[11]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_NORTH[10]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[10] (in)                     0.00       0.00 f
  U158/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U609/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_NORTH_reg[10]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[10]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_WEST[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[9] (in)                       0.00       0.00 f
  U145/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U513/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_WEST_reg[9]/D (DFFQX1TS)     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_WEST[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_WEST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[8] (in)                       0.00       0.00 f
  U144/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U512/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_WEST_reg[8]/D (DFFQX1TS)     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_WEST_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_EAST[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[9] (in)                       0.00       0.00 f
  U147/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U546/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_EAST_reg[9]/D (DFFQX1TS)     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_EAST[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_EAST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[8] (in)                       0.00       0.00 f
  U146/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U545/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_EAST_reg[8]/D (DFFQX1TS)     0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_EAST_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_SOUTH[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[9] (in)                      0.00       0.00 f
  U149/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U577/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_SOUTH_reg[9]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_SOUTH[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_SOUTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[8] (in)                      0.00       0.00 f
  U148/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U576/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_SOUTH_reg[8]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_SOUTH_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_NORTH[9]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[9] (in)                      0.00       0.00 f
  U151/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U608/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_NORTH_reg[9]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[9]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_NORTH[8]
              (input port clocked by clk)
  Endpoint: destinationAddressInBuffer_NORTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[8] (in)                      0.00       0.00 f
  U150/Y (CLKBUFX2TS)                                     0.18       0.18 f
  U607/Y (NOR2BX1TS)                                      0.26       0.44 f
  destinationAddressInBuffer_NORTH_reg[8]/D (DFFQX1TS)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  destinationAddressInBuffer_NORTH_reg[8]/CK (DFFQX1TS)
                                                          0.00       0.00 r
  library hold time                                       0.54       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: destinationAddressIn_WEST[10]
              (input port clocked by clk)
  Endpoint: inWest/outputPortSelect_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[10] (in)                      0.00       0.00 f
  U152/Y (CLKBUFX2TS)                                     0.18       0.18 f
  inWest/U11/Y (NAND2BXLTS)                               0.17       0.35 r
  inWest/U12/Y (OAI32X1TS)                                0.17       0.52 f
  inWest/outputPortSelect_reg[1]/D (DFFQX1TS)             0.00       0.52 f
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  inWest/outputPortSelect_reg[1]/CK (DFFQX1TS)            0.00       0.00 r
  library hold time                                       0.53       0.53
  data required time                                                 0.53
  --------------------------------------------------------------------------
  data required time                                                 0.53
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


    Net: cacheDataOut_A[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_A[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_A[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_A[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_A[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_A[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_B[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_B[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_B[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_B[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_B[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: cacheDataOut_B[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: reset

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_EAST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_NORTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_SOUTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_WEST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_EAST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_NORTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_SOUTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_WEST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: router

    max_area               0.00
  - Current Area       104679.37
  ------------------------------
    Slack              -104679.37  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : router
Version: J-2014.09-SP2
Date   : Wed Apr 24 14:38:25 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: cacheDataOut_B[5]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][5]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[5] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[5] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U164/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U794/Y (AO22X1TS)                       0.49       0.68 f
  cacheController/dataOut_Concatenated_reg[0][5]/D (TLATXLTS)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][5]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.68       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.68   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[4]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][4]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[4] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[4] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U168/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U793/Y (AO22X1TS)                       0.49       0.68 f
  cacheController/dataOut_Concatenated_reg[0][4]/D (TLATXLTS)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][4]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.68       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.68   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[5]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][5]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[5] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[5] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U164/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U794/Y (AO22X1TS)                       0.47       0.66 f
  cacheController/dataOut_Concatenated_reg[0][5]/D (TLATXLTS)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][5]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.66       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.66   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[4]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][4]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[4] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[4] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U168/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U793/Y (AO22X1TS)                       0.47       0.66 f
  cacheController/dataOut_Concatenated_reg[0][4]/D (TLATXLTS)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][4]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.66       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.66   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_A[5]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][5]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_A[5] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_A[5] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U160/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U794/Y (AO22X1TS)                       0.43       0.62 f
  cacheController/dataOut_Concatenated_reg[0][5]/D (TLATXLTS)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][5]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.62       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.62   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_A[4]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][4]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_A[4] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_A[4] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U167/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U793/Y (AO22X1TS)                       0.43       0.62 f
  cacheController/dataOut_Concatenated_reg[0][4]/D (TLATXLTS)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][4]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.62       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.62   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_A[5]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][5]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_A[5] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_A[5] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U160/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U794/Y (AO22X1TS)                       0.40       0.60 f
  cacheController/dataOut_Concatenated_reg[0][5]/D (TLATXLTS)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][5]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.60       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.60   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_A[4]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][4]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_A[4] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_A[4] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U167/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U793/Y (AO22X1TS)                       0.40       0.60 f
  cacheController/dataOut_Concatenated_reg[0][4]/D (TLATXLTS)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][4]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.60       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.60   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[5]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][5]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[5] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[5] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U164/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U794/Y (AO22X1TS)                       0.40       0.59 f
  cacheController/dataOut_Concatenated_reg[0][5]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][5]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[4]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][4]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[4] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[4] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U168/Y (CLKBUFX2TS)                     0.19       0.19 f
  cacheController/U793/Y (AO22X1TS)                       0.40       0.59 f
  cacheController/dataOut_Concatenated_reg[0][4]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][4]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         5.91   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[3]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[3][3]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[3] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[3] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U173/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U193/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[3][3]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[3][3]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[2]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[3][2]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[2] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[2] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U177/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U194/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[3][2]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[3][2]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[1]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[3][1]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[1] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[1] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U180/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U196/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[3][1]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[3][1]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[0]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[3][0]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[0] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[0] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U183/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U197/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[3][0]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[3][0]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[1]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[1][1]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[1] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[1] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U180/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U210/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[1][1]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[1][1]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[0]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[1][0]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[0] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[0] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U183/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U211/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[1][0]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[1][0]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[3]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][3]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[3] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[3] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U173/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U522/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[0][3]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][3]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[2]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][2]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[2] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[2] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U177/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U521/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[0][2]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][2]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[1]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][1]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[1] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[1] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U180/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U520/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[0][1]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][1]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


  Startpoint: cacheDataOut_B[0]
              (input port clocked by clk)
  Endpoint: cacheController/dataOut_Concatenated_reg[0][0]
            (positive level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  cacheDataOut_B[0] (in)                                  0.00       0.00 f
  cacheController/cacheDataOut_B[0] (cacheAccessArbiter)
                                                          0.00       0.00 f
  cacheController/U183/Y (CLKBUFX2TS)                     0.20       0.20 f
  cacheController/U519/Y (AO22X2TS)                       0.39       0.59 f
  cacheController/dataOut_Concatenated_reg[0][0]/D (TLATXLTS)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cacheController/dataOut_Concatenated_reg[0][0]/G (TLATXLTS)
                                                          0.00       0.00 r
  time borrowed from endpoint                             0.59       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 6.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         5.92   
  actual time borrow                                      0.59   
  --------------------------------------------------------------


1
