
MPPT_Solar_Charge_Controller_TestBoard_F303RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d500  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eec  0800d6a0  0800d6a0  0001d6a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e58c  0800e58c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800e58c  0800e58c  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e58c  0800e58c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e58c  0800e58c  0001e58c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e590  0800e590  0001e590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e594  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00000760  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000944  20000944  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 14 .debug_info   000302e6  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005715  00000000  00000000  0005053d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000016e0  00000000  00000000  00055c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011c4  00000000  00000000  00057338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028f22  00000000  00000000  000584fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021d59  00000000  00000000  0008141e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e2a49  00000000  00000000  000a3177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007408  00000000  00000000  00185bc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  0018cfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d688 	.word	0x0800d688

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800d688 	.word	0x0800d688

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <_ZN4blib6AnalogC1Ev>:

#include "Analog.h"
#include <cmath>
namespace blib
{
    Analog::Analog() : mHadc(&hadc1), mHdmaAdc(&hdma_adc1)
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 faca 	bl	80011fc <_ZN4blib2dp9SingletonINS_6AnalogEEC1Ev>
 8000c68:	4a0d      	ldr	r2, [pc, #52]	; (8000ca0 <_ZN4blib6AnalogC1Ev+0x48>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	3304      	adds	r3, #4
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	60da      	str	r2, [r3, #12]
 8000c7c:	611a      	str	r2, [r3, #16]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a08      	ldr	r2, [pc, #32]	; (8000ca4 <_ZN4blib6AnalogC1Ev+0x4c>)
 8000c82:	619a      	str	r2, [r3, #24]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a08      	ldr	r2, [pc, #32]	; (8000ca8 <_ZN4blib6AnalogC1Ev+0x50>)
 8000c88:	61da      	str	r2, [r3, #28]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	645a      	str	r2, [r3, #68]	; 0x44
    {
        sampling();
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f000 f833 	bl	8000cfc <_ZN4blib6Analog8samplingEv>
    }
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3708      	adds	r7, #8
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	0800e13c 	.word	0x0800e13c
 8000ca4:	20000224 	.word	0x20000224
 8000ca8:	20000274 	.word	0x20000274

08000cac <_ZN4blib6AnalogD1Ev>:

    Analog::~Analog()
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	4a08      	ldr	r2, [pc, #32]	; (8000cd8 <_ZN4blib6AnalogD1Ev+0x2c>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	601a      	str	r2, [r3, #0]
    {
        HAL_ADC_Stop_DMA(mHadc);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	699b      	ldr	r3, [r3, #24]
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f003 fe14 	bl	80048ec <HAL_ADC_Stop_DMA>
    Analog::~Analog()
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 faa8 	bl	800121c <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev>
    }
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	0800e13c 	.word	0x0800e13c

08000cdc <_ZN4blib6AnalogD0Ev>:
    Analog::~Analog()
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
    }
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff ffe1 	bl	8000cac <_ZN4blib6AnalogD1Ev>
 8000cea:	2148      	movs	r1, #72	; 0x48
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f009 fc07 	bl	800a500 <_ZdlPvj>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <_ZN4blib6Analog8samplingEv>:

    // Lay mau ADC bang DMA
    void Analog::sampling()
    {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
        HAL_ADC_Start_DMA(mHadc, mAdcValues, NUMBER_OF_CHANNELS);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6998      	ldr	r0, [r3, #24]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3304      	adds	r3, #4
 8000d0c:	2205      	movs	r2, #5
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f003 fcd0 	bl	80046b4 <HAL_ADC_Start_DMA>
    }
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <_ZN4blib6Analog10readAnalogEv>:
    {
        return mTemp;
    }

    void Analog::readAnalog()
    {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
        mVin = calSolarVoltage(mAdcValues[2]);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f000 f8a4 	bl	8000e78 <_ZN4blib6Analog15calSolarVoltageEm>
 8000d30:	eef0 7a40 	vmov.f32	s15, s0
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	edc3 7a08 	vstr	s15, [r3, #32]
        mIin = calSolarCurrent(mAdcValues[2]);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	4619      	mov	r1, r3
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f000 f8cd 	bl	8000ee0 <_ZN4blib6Analog15calSolarCurrentEm>
 8000d46:	eef0 7a40 	vmov.f32	s15, s0
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
        mVout = calBatteryVoltage(mAdcValues[4]);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	695b      	ldr	r3, [r3, #20]
 8000d54:	4619      	mov	r1, r3
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f000 f912 	bl	8000f80 <_ZN4blib6Analog17calBatteryVoltageEm>
 8000d5c:	eef0 7a40 	vmov.f32	s15, s0
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        mIout = calBatteryCurrent(mAdcValues[0]);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f000 f93b 	bl	8000fe8 <_ZN4blib6Analog17calBatteryCurrentEm>
 8000d72:	eef0 7a40 	vmov.f32	s15, s0
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
        mTemp = calTemperature(mAdcValues[1]);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	4619      	mov	r1, r3
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f000 f980 	bl	8001088 <_ZN4blib6Analog14calTemperatureEm>
 8000d88:	eef0 7a40 	vmov.f32	s15, s0
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

        // Power Source Detection
        if (mVin <= 3 && mVout < 3)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	edd3 7a08 	vldr	s15, [r3, #32]
 8000d98:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000d9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da4:	d80d      	bhi.n	8000dc2 <_ZN4blib6Analog10readAnalogEv+0xa6>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000dac:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db8:	d503      	bpl.n	8000dc2 <_ZN4blib6Analog10readAnalogEv+0xa6>
        {
            mInputSource = PowerSrc::USB_PORT;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	645a      	str	r2, [r3, #68]	; 0x44
 8000dc0:	e01c      	b.n	8000dfc <_ZN4blib6Analog10readAnalogEv+0xe0>
        }
        else if (mVin > mVout)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	ed93 7a08 	vldr	s14, [r3, #32]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000dce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd6:	dd03      	ble.n	8000de0 <_ZN4blib6Analog10readAnalogEv+0xc4>
        {
            mInputSource = PowerSrc::SOLAR;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2201      	movs	r2, #1
 8000ddc:	645a      	str	r2, [r3, #68]	; 0x44
 8000dde:	e00d      	b.n	8000dfc <_ZN4blib6Analog10readAnalogEv+0xe0>
        }
        else if (mVin < mVout)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	ed93 7a08 	vldr	s14, [r3, #32]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000dec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df4:	d502      	bpl.n	8000dfc <_ZN4blib6Analog10readAnalogEv+0xe0>
        {
            mInputSource = PowerSrc::BATTERY;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2202      	movs	r2, #2
 8000dfa:	645a      	str	r2, [r3, #68]	; 0x44
        else
        {

        }

        mPin = mVin * mIin;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	ed93 7a08 	vldr	s14, [r3, #32]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
        mPout = mVin * mIout;    // Cong suat ra tinh bang gia tri do duoc cua cam bien
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	ed93 7a08 	vldr	s14, [r3, #32]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        mOutputDeviation = (mVout / k_voltage_battery_max) * 100.0f;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8000e2e:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 8000e32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e36:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000e70 <_ZN4blib6Analog10readAnalogEv+0x154>
 8000e3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

        mBatteryPercent = ((mVout - k_voltage_battery_min)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000e4a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e4e:	ee37 7ac7 	vsub.f32	s14, s15, s14
                / (k_voltage_battery_max - k_voltage_battery_min)) * 100;
 8000e52:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8000e56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e5a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000e70 <_ZN4blib6Analog10readAnalogEv+0x154>
 8000e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
        mBatteryPercent = ((mVout - k_voltage_battery_min)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    }
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	42c80000 	.word	0x42c80000
 8000e74:	00000000 	.word	0x00000000

08000e78 <_ZN4blib6Analog15calSolarVoltageEm>:

    float Analog::calSolarVoltage(uint32_t adcValue)    // Convert adcValue -> Vin
    {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
        return k_voltage_divider_input * ((float) adcValue / 4095) * 3.3;
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	ee07 3a90 	vmov	s15, r3
 8000e88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e8c:	eddf 6a12 	vldr	s13, [pc, #72]	; 8000ed8 <_ZN4blib6Analog15calSolarVoltageEm+0x60>
 8000e90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e94:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e9c:	ee17 0a90 	vmov	r0, s15
 8000ea0:	f7ff fb5a 	bl	8000558 <__aeabi_f2d>
 8000ea4:	a30a      	add	r3, pc, #40	; (adr r3, 8000ed0 <_ZN4blib6Analog15calSolarVoltageEm+0x58>)
 8000ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eaa:	f7ff fbad 	bl	8000608 <__aeabi_dmul>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	4610      	mov	r0, r2
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f7ff fe7f 	bl	8000bb8 <__aeabi_d2f>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	ee07 3a90 	vmov	s15, r3
    }
 8000ec0:	eeb0 0a67 	vmov.f32	s0, s15
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	f3af 8000 	nop.w
 8000ed0:	66666666 	.word	0x66666666
 8000ed4:	400a6666 	.word	0x400a6666
 8000ed8:	457ff000 	.word	0x457ff000
 8000edc:	00000000 	.word	0x00000000

08000ee0 <_ZN4blib6Analog15calSolarCurrentEm>:

    float Analog::calSolarCurrent(uint32_t adcValue)    // Convert adcValue -> Iin
    {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
        float voltage = k_current_divider_input * ((float) adcValue / 4095) * 3.3;
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	ee07 3a90 	vmov	s15, r3
 8000ef0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ef4:	eddf 6a20 	vldr	s13, [pc, #128]	; 8000f78 <_ZN4blib6Analog15calSolarCurrentEm+0x98>
 8000ef8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000efc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f00:	ee17 0a90 	vmov	r0, s15
 8000f04:	f7ff fb28 	bl	8000558 <__aeabi_f2d>
 8000f08:	a317      	add	r3, pc, #92	; (adr r3, 8000f68 <_ZN4blib6Analog15calSolarCurrentEm+0x88>)
 8000f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0e:	f7ff fb7b 	bl	8000608 <__aeabi_dmul>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4610      	mov	r0, r2
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f7ff fe4d 	bl	8000bb8 <__aeabi_d2f>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	60fb      	str	r3, [r7, #12]
        float current = (voltage - (5 * 0.5)) / ACS_SENSITIVITY;    // Vic = 5V
 8000f22:	68f8      	ldr	r0, [r7, #12]
 8000f24:	f7ff fb18 	bl	8000558 <__aeabi_f2d>
 8000f28:	f04f 0200 	mov.w	r2, #0
 8000f2c:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <_ZN4blib6Analog15calSolarCurrentEm+0x9c>)
 8000f2e:	f7ff f9b3 	bl	8000298 <__aeabi_dsub>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4610      	mov	r0, r2
 8000f38:	4619      	mov	r1, r3
 8000f3a:	a30d      	add	r3, pc, #52	; (adr r3, 8000f70 <_ZN4blib6Analog15calSolarCurrentEm+0x90>)
 8000f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f40:	f7ff fc8c 	bl	800085c <__aeabi_ddiv>
 8000f44:	4602      	mov	r2, r0
 8000f46:	460b      	mov	r3, r1
 8000f48:	4610      	mov	r0, r2
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f7ff fe34 	bl	8000bb8 <__aeabi_d2f>
 8000f50:	4603      	mov	r3, r0
 8000f52:	60bb      	str	r3, [r7, #8]

        return current;
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	ee07 3a90 	vmov	s15, r3
    }
 8000f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	f3af 8000 	nop.w
 8000f68:	66666666 	.word	0x66666666
 8000f6c:	400a6666 	.word	0x400a6666
 8000f70:	a0000000 	.word	0xa0000000
 8000f74:	3fb99999 	.word	0x3fb99999
 8000f78:	457ff000 	.word	0x457ff000
 8000f7c:	40040000 	.word	0x40040000

08000f80 <_ZN4blib6Analog17calBatteryVoltageEm>:
    float Analog::calBatteryVoltage(uint32_t adcValue)    // Convert adcValue -> Vout
    {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
        return k_voltage_divider_output * ((float) adcValue / 4095) * 3.3;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	ee07 3a90 	vmov	s15, r3
 8000f90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f94:	eddf 6a12 	vldr	s13, [pc, #72]	; 8000fe0 <_ZN4blib6Analog17calBatteryVoltageEm+0x60>
 8000f98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f9c:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8000fa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fa4:	ee17 0a90 	vmov	r0, s15
 8000fa8:	f7ff fad6 	bl	8000558 <__aeabi_f2d>
 8000fac:	a30a      	add	r3, pc, #40	; (adr r3, 8000fd8 <_ZN4blib6Analog17calBatteryVoltageEm+0x58>)
 8000fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb2:	f7ff fb29 	bl	8000608 <__aeabi_dmul>
 8000fb6:	4602      	mov	r2, r0
 8000fb8:	460b      	mov	r3, r1
 8000fba:	4610      	mov	r0, r2
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f7ff fdfb 	bl	8000bb8 <__aeabi_d2f>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	ee07 3a90 	vmov	s15, r3
    }
 8000fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	f3af 8000 	nop.w
 8000fd8:	66666666 	.word	0x66666666
 8000fdc:	400a6666 	.word	0x400a6666
 8000fe0:	457ff000 	.word	0x457ff000
 8000fe4:	00000000 	.word	0x00000000

08000fe8 <_ZN4blib6Analog17calBatteryCurrentEm>:
    float Analog::calBatteryCurrent(uint32_t adcValue)    // Convert adcValue -> Iout
    {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
        float voltage = k_current_divider_output * ((float) adcValue / 4095) * 3.3;
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ffc:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001080 <_ZN4blib6Analog17calBatteryCurrentEm+0x98>
 8001000:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001004:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001008:	ee17 0a90 	vmov	r0, s15
 800100c:	f7ff faa4 	bl	8000558 <__aeabi_f2d>
 8001010:	a317      	add	r3, pc, #92	; (adr r3, 8001070 <_ZN4blib6Analog17calBatteryCurrentEm+0x88>)
 8001012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001016:	f7ff faf7 	bl	8000608 <__aeabi_dmul>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	4610      	mov	r0, r2
 8001020:	4619      	mov	r1, r3
 8001022:	f7ff fdc9 	bl	8000bb8 <__aeabi_d2f>
 8001026:	4603      	mov	r3, r0
 8001028:	60fb      	str	r3, [r7, #12]
        float current = (voltage - (5 * 0.5)) / ACS_SENSITIVITY;    // Vic = 5V
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f7ff fa94 	bl	8000558 <__aeabi_f2d>
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <_ZN4blib6Analog17calBatteryCurrentEm+0x9c>)
 8001036:	f7ff f92f 	bl	8000298 <__aeabi_dsub>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4610      	mov	r0, r2
 8001040:	4619      	mov	r1, r3
 8001042:	a30d      	add	r3, pc, #52	; (adr r3, 8001078 <_ZN4blib6Analog17calBatteryCurrentEm+0x90>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff fc08 	bl	800085c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4610      	mov	r0, r2
 8001052:	4619      	mov	r1, r3
 8001054:	f7ff fdb0 	bl	8000bb8 <__aeabi_d2f>
 8001058:	4603      	mov	r3, r0
 800105a:	60bb      	str	r3, [r7, #8]

        return current;
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	ee07 3a90 	vmov	s15, r3
    }
 8001062:	eeb0 0a67 	vmov.f32	s0, s15
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	f3af 8000 	nop.w
 8001070:	66666666 	.word	0x66666666
 8001074:	400a6666 	.word	0x400a6666
 8001078:	a0000000 	.word	0xa0000000
 800107c:	3fb99999 	.word	0x3fb99999
 8001080:	457ff000 	.word	0x457ff000
 8001084:	40040000 	.word	0x40040000

08001088 <_ZN4blib6Analog14calTemperatureEm>:
    float Analog::calTemperature(uint32_t adcValue)    // Convert adcValue -> Temperature NTC 10k
    {
 8001088:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800108c:	b08e      	sub	sp, #56	; 0x38
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
 8001092:	6039      	str	r1, [r7, #0]
        const double A = 0.003354016f;
 8001094:	a352      	add	r3, pc, #328	; (adr r3, 80011e0 <_ZN4blib6Analog14calTemperatureEm+0x158>)
 8001096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        const double B = 0.0002569850f;
 800109e:	a34e      	add	r3, pc, #312	; (adr r3, 80011d8 <_ZN4blib6Analog14calTemperatureEm+0x150>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        const double C = 0.000002620131f;
 80010a8:	a34f      	add	r3, pc, #316	; (adr r3, 80011e8 <_ZN4blib6Analog14calTemperatureEm+0x160>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	e9c7 2308 	strd	r2, r3, [r7, #32]

        float voltage = ((float) adcValue / 4095) * 3.3;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	ee07 3a90 	vmov	s15, r3
 80010b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010bc:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80011f0 <_ZN4blib6Analog14calTemperatureEm+0x168>
 80010c0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010c4:	ee16 0a90 	vmov	r0, s13
 80010c8:	f7ff fa46 	bl	8000558 <__aeabi_f2d>
 80010cc:	a340      	add	r3, pc, #256	; (adr r3, 80011d0 <_ZN4blib6Analog14calTemperatureEm+0x148>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fa99 	bl	8000608 <__aeabi_dmul>
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fd6b 	bl	8000bb8 <__aeabi_d2f>
 80010e2:	4603      	mov	r3, r0
 80010e4:	61fb      	str	r3, [r7, #28]
        float resistance = (3.3f * 10000.0f / voltage) - 10000.0f;
 80010e6:	eddf 6a43 	vldr	s13, [pc, #268]	; 80011f4 <_ZN4blib6Analog14calTemperatureEm+0x16c>
 80010ea:	ed97 7a07 	vldr	s14, [r7, #28]
 80010ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010f2:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80011f8 <_ZN4blib6Analog14calTemperatureEm+0x170>
 80010f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010fa:	edc7 7a06 	vstr	s15, [r7, #24]

        float logResistance = log(resistance);
 80010fe:	69b8      	ldr	r0, [r7, #24]
 8001100:	f7ff fa2a 	bl	8000558 <__aeabi_f2d>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	ec43 2b10 	vmov	d0, r2, r3
 800110c:	f009 fa18 	bl	800a540 <log>
 8001110:	ec53 2b10 	vmov	r2, r3, d0
 8001114:	4610      	mov	r0, r2
 8001116:	4619      	mov	r1, r3
 8001118:	f7ff fd4e 	bl	8000bb8 <__aeabi_d2f>
 800111c:	4603      	mov	r3, r0
 800111e:	617b      	str	r3, [r7, #20]
        float reciprocalTemperature = A + (B * logResistance)
 8001120:	6978      	ldr	r0, [r7, #20]
 8001122:	f7ff fa19 	bl	8000558 <__aeabi_f2d>
 8001126:	a32c      	add	r3, pc, #176	; (adr r3, 80011d8 <_ZN4blib6Analog14calTemperatureEm+0x150>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	f7ff fa6c 	bl	8000608 <__aeabi_dmul>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	a329      	add	r3, pc, #164	; (adr r3, 80011e0 <_ZN4blib6Analog14calTemperatureEm+0x158>)
 800113a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113e:	f7ff f8ad 	bl	800029c <__adddf3>
 8001142:	4602      	mov	r2, r0
 8001144:	460b      	mov	r3, r1
 8001146:	4614      	mov	r4, r2
 8001148:	461d      	mov	r5, r3
                + (C * logResistance * logResistance * logResistance);
 800114a:	6978      	ldr	r0, [r7, #20]
 800114c:	f7ff fa04 	bl	8000558 <__aeabi_f2d>
 8001150:	a325      	add	r3, pc, #148	; (adr r3, 80011e8 <_ZN4blib6Analog14calTemperatureEm+0x160>)
 8001152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001156:	f7ff fa57 	bl	8000608 <__aeabi_dmul>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4690      	mov	r8, r2
 8001160:	4699      	mov	r9, r3
 8001162:	6978      	ldr	r0, [r7, #20]
 8001164:	f7ff f9f8 	bl	8000558 <__aeabi_f2d>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4640      	mov	r0, r8
 800116e:	4649      	mov	r1, r9
 8001170:	f7ff fa4a 	bl	8000608 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4690      	mov	r8, r2
 800117a:	4699      	mov	r9, r3
 800117c:	6978      	ldr	r0, [r7, #20]
 800117e:	f7ff f9eb 	bl	8000558 <__aeabi_f2d>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	4640      	mov	r0, r8
 8001188:	4649      	mov	r1, r9
 800118a:	f7ff fa3d 	bl	8000608 <__aeabi_dmul>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	4620      	mov	r0, r4
 8001194:	4629      	mov	r1, r5
 8001196:	f7ff f881 	bl	800029c <__adddf3>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
        float reciprocalTemperature = A + (B * logResistance)
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	f7ff fd09 	bl	8000bb8 <__aeabi_d2f>
 80011a6:	4603      	mov	r3, r0
 80011a8:	613b      	str	r3, [r7, #16]

        float temperature = 1.0f / reciprocalTemperature;
 80011aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80011ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80011b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011b6:	edc7 7a03 	vstr	s15, [r7, #12]
        return temperature;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	ee07 3a90 	vmov	s15, r3
    }
 80011c0:	eeb0 0a67 	vmov.f32	s0, s15
 80011c4:	3738      	adds	r7, #56	; 0x38
 80011c6:	46bd      	mov	sp, r7
 80011c8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011cc:	f3af 8000 	nop.w
 80011d0:	66666666 	.word	0x66666666
 80011d4:	400a6666 	.word	0x400a6666
 80011d8:	20000000 	.word	0x20000000
 80011dc:	3f30d77e 	.word	0x3f30d77e
 80011e0:	a0000000 	.word	0xa0000000
 80011e4:	3f6b79e1 	.word	0x3f6b79e1
 80011e8:	40000000 	.word	0x40000000
 80011ec:	3ec5fab0 	.word	0x3ec5fab0
 80011f0:	457ff000 	.word	0x457ff000
 80011f4:	4700e800 	.word	0x4700e800
 80011f8:	461c4000 	.word	0x461c4000

080011fc <_ZN4blib2dp9SingletonINS_6AnalogEEC1Ev>:
                        mInstance = nullptr;
                    }
                }

            protected:
                Singleton()
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
                {
 8001204:	4a04      	ldr	r2, [pc, #16]	; (8001218 <_ZN4blib2dp9SingletonINS_6AnalogEEC1Ev+0x1c>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	601a      	str	r2, [r3, #0]
                }
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4618      	mov	r0, r3
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	0800e14c 	.word	0x0800e14c

0800121c <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev>:
                virtual ~Singleton()
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
                {
                }
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev+0x1c>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4618      	mov	r0, r3
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	0800e14c 	.word	0x0800e14c

0800123c <_ZN4blib2dp9SingletonINS_6AnalogEED0Ev>:
                virtual ~Singleton()
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
                }
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f7ff ffe9 	bl	800121c <_ZN4blib2dp9SingletonINS_6AnalogEED1Ev>
 800124a:	2104      	movs	r1, #4
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f009 f957 	bl	800a500 <_ZdlPvj>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <_ZN4blib6Logger5printEPKc>:
        private:
            static const uint16_t LOG_BUFFER_SIZE = 1024U;
            static UART_HandleTypeDef *mHuart;
            static char mBuffer[LOG_BUFFER_SIZE];

            static void print(const char *msg)
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
            {
                HAL_UART_Transmit(mHuart, (uint8_t*) const_cast<char*>(msg), strlen(msg), 1000);
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <_ZN4blib6Logger5printEPKc+0x2c>)
 8001266:	681c      	ldr	r4, [r3, #0]
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff f809 	bl	8000280 <strlen>
 800126e:	4603      	mov	r3, r0
 8001270:	b29a      	uxth	r2, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001276:	6879      	ldr	r1, [r7, #4]
 8001278:	4620      	mov	r0, r4
 800127a:	f008 f94f 	bl	800951c <HAL_UART_Transmit>
            }
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bd90      	pop	{r4, r7, pc}
 8001286:	bf00      	nop
 8001288:	20000018 	.word	0x20000018

0800128c <_ZN4blib13ChargeControlC1Ev>:
        {
            return value;    // Nu gi tr nm trong khong, tr v gi tr ban u
        }
    }

    ChargeControl::ChargeControl()
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fa44 	bl	8001724 <_ZN4blib2dp9SingletonINS_13ChargeControlEEC1Ev>
 800129c:	4a12      	ldr	r2, [pc, #72]	; (80012e8 <_ZN4blib13ChargeControlC1Ev+0x5c>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	721a      	strb	r2, [r3, #8]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	725a      	strb	r2, [r3, #9]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	741a      	strb	r2, [r3, #16]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	745a      	strb	r2, [r3, #17]
    {
        mHtim = &htim2;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a0a      	ldr	r2, [pc, #40]	; (80012ec <_ZN4blib13ChargeControlC1Ev+0x60>)
 80012c4:	605a      	str	r2, [r3, #4]
        buckDisable();
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f000 f96c 	bl	80015a4 <_ZN4blib13ChargeControl11buckDisableEv>
        mChargeState = false;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	725a      	strb	r2, [r3, #9]
        HAL_TIM_PWM_Start(mHtim, TIM_CHANNEL_1);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f006 ff87 	bl	80081ec <HAL_TIM_PWM_Start>
    }
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4618      	mov	r0, r3
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	0800e15c 	.word	0x0800e15c
 80012ec:	2000030c 	.word	0x2000030c

080012f0 <_ZN4blib13ChargeControlD1Ev>:
    ChargeControl::~ChargeControl()
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	4a05      	ldr	r2, [pc, #20]	; (8001310 <_ZN4blib13ChargeControlD1Ev+0x20>)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fa1f 	bl	8001744 <_ZN4blib2dp9SingletonINS_13ChargeControlEED1Ev>
    {

    }
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	0800e15c 	.word	0x0800e15c

08001314 <_ZN4blib13ChargeControlD0Ev>:
    ChargeControl::~ChargeControl()
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    }
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff ffe7 	bl	80012f0 <_ZN4blib13ChargeControlD1Ev>
 8001322:	2124      	movs	r1, #36	; 0x24
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f009 f8eb 	bl	800a500 <_ZdlPvj>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4618      	mov	r0, r3
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <_ZN4blib13ChargeControl3runEv>:
    void ChargeControl::run()
    {
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
        auto &analog = Analog::getInstance();
 800133c:	f000 fa22 	bl	8001784 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 8001340:	60f8      	str	r0, [r7, #12]
        auto &devProtection = DeviceProtection::getInstance();
 8001342:	f000 fa35 	bl	80017b0 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEE11getInstanceEv>
 8001346:	60b8      	str	r0, [r7, #8]

        if (devProtection.mERR > 0 || mChargePause == true)
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	2b00      	cmp	r3, #0
 800134e:	dc03      	bgt.n	8001358 <_ZN4blib13ChargeControl3runEv+0x24>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	7a1b      	ldrb	r3, [r3, #8]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d103      	bne.n	8001360 <_ZN4blib13ChargeControl3runEv+0x2c>
        {
            buckDisable();
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 f923 	bl	80015a4 <_ZN4blib13ChargeControl11buckDisableEv>

                    pwmWrite();
                }
            }
        }
    }
 800135e:	e0e0      	b.n	8001522 <_ZN4blib13ChargeControl3runEv+0x1ee>
                if (mMpptMode == false)    // CC-CV PSU mode : CC-CV only
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	7c1b      	ldrb	r3, [r3, #16]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d132      	bne.n	80013ce <_ZN4blib13ChargeControl3runEv+0x9a>
                    if (analog.mIout > k_current_charging_max)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800136e:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	dd05      	ble.n	8001388 <_ZN4blib13ChargeControl3runEv+0x54>
                        mPwm--;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	695b      	ldr	r3, [r3, #20]
 8001380:	1e5a      	subs	r2, r3, #1
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	615a      	str	r2, [r3, #20]
 8001386:	e01e      	b.n	80013c6 <_ZN4blib13ChargeControl3runEv+0x92>
                    else if (analog.mVout > k_voltage_battery_max)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800138e:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001392:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139a:	dd05      	ble.n	80013a8 <_ZN4blib13ChargeControl3runEv+0x74>
                        mPwm--;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	695b      	ldr	r3, [r3, #20]
 80013a0:	1e5a      	subs	r2, r3, #1
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	615a      	str	r2, [r3, #20]
 80013a6:	e00e      	b.n	80013c6 <_ZN4blib13ChargeControl3runEv+0x92>
                    else if (analog.mVout < k_voltage_battery_max)
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80013ae:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80013b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ba:	d504      	bpl.n	80013c6 <_ZN4blib13ChargeControl3runEv+0x92>
                        mPwm++;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	615a      	str	r2, [r3, #20]
                    pwmWrite();
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f000 f954 	bl	8001674 <_ZN4blib13ChargeControl8pwmWriteEv>
    }
 80013cc:	e0a9      	b.n	8001522 <_ZN4blib13ChargeControl3runEv+0x1ee>
                    if (analog.mIout > k_current_charging_max)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80013d4:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80013d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e0:	dd05      	ble.n	80013ee <_ZN4blib13ChargeControl3runEv+0xba>
                        mPwm--;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	1e5a      	subs	r2, r3, #1
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	615a      	str	r2, [r3, #20]
 80013ec:	e096      	b.n	800151c <_ZN4blib13ChargeControl3runEv+0x1e8>
                    else if (analog.mVout > k_voltage_battery_max)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80013f4:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80013f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001400:	dd05      	ble.n	800140e <_ZN4blib13ChargeControl3runEv+0xda>
                        mPwm--;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	1e5a      	subs	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	615a      	str	r2, [r3, #20]
 800140c:	e086      	b.n	800151c <_ZN4blib13ChargeControl3runEv+0x1e8>
                        if (analog.mPout > powerInputPrev && analog.mVin > voltageInputPrev)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8001414:	4b45      	ldr	r3, [pc, #276]	; (800152c <_ZN4blib13ChargeControl3runEv+0x1f8>)
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800141e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001422:	dd10      	ble.n	8001446 <_ZN4blib13ChargeControl3runEv+0x112>
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	ed93 7a08 	vldr	s14, [r3, #32]
 800142a:	4b41      	ldr	r3, [pc, #260]	; (8001530 <_ZN4blib13ChargeControl3runEv+0x1fc>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001438:	dd05      	ble.n	8001446 <_ZN4blib13ChargeControl3runEv+0x112>
                            mPwm--;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	695b      	ldr	r3, [r3, #20]
 800143e:	1e5a      	subs	r2, r3, #1
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	615a      	str	r2, [r3, #20]
 8001444:	e062      	b.n	800150c <_ZN4blib13ChargeControl3runEv+0x1d8>
                        else if (analog.mPin > powerInputPrev && analog.mVin < voltageInputPrev)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800144c:	4b37      	ldr	r3, [pc, #220]	; (800152c <_ZN4blib13ChargeControl3runEv+0x1f8>)
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145a:	dd10      	ble.n	800147e <_ZN4blib13ChargeControl3runEv+0x14a>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001462:	4b33      	ldr	r3, [pc, #204]	; (8001530 <_ZN4blib13ChargeControl3runEv+0x1fc>)
 8001464:	edd3 7a00 	vldr	s15, [r3]
 8001468:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800146c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001470:	d505      	bpl.n	800147e <_ZN4blib13ChargeControl3runEv+0x14a>
                            mPwm++;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	615a      	str	r2, [r3, #20]
 800147c:	e046      	b.n	800150c <_ZN4blib13ChargeControl3runEv+0x1d8>
                        else if (analog.mPin < powerInputPrev && analog.mVin > voltageInputPrev)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001484:	4b29      	ldr	r3, [pc, #164]	; (800152c <_ZN4blib13ChargeControl3runEv+0x1f8>)
 8001486:	edd3 7a00 	vldr	s15, [r3]
 800148a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800148e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001492:	d510      	bpl.n	80014b6 <_ZN4blib13ChargeControl3runEv+0x182>
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	ed93 7a08 	vldr	s14, [r3, #32]
 800149a:	4b25      	ldr	r3, [pc, #148]	; (8001530 <_ZN4blib13ChargeControl3runEv+0x1fc>)
 800149c:	edd3 7a00 	vldr	s15, [r3]
 80014a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a8:	dd05      	ble.n	80014b6 <_ZN4blib13ChargeControl3runEv+0x182>
                            mPwm++;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	1c5a      	adds	r2, r3, #1
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	615a      	str	r2, [r3, #20]
 80014b4:	e02a      	b.n	800150c <_ZN4blib13ChargeControl3runEv+0x1d8>
                        else if (analog.mPin < powerInputPrev && analog.mVin < voltageInputPrev)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <_ZN4blib13ChargeControl3runEv+0x1f8>)
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ca:	d510      	bpl.n	80014ee <_ZN4blib13ChargeControl3runEv+0x1ba>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	ed93 7a08 	vldr	s14, [r3, #32]
 80014d2:	4b17      	ldr	r3, [pc, #92]	; (8001530 <_ZN4blib13ChargeControl3runEv+0x1fc>)
 80014d4:	edd3 7a00 	vldr	s15, [r3]
 80014d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e0:	d505      	bpl.n	80014ee <_ZN4blib13ChargeControl3runEv+0x1ba>
                            mPwm--;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	1e5a      	subs	r2, r3, #1
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	e00e      	b.n	800150c <_ZN4blib13ChargeControl3runEv+0x1d8>
                        else if (analog.mVout < k_voltage_battery_max)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80014f4:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80014f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001500:	d504      	bpl.n	800150c <_ZN4blib13ChargeControl3runEv+0x1d8>
                            mPwm++;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	1c5a      	adds	r2, r3, #1
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	615a      	str	r2, [r3, #20]
                        powerInputPrev = analog.mPin;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001510:	4a06      	ldr	r2, [pc, #24]	; (800152c <_ZN4blib13ChargeControl3runEv+0x1f8>)
 8001512:	6013      	str	r3, [r2, #0]
                        voltageInputPrev = analog.mVin;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	4a05      	ldr	r2, [pc, #20]	; (8001530 <_ZN4blib13ChargeControl3runEv+0x1fc>)
 800151a:	6013      	str	r3, [r2, #0]
                    pwmWrite();
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f8a9 	bl	8001674 <_ZN4blib13ChargeControl8pwmWriteEv>
    }
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000200 	.word	0x20000200
 8001530:	20000204 	.word	0x20000204

08001534 <_ZN4blib13ChargeControl13setBuckEnableEb>:

    void ChargeControl::setBuckEnable(const bool val)
    {
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
        mBuckEnable = val;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	78fa      	ldrb	r2, [r7, #3]
 8001544:	745a      	strb	r2, [r3, #17]
    }
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <_ZN4blib13ChargeControl10buckEnableEv>:
        return mBuckEnable;
    }

    // Enable Mppt Buck converter
    void ChargeControl::buckEnable()
    {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
        LOGI();
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <_ZN4blib13ChargeControl10buckEnableEv+0x3c>)
 800155e:	2292      	movs	r2, #146	; 0x92
 8001560:	490c      	ldr	r1, [pc, #48]	; (8001594 <_ZN4blib13ChargeControl10buckEnableEv+0x40>)
 8001562:	480d      	ldr	r0, [pc, #52]	; (8001598 <_ZN4blib13ChargeControl10buckEnableEv+0x44>)
 8001564:	f000 f93a 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        setBuckEnable(true);
 8001568:	2101      	movs	r1, #1
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ffe2 	bl	8001534 <_ZN4blib13ChargeControl13setBuckEnableEb>
        HAL_GPIO_WritePin(BUCK_EN_GPIO_Port, BUCK_EN_Pin, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001576:	4809      	ldr	r0, [pc, #36]	; (800159c <_ZN4blib13ChargeControl10buckEnableEv+0x48>)
 8001578:	f004 fc7c 	bl	8005e74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	2101      	movs	r1, #1
 8001580:	4807      	ldr	r0, [pc, #28]	; (80015a0 <_ZN4blib13ChargeControl10buckEnableEv+0x4c>)
 8001582:	f004 fc77 	bl	8005e74 <HAL_GPIO_WritePin>
    }
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	0800d6a0 	.word	0x0800d6a0
 8001594:	0800d6ac 	.word	0x0800d6ac
 8001598:	0800d6c0 	.word	0x0800d6c0
 800159c:	48000800 	.word	0x48000800
 80015a0:	48000400 	.word	0x48000400

080015a4 <_ZN4blib13ChargeControl11buckDisableEv>:

    // Disable Mppt Buck converter
    void ChargeControl::buckDisable()
    {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
        LOGI();
 80015ac:	4b0d      	ldr	r3, [pc, #52]	; (80015e4 <_ZN4blib13ChargeControl11buckDisableEv+0x40>)
 80015ae:	229b      	movs	r2, #155	; 0x9b
 80015b0:	490d      	ldr	r1, [pc, #52]	; (80015e8 <_ZN4blib13ChargeControl11buckDisableEv+0x44>)
 80015b2:	480e      	ldr	r0, [pc, #56]	; (80015ec <_ZN4blib13ChargeControl11buckDisableEv+0x48>)
 80015b4:	f000 f912 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        setBuckEnable(false);
 80015b8:	2100      	movs	r1, #0
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f7ff ffba 	bl	8001534 <_ZN4blib13ChargeControl13setBuckEnableEb>
        HAL_GPIO_WritePin(BUCK_EN_GPIO_Port, BUCK_EN_Pin, GPIO_PIN_SET);
 80015c0:	2201      	movs	r2, #1
 80015c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c6:	480a      	ldr	r0, [pc, #40]	; (80015f0 <_ZN4blib13ChargeControl11buckDisableEv+0x4c>)
 80015c8:	f004 fc54 	bl	8005e74 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2101      	movs	r1, #1
 80015d0:	4808      	ldr	r0, [pc, #32]	; (80015f4 <_ZN4blib13ChargeControl11buckDisableEv+0x50>)
 80015d2:	f004 fc4f 	bl	8005e74 <HAL_GPIO_WritePin>
        mPwm = 0;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	615a      	str	r2, [r3, #20]
    }
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	0800d6d0 	.word	0x0800d6d0
 80015e8:	0800d6ac 	.word	0x0800d6ac
 80015ec:	0800d6c0 	.word	0x0800d6c0
 80015f0:	48000800 	.word	0x48000800
 80015f4:	48000400 	.word	0x48000400

080015f8 <_ZN4blib13ChargeControl10predictPwmEv>:
    {
        HAL_GPIO_WritePin(INVERTER_CTRL_GPIO_Port, INVERTER_CTRL_Pin, GPIO_PIN_SET);
    }

    uint32_t ChargeControl::predictPwm()
    {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
        auto &analog = Analog::getInstance();
 8001600:	f000 f8c0 	bl	8001784 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 8001604:	60b8      	str	r0, [r7, #8]

        uint32_t predictPwm = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]

        if (analog.mVin <= 0.0001f)
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001610:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001668 <_ZN4blib13ChargeControl10predictPwmEv+0x70>
 8001614:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161c:	d802      	bhi.n	8001624 <_ZN4blib13ChargeControl10predictPwmEv+0x2c>
        {
            predictPwm = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	e014      	b.n	800164e <_ZN4blib13ChargeControl10predictPwmEv+0x56>
        }
        else
        {
            // 99.5% * k_pwm_max * (Vout/Vin)
            predictPwm = (k_predict_pwm_margin * k_pwm_max * analog.mVout) / (100.0f * analog.mVin);
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800162a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800166c <_ZN4blib13ChargeControl10predictPwmEv+0x74>
 800162e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	edd3 7a08 	vldr	s15, [r3, #32]
 8001638:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001670 <_ZN4blib13ChargeControl10predictPwmEv+0x78>
 800163c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001648:	ee17 3a90 	vmov	r3, s15
 800164c:	60fb      	str	r3, [r7, #12]
        }

        predictPwm = constrainValue(predictPwm, (uint32_t) 0, k_pwm_max_limited);
 800164e:	f240 5273 	movw	r2, #1395	; 0x573
 8001652:	2100      	movs	r1, #0
 8001654:	68f8      	ldr	r0, [r7, #12]
 8001656:	f000 f8e7 	bl	8001828 <_ZN4blib14constrainValueImEET_S1_S1_S1_>
 800165a:	60f8      	str	r0, [r7, #12]

        return predictPwm;
 800165c:	68fb      	ldr	r3, [r7, #12]
    }
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	38d1b717 	.word	0x38d1b717
 800166c:	480bba40 	.word	0x480bba40
 8001670:	42c80000 	.word	0x42c80000

08001674 <_ZN4blib13ChargeControl8pwmWriteEv>:

        HAL_TIM_PWM_Start(mHtim, TIM_CHANNEL_1);
    }

    void ChargeControl::pwmWrite()
    {
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
        if (mOutputMode == OutputMode::PSU)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d10b      	bne.n	800169c <_ZN4blib13ChargeControl8pwmWriteEv+0x28>
        {
            mPwm = constrainValue(mPwm, (uint32_t) 0, k_pwm_max_limited);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	f240 5273 	movw	r2, #1395	; 0x573
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f8ca 	bl	8001828 <_ZN4blib14constrainValueImEET_S1_S1_S1_>
 8001694:	4602      	mov	r2, r0
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	615a      	str	r2, [r3, #20]
 800169a:	e012      	b.n	80016c2 <_ZN4blib13ChargeControl8pwmWriteEv+0x4e>
        }
        else if (mOutputMode == OutputMode::CHARGER)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d10e      	bne.n	80016c2 <_ZN4blib13ChargeControl8pwmWriteEv+0x4e>
        {
            // Xung pwm khong duoc nho hon gia tri floor pwm
            uint32_t pPwm = predictPwm();
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ffa7 	bl	80015f8 <_ZN4blib13ChargeControl10predictPwmEv>
 80016aa:	60f8      	str	r0, [r7, #12]
            mPwm = constrainValue(mPwm, pPwm, k_pwm_max_limited);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	695b      	ldr	r3, [r3, #20]
 80016b0:	f240 5273 	movw	r2, #1395	; 0x573
 80016b4:	68f9      	ldr	r1, [r7, #12]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 f8b6 	bl	8001828 <_ZN4blib14constrainValueImEET_S1_S1_S1_>
 80016bc:	4602      	mov	r2, r0
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	615a      	str	r2, [r3, #20]
        else
        {

        }

        buckEnable();
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff ff46 	bl	8001554 <_ZN4blib13ChargeControl10buckEnableEv>

        uint32_t channel = TIM_CHANNEL_1;    // xxx: Set as Default
 80016c8:	2300      	movs	r3, #0
 80016ca:	60bb      	str	r3, [r7, #8]

        if (channel == TIM_CHANNEL_1)
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d106      	bne.n	80016e0 <_ZN4blib13ChargeControl8pwmWriteEv+0x6c>
        {
            mHtim->Instance->CCR1 = mPwm;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	6952      	ldr	r2, [r2, #20]
 80016dc:	635a      	str	r2, [r3, #52]	; 0x34
        }
        else if (channel == TIM_CHANNEL_4)
        {
            mHtim->Instance->CCR4 = mPwm;
        }
    }
 80016de:	e01c      	b.n	800171a <_ZN4blib13ChargeControl8pwmWriteEv+0xa6>
        else if (channel == TIM_CHANNEL_2)
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d106      	bne.n	80016f4 <_ZN4blib13ChargeControl8pwmWriteEv+0x80>
            mHtim->Instance->CCR2 = mPwm;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	6952      	ldr	r2, [r2, #20]
 80016f0:	639a      	str	r2, [r3, #56]	; 0x38
    }
 80016f2:	e012      	b.n	800171a <_ZN4blib13ChargeControl8pwmWriteEv+0xa6>
        else if (channel == TIM_CHANNEL_3)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	d106      	bne.n	8001708 <_ZN4blib13ChargeControl8pwmWriteEv+0x94>
            mHtim->Instance->CCR3 = mPwm;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6952      	ldr	r2, [r2, #20]
 8001704:	63da      	str	r2, [r3, #60]	; 0x3c
    }
 8001706:	e008      	b.n	800171a <_ZN4blib13ChargeControl8pwmWriteEv+0xa6>
        else if (channel == TIM_CHANNEL_4)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b0c      	cmp	r3, #12
 800170c:	d105      	bne.n	800171a <_ZN4blib13ChargeControl8pwmWriteEv+0xa6>
            mHtim->Instance->CCR4 = mPwm;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	6952      	ldr	r2, [r2, #20]
 8001718:	641a      	str	r2, [r3, #64]	; 0x40
    }
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
	...

08001724 <_ZN4blib2dp9SingletonINS_13ChargeControlEEC1Ev>:
                Singleton()
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
                {
 800172c:	4a04      	ldr	r2, [pc, #16]	; (8001740 <_ZN4blib2dp9SingletonINS_13ChargeControlEEC1Ev+0x1c>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	601a      	str	r2, [r3, #0]
                }
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	0800e16c 	.word	0x0800e16c

08001744 <_ZN4blib2dp9SingletonINS_13ChargeControlEED1Ev>:
                virtual ~Singleton()
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
                }
 800174c:	4a04      	ldr	r2, [pc, #16]	; (8001760 <_ZN4blib2dp9SingletonINS_13ChargeControlEED1Ev+0x1c>)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4618      	mov	r0, r3
 8001756:	370c      	adds	r7, #12
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	0800e16c 	.word	0x0800e16c

08001764 <_ZN4blib2dp9SingletonINS_13ChargeControlEED0Ev>:
                virtual ~Singleton()
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
                }
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff ffe9 	bl	8001744 <_ZN4blib2dp9SingletonINS_13ChargeControlEED1Ev>
 8001772:	2104      	movs	r1, #4
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f008 fec3 	bl	800a500 <_ZdlPvj>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>:
                static T& getInstance()
 8001784:	b598      	push	{r3, r4, r7, lr}
 8001786:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x28>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d109      	bne.n	80017a4 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x20>
                        mInstance = new T();
 8001790:	2048      	movs	r0, #72	; 0x48
 8001792:	f008 feb7 	bl	800a504 <_Znwj>
 8001796:	4603      	mov	r3, r0
 8001798:	461c      	mov	r4, r3
 800179a:	4620      	mov	r0, r4
 800179c:	f7ff fa5c 	bl	8000c58 <_ZN4blib6AnalogC1Ev>
 80017a0:	4b02      	ldr	r3, [pc, #8]	; (80017ac <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x28>)
 80017a2:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 80017a4:	4b01      	ldr	r3, [pc, #4]	; (80017ac <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x28>)
 80017a6:	681b      	ldr	r3, [r3, #0]
                }
 80017a8:	4618      	mov	r0, r3
 80017aa:	bd98      	pop	{r3, r4, r7, pc}
 80017ac:	20000208 	.word	0x20000208

080017b0 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEE11getInstanceEv>:
                static T& getInstance()
 80017b0:	b598      	push	{r3, r4, r7, lr}
 80017b2:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEE11getInstanceEv+0x28>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d109      	bne.n	80017d0 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEE11getInstanceEv+0x20>
                        mInstance = new T();
 80017bc:	201c      	movs	r0, #28
 80017be:	f008 fea1 	bl	800a504 <_Znwj>
 80017c2:	4603      	mov	r3, r0
 80017c4:	461c      	mov	r4, r3
 80017c6:	4620      	mov	r0, r4
 80017c8:	f000 f848 	bl	800185c <_ZN4blib16DeviceProtectionC1Ev>
 80017cc:	4b02      	ldr	r3, [pc, #8]	; (80017d8 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEE11getInstanceEv+0x28>)
 80017ce:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 80017d0:	4b01      	ldr	r3, [pc, #4]	; (80017d8 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEE11getInstanceEv+0x28>)
 80017d2:	681b      	ldr	r3, [r3, #0]
                }
 80017d4:	4618      	mov	r0, r3
 80017d6:	bd98      	pop	{r3, r4, r7, pc}
 80017d8:	2000020c 	.word	0x2000020c

080017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>:
            static void Log(const char *message, Args ... args)
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af02      	add	r7, sp, #8
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
 80017e8:	603b      	str	r3, [r7, #0]
                print("[>]  ");
 80017ea:	480c      	ldr	r0, [pc, #48]	; (800181c <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x40>)
 80017ec:	f7ff fd36 	bl	800125c <_ZN4blib6Logger5printEPKc>
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	9301      	str	r3, [sp, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001800:	4807      	ldr	r0, [pc, #28]	; (8001820 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x44>)
 8001802:	f009 fe8b 	bl	800b51c <sniprintf>
                print(mBuffer);
 8001806:	4806      	ldr	r0, [pc, #24]	; (8001820 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x44>)
 8001808:	f7ff fd28 	bl	800125c <_ZN4blib6Logger5printEPKc>
                print("\n");
 800180c:	4805      	ldr	r0, [pc, #20]	; (8001824 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x48>)
 800180e:	f7ff fd25 	bl	800125c <_ZN4blib6Logger5printEPKc>
            }
 8001812:	bf00      	nop
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	0800d6dc 	.word	0x0800d6dc
 8001820:	200003f4 	.word	0x200003f4
 8001824:	0800d6e4 	.word	0x0800d6e4

08001828 <_ZN4blib14constrainValueImEET_S1_S1_S1_>:
    T constrainValue(T value, T minVal, T maxVal)
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
        if (value < minVal)
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	429a      	cmp	r2, r3
 800183a:	d201      	bcs.n	8001840 <_ZN4blib14constrainValueImEET_S1_S1_S1_+0x18>
            return minVal;    // Nu gi tr nh hn minVal, tr v minVal
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	e006      	b.n	800184e <_ZN4blib14constrainValueImEET_S1_S1_S1_+0x26>
        else if (value > maxVal)
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	429a      	cmp	r2, r3
 8001846:	d901      	bls.n	800184c <_ZN4blib14constrainValueImEET_S1_S1_S1_+0x24>
            return maxVal;    // Nu gi tr ln hn maxVal, tr v maxVal
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	e000      	b.n	800184e <_ZN4blib14constrainValueImEET_S1_S1_S1_+0x26>
            return value;    // Nu gi tr nm trong khong, tr v gi tr ban u
 800184c:	68fb      	ldr	r3, [r7, #12]
    }
 800184e:	4618      	mov	r0, r3
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <_ZN4blib16DeviceProtectionC1Ev>:
#include "Analog.h"
#include "ChargeControl.h"

namespace blib
{
    DeviceProtection::DeviceProtection()
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 f84e 	bl	8001908 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEEC1Ev>
 800186c:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <_ZN4blib16DeviceProtectionC1Ev+0x64>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	60da      	str	r2, [r3, #12]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	741a      	strb	r2, [r3, #16]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	745a      	strb	r2, [r3, #17]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	749a      	strb	r2, [r3, #18]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	74da      	strb	r2, [r3, #19]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	751a      	strb	r2, [r3, #20]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	755a      	strb	r2, [r3, #21]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2200      	movs	r2, #0
 80018a0:	759a      	strb	r2, [r3, #22]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	75da      	strb	r2, [r3, #23]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	761a      	strb	r2, [r3, #24]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	765a      	strb	r2, [r3, #25]
    {

    }
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	0800e17c 	.word	0x0800e17c

080018c4 <_ZN4blib16DeviceProtectionD1Ev>:
    DeviceProtection::~DeviceProtection()
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	4a05      	ldr	r2, [pc, #20]	; (80018e4 <_ZN4blib16DeviceProtectionD1Ev+0x20>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 f827 	bl	8001928 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEED1Ev>
    {

    }
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	0800e17c 	.word	0x0800e17c

080018e8 <_ZN4blib16DeviceProtectionD0Ev>:
    DeviceProtection::~DeviceProtection()
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
    }
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ffe7 	bl	80018c4 <_ZN4blib16DeviceProtectionD1Ev>
 80018f6:	211c      	movs	r1, #28
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f008 fe01 	bl	800a500 <_ZdlPvj>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEEC1Ev>:
                Singleton()
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
                {
 8001910:	4a04      	ldr	r2, [pc, #16]	; (8001924 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEEC1Ev+0x1c>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	601a      	str	r2, [r3, #0]
                }
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4618      	mov	r0, r3
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	0800e18c 	.word	0x0800e18c

08001928 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEED1Ev>:
                virtual ~Singleton()
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
                }
 8001930:	4a04      	ldr	r2, [pc, #16]	; (8001944 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEED1Ev+0x1c>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	0800e18c 	.word	0x0800e18c

08001948 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEED0Ev>:
                virtual ~Singleton()
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
                }
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff ffe9 	bl	8001928 <_ZN4blib2dp9SingletonINS_16DeviceProtectionEED1Ev>
 8001956:	2104      	movs	r1, #4
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f008 fdd1 	bl	800a500 <_ZdlPvj>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4618      	mov	r0, r3
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv>:
                static T& getInstance()
 8001968:	b598      	push	{r3, r4, r7, lr}
 800196a:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv+0x28>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d109      	bne.n	8001988 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv+0x20>
                        mInstance = new T();
 8001974:	2024      	movs	r0, #36	; 0x24
 8001976:	f008 fdc5 	bl	800a504 <_Znwj>
 800197a:	4603      	mov	r3, r0
 800197c:	461c      	mov	r4, r3
 800197e:	4620      	mov	r0, r4
 8001980:	f7ff fc84 	bl	800128c <_ZN4blib13ChargeControlC1Ev>
 8001984:	4b02      	ldr	r3, [pc, #8]	; (8001990 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv+0x28>)
 8001986:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 8001988:	4b01      	ldr	r3, [pc, #4]	; (8001990 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv+0x28>)
 800198a:	681b      	ldr	r3, [r3, #0]
                }
 800198c:	4618      	mov	r0, r3
 800198e:	bd98      	pop	{r3, r4, r7, pc}
 8001990:	20000210 	.word	0x20000210

08001994 <_ZN4blib11LcdSimulateC1Ev>:
    using Callback = void (LcdSimulate::*)();

    class LcdSimulate : public dp::Singleton<LcdSimulate>
    {
        public:
            LcdSimulate() : mLcd(Lcd::LcdType::LCD_TYPE_2004, &hi2c1, 0x27 << 1)
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4618      	mov	r0, r3
 80019a0:	f002 f8ce 	bl	8003b40 <_ZN4blib2dp9SingletonINS_11LcdSimulateEEC1Ev>
 80019a4:	4a21      	ldr	r2, [pc, #132]	; (8001a2c <_ZN4blib11LcdSimulateC1Ev+0x98>)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f103 000c 	add.w	r0, r3, #12
 80019b0:	234e      	movs	r3, #78	; 0x4e
 80019b2:	4a1f      	ldr	r2, [pc, #124]	; (8001a30 <_ZN4blib11LcdSimulateC1Ev+0x9c>)
 80019b4:	2101      	movs	r1, #1
 80019b6:	f008 faad 	bl	8009f14 <_ZN4blib3LcdC1ENS0_7LcdTypeEP19__I2C_HandleTypeDefh>
            {
                mLcd.clearDisplay();
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	330c      	adds	r3, #12
 80019be:	4618      	mov	r0, r3
 80019c0:	f008 fc84 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                mLcd.displayLine(0, 1, "DO AN TOT NGHIEP");
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f103 000c 	add.w	r0, r3, #12
 80019ca:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <_ZN4blib11LcdSimulateC1Ev+0xa0>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	2100      	movs	r1, #0
 80019d0:	f008 fb5a 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(1, 1, "NAM HOC: 2023-2024");
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f103 000c 	add.w	r0, r3, #12
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <_ZN4blib11LcdSimulateC1Ev+0xa4>)
 80019dc:	2201      	movs	r2, #1
 80019de:	2101      	movs	r1, #1
 80019e0:	f008 fb52 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(2, 1, "LOP: DTD61DH");
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f103 000c 	add.w	r0, r3, #12
 80019ea:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <_ZN4blib11LcdSimulateC1Ev+0xa8>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	2102      	movs	r1, #2
 80019f0:	f008 fb4a 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(3, 1, "DAI HOC HANG HAI VN");
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f103 000c 	add.w	r0, r3, #12
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <_ZN4blib11LcdSimulateC1Ev+0xac>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	2103      	movs	r1, #3
 8001a00:	f008 fb42 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.clearDisplay();
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	330c      	adds	r3, #12
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f008 fc5f 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                HAL_Delay(2000);
 8001a0e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001a12:	f002 fc1d 	bl	8004250 <HAL_Delay>
                mCallback = &LcdSimulate::impl_1_HomeScreen;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <_ZN4blib11LcdSimulateC1Ev+0xb0>)
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
            }
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	0800e19c 	.word	0x0800e19c
 8001a30:	200002b8 	.word	0x200002b8
 8001a34:	0800d6e8 	.word	0x0800d6e8
 8001a38:	0800d6fc 	.word	0x0800d6fc
 8001a3c:	0800d710 	.word	0x0800d710
 8001a40:	0800d720 	.word	0x0800d720
 8001a44:	08001ae1 	.word	0x08001ae1

08001a48 <_ZN4blib11LcdSimulateD1Ev>:
            virtual ~LcdSimulate()
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
            {
 8001a50:	4a08      	ldr	r2, [pc, #32]	; (8001a74 <_ZN4blib11LcdSimulateD1Ev+0x2c>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	330c      	adds	r3, #12
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f008 fa78 	bl	8009f50 <_ZN4blib3LcdD1Ev>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f002 f87c 	bl	8003b60 <_ZN4blib2dp9SingletonINS_11LcdSimulateEED1Ev>

            }
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	0800e19c 	.word	0x0800e19c

08001a78 <_ZN4blib11LcdSimulateD0Ev>:
            virtual ~LcdSimulate()
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
            }
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ffe1 	bl	8001a48 <_ZN4blib11LcdSimulateD1Ev>
 8001a86:	2120      	movs	r1, #32
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f008 fd39 	bl	800a500 <_ZdlPvj>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_ZN4blib11LcdSimulate3runEv>:
            void run()
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
            {
                (LcdSimulate::getInstance().*mCallback)();
 8001aa0:	f002 f87e 	bl	8003ba0 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	6892      	ldr	r2, [r2, #8]
 8001aaa:	1052      	asrs	r2, r2, #1
 8001aac:	1899      	adds	r1, r3, r2
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	6892      	ldr	r2, [r2, #8]
 8001ab2:	f002 0201 	and.w	r2, r2, #1
 8001ab6:	2a00      	cmp	r2, #0
 8001ab8:	d102      	bne.n	8001ac0 <_ZN4blib11LcdSimulate3runEv+0x28>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	e008      	b.n	8001ad2 <_ZN4blib11LcdSimulate3runEv+0x3a>
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	6892      	ldr	r2, [r2, #8]
 8001ac4:	1052      	asrs	r2, r2, #1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	6852      	ldr	r2, [r2, #4]
 8001ace:	4413      	add	r3, r2
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4608      	mov	r0, r1
 8001ad4:	4798      	blx	r3
            }
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv>:
            void impl_1_HomeScreen()
 8001ae0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ae4:	b0a2      	sub	sp, #136	; 0x88
 8001ae6:	af06      	add	r7, sp, #24
 8001ae8:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8001aea:	f002 f86f 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8001aee:	66f8      	str	r0, [r7, #108]	; 0x6c
                auto &analog = Analog::getInstance();
 8001af0:	f7ff fe48 	bl	8001784 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 8001af4:	66b8      	str	r0, [r7, #104]	; 0x68

                char line0[21] = { 0 }, line1[21] = { 0 }, line2[21] = { 0 }, line3[21] = { 0 };
 8001af6:	2300      	movs	r3, #0
 8001af8:	653b      	str	r3, [r7, #80]	; 0x50
 8001afa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
 8001b08:	741a      	strb	r2, [r3, #16]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b0e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	741a      	strb	r2, [r3, #16]
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
 8001b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	741a      	strb	r2, [r3, #16]
 8001b32:	2300      	movs	r3, #0
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	f107 030c 	add.w	r3, r7, #12
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	60da      	str	r2, [r3, #12]
 8001b44:	741a      	strb	r2, [r3, #16]

                snprintf(line0, 21, "I:%2.1fV %2.1fA %2.1fW", analog.mVin, analog.mIin,
 8001b46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b48:	6a1b      	ldr	r3, [r3, #32]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fd04 	bl	8000558 <__aeabi_f2d>
 8001b50:	4604      	mov	r4, r0
 8001b52:	460d      	mov	r5, r1
 8001b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe fcfd 	bl	8000558 <__aeabi_f2d>
 8001b5e:	4680      	mov	r8, r0
 8001b60:	4689      	mov	r9, r1
                        analog.mPin);
 8001b62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                snprintf(line0, 21, "I:%2.1fV %2.1fA %2.1fW", analog.mVin, analog.mIin,
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fcf6 	bl	8000558 <__aeabi_f2d>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001b74:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b78:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b7c:	e9cd 4500 	strd	r4, r5, [sp]
 8001b80:	4a5a      	ldr	r2, [pc, #360]	; (8001cec <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x20c>)
 8001b82:	2115      	movs	r1, #21
 8001b84:	f009 fcca 	bl	800b51c <sniprintf>
                snprintf(line1, 21, "O:%2.1fV %2.1fA %2.1fW", analog.mVout, analog.mIout,
 8001b88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fce3 	bl	8000558 <__aeabi_f2d>
 8001b92:	4604      	mov	r4, r0
 8001b94:	460d      	mov	r5, r1
 8001b96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fcdc 	bl	8000558 <__aeabi_f2d>
 8001ba0:	4680      	mov	r8, r0
 8001ba2:	4689      	mov	r9, r1
                        analog.mPout);
 8001ba4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                snprintf(line1, 21, "O:%2.1fV %2.1fA %2.1fW", analog.mVout, analog.mIout,
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fcd5 	bl	8000558 <__aeabi_f2d>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8001bb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001bba:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001bbe:	e9cd 4500 	strd	r4, r5, [sp]
 8001bc2:	4a4b      	ldr	r2, [pc, #300]	; (8001cf0 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x210>)
 8001bc4:	2115      	movs	r1, #21
 8001bc6:	f009 fca9 	bl	800b51c <sniprintf>
                if (analog.mInputSource == PowerSrc::USB_PORT)
 8001bca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d107      	bne.n	8001be2 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x102>
                {
                    snprintf(line2, 21, "Src: USB");
 8001bd2:	f107 0320 	add.w	r3, r7, #32
 8001bd6:	4a47      	ldr	r2, [pc, #284]	; (8001cf4 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x214>)
 8001bd8:	2115      	movs	r1, #21
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f009 fc9e 	bl	800b51c <sniprintf>
 8001be0:	e01e      	b.n	8001c20 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x140>
                }
                else if (analog.mInputSource == PowerSrc::SOLAR)
 8001be2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d107      	bne.n	8001bfa <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x11a>
                {
                    snprintf(line2, 21, "Src: SOLAR");
 8001bea:	f107 0320 	add.w	r3, r7, #32
 8001bee:	4a42      	ldr	r2, [pc, #264]	; (8001cf8 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x218>)
 8001bf0:	2115      	movs	r1, #21
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f009 fc92 	bl	800b51c <sniprintf>
 8001bf8:	e012      	b.n	8001c20 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x140>
                }
                else if (analog.mInputSource == PowerSrc::BATTERY)
 8001bfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d10e      	bne.n	8001c20 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x140>
                {
                    snprintf(line2, 21, "Src: BAT [%.1f%%]", analog.mBatteryPercent);
 8001c02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7fe fca6 	bl	8000558 <__aeabi_f2d>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	f107 0020 	add.w	r0, r7, #32
 8001c14:	e9cd 2300 	strd	r2, r3, [sp]
 8001c18:	4a38      	ldr	r2, [pc, #224]	; (8001cfc <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x21c>)
 8001c1a:	2115      	movs	r1, #21
 8001c1c:	f009 fc7e 	bl	800b51c <sniprintf>
                }

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 8001c20:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001c22:	f008 f931 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	bf14      	ite	ne
 8001c2c:	2301      	movne	r3, #1
 8001c2e:	2300      	moveq	r3, #0
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d004      	beq.n	8001c40 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x160>
                {
                    mLcd.clearDisplay();
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	330c      	adds	r3, #12
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f008 fb46 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }
                mLcd.displayLine(0, 0, line0);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f103 000c 	add.w	r0, r3, #12
 8001c46:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	f008 fa1b 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(1, 0, line1);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f103 000c 	add.w	r0, r3, #12
 8001c58:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2101      	movs	r1, #1
 8001c60:	f008 fa12 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(2, 0, line2);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f103 000c 	add.w	r0, r3, #12
 8001c6a:	f107 0320 	add.w	r3, r7, #32
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2102      	movs	r1, #2
 8001c72:	f008 fa09 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(3, 2, "Press any button");
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f103 000c 	add.w	r0, r3, #12
 8001c7c:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x220>)
 8001c7e:	2202      	movs	r2, #2
 8001c80:	2103      	movs	r1, #3
 8001c82:	f008 fa01 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                // Nhan nut bat ky thi se chuyen sang man hinh menu
                if (button.getLatestPressedButton() == Button::ButtonName::UP
 8001c86:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001c88:	f008 f8fe 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001c8c:	4603      	mov	r3, r0
                        || button.getLatestPressedButton() == Button::ButtonName::DOWN
                        || button.getLatestPressedButton() == Button::ButtonName::SEL
                        || button.getLatestPressedButton() == Button::ButtonName::BACK)
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d011      	beq.n	8001cb6 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x1d6>
                        || button.getLatestPressedButton() == Button::ButtonName::DOWN
 8001c92:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001c94:	f008 f8f8 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d00b      	beq.n	8001cb6 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x1d6>
                        || button.getLatestPressedButton() == Button::ButtonName::SEL
 8001c9e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001ca0:	f008 f8f2 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d005      	beq.n	8001cb6 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x1d6>
                        || button.getLatestPressedButton() == Button::ButtonName::BACK)
 8001caa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001cac:	f008 f8ec 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d101      	bne.n	8001cba <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x1da>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x1dc>
 8001cba:	2300      	movs	r3, #0
                if (button.getLatestPressedButton() == Button::ButtonName::UP
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00f      	beq.n	8001ce0 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x200>
                {
                    LOGI("Go to menu screen");
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x224>)
 8001cc2:	225c      	movs	r2, #92	; 0x5c
 8001cc4:	4910      	ldr	r1, [pc, #64]	; (8001d08 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x228>)
 8001cc6:	4811      	ldr	r0, [pc, #68]	; (8001d0c <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x22c>)
 8001cc8:	f7ff fd88 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_2_MenuScreen;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a10      	ldr	r2, [pc, #64]	; (8001d10 <_ZN4blib11LcdSimulate17impl_1_HomeScreenEv+0x230>)
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	609a      	str	r2, [r3, #8]
                    button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8001cd8:	2100      	movs	r1, #0
 8001cda:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001cdc:	f008 f8c6 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
                }
            }
 8001ce0:	bf00      	nop
 8001ce2:	3770      	adds	r7, #112	; 0x70
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cea:	bf00      	nop
 8001cec:	0800d734 	.word	0x0800d734
 8001cf0:	0800d74c 	.word	0x0800d74c
 8001cf4:	0800d764 	.word	0x0800d764
 8001cf8:	0800d770 	.word	0x0800d770
 8001cfc:	0800d77c 	.word	0x0800d77c
 8001d00:	0800d790 	.word	0x0800d790
 8001d04:	0800d7a4 	.word	0x0800d7a4
 8001d08:	0800d7b8 	.word	0x0800d7b8
 8001d0c:	0800d7c4 	.word	0x0800d7c4
 8001d10:	08001d15 	.word	0x08001d15

08001d14 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv>:

            void impl_2_MenuScreen()
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8001d1c:	f001 ff56 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8001d20:	60f8      	str	r0, [r7, #12]

                static int arrowLine = 0;

                // Nhan nut UP -> mui ten di len
                if (button.getLatestPressedButton() == Button::ButtonName::UP)
 8001d22:	68f8      	ldr	r0, [r7, #12]
 8001d24:	f008 f8b0 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	bf0c      	ite	eq
 8001d2e:	2301      	moveq	r3, #1
 8001d30:	2300      	movne	r3, #0
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00d      	beq.n	8001d54 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x40>
                {
                    if (arrowLine == 0)
 8001d38:	4b60      	ldr	r3, [pc, #384]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d103      	bne.n	8001d48 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x34>
                    {
                        arrowLine = 2;
 8001d40:	4b5e      	ldr	r3, [pc, #376]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d42:	2202      	movs	r2, #2
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	e076      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    }
                    else
                    {
                        arrowLine--;
 8001d48:	4b5c      	ldr	r3, [pc, #368]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3b01      	subs	r3, #1
 8001d4e:	4a5b      	ldr	r2, [pc, #364]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	e070      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    }
                }
                // Nhan nut DOWN ->  mui ten di xuong
                else if (button.getLatestPressedButton() == Button::ButtonName::DOWN)
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f008 f897 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	bf0c      	ite	eq
 8001d60:	2301      	moveq	r3, #1
 8001d62:	2300      	movne	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00d      	beq.n	8001d86 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x72>
                {
                    if (arrowLine == 2)
 8001d6a:	4b54      	ldr	r3, [pc, #336]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d103      	bne.n	8001d7a <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x66>
                    {
                        arrowLine = 0;
 8001d72:	4b52      	ldr	r3, [pc, #328]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	e05d      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    }
                    else
                    {
                        arrowLine++;
 8001d7a:	4b50      	ldr	r3, [pc, #320]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	4a4e      	ldr	r2, [pc, #312]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001d82:	6013      	str	r3, [r2, #0]
 8001d84:	e057      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    }
                }
                // Nhan nut BACK ->  ve trang truoc (homescreen)
                else if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f008 f87e 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	bf0c      	ite	eq
 8001d92:	2301      	moveq	r3, #1
 8001d94:	2300      	movne	r3, #0
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d00f      	beq.n	8001dbc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0xa8>
                {
                    LOGI("Go back to homescreen");
 8001d9c:	4b48      	ldr	r3, [pc, #288]	; (8001ec0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1ac>)
 8001d9e:	2283      	movs	r2, #131	; 0x83
 8001da0:	4948      	ldr	r1, [pc, #288]	; (8001ec4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1b0>)
 8001da2:	4849      	ldr	r0, [pc, #292]	; (8001ec8 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1b4>)
 8001da4:	f7ff fd1a 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_1_HomeScreen;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a48      	ldr	r2, [pc, #288]	; (8001ecc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1b8>)
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
                    arrowLine = 0;
 8001db4:	4b41      	ldr	r3, [pc, #260]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	e03c      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                }
                // Nhan nut SEL ->  ve trang truoc (homescreen)
                else if (button.getLatestPressedButton() == Button::ButtonName::SEL)
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f008 f863 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	bf0c      	ite	eq
 8001dc8:	2301      	moveq	r3, #1
 8001dca:	2300      	movne	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d031      	beq.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                {
                    // Chon DISPLAY MODE
                    if (arrowLine == 0)
 8001dd2:	4b3a      	ldr	r3, [pc, #232]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10c      	bne.n	8001df4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0xe0>
                    {
                        LOGI("Go to Display Menu");
 8001dda:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1ac>)
 8001ddc:	228d      	movs	r2, #141	; 0x8d
 8001dde:	4939      	ldr	r1, [pc, #228]	; (8001ec4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1b0>)
 8001de0:	483b      	ldr	r0, [pc, #236]	; (8001ed0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1bc>)
 8001de2:	f7ff fcfb 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_DisplayScroll;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a3a      	ldr	r2, [pc, #232]	; (8001ed4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1c0>)
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	e020      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    }
                    // Chon SETTING MODE
                    else if (arrowLine == 1)
 8001df4:	4b31      	ldr	r3, [pc, #196]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d10c      	bne.n	8001e16 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x102>
                    {
                        LOGI("Go to Setting Menu");
 8001dfc:	4b30      	ldr	r3, [pc, #192]	; (8001ec0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1ac>)
 8001dfe:	2293      	movs	r2, #147	; 0x93
 8001e00:	4930      	ldr	r1, [pc, #192]	; (8001ec4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1b0>)
 8001e02:	4835      	ldr	r0, [pc, #212]	; (8001ed8 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1c4>)
 8001e04:	f7ff fcea 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_SettingScroll;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a34      	ldr	r2, [pc, #208]	; (8001edc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1c8>)
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	e00f      	b.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    }
                    // Chon ABOUT
                    else if (arrowLine == 2)
 8001e16:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d10b      	bne.n	8001e36 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x122>
                    {
                        LOGI("Go to About");
 8001e1e:	4b28      	ldr	r3, [pc, #160]	; (8001ec0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1ac>)
 8001e20:	2299      	movs	r2, #153	; 0x99
 8001e22:	4928      	ldr	r1, [pc, #160]	; (8001ec4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1b0>)
 8001e24:	482e      	ldr	r0, [pc, #184]	; (8001ee0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1cc>)
 8001e26:	f7ff fcd9 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_AboutScreen;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a2d      	ldr	r2, [pc, #180]	; (8001ee4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1d0>)
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]
                else
                {

                }

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f008 f826 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	bf14      	ite	ne
 8001e42:	2301      	movne	r3, #1
 8001e44:	2300      	moveq	r3, #0
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d004      	beq.n	8001e56 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x142>
                {
                    mLcd.clearDisplay();
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	330c      	adds	r3, #12
 8001e50:	4618      	mov	r0, r3
 8001e52:	f008 fa3b 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }
                mLcd.displayLine(0, 1, "1 DISPLAY MODE");
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f103 000c 	add.w	r0, r3, #12
 8001e5c:	4b22      	ldr	r3, [pc, #136]	; (8001ee8 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1d4>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	2100      	movs	r1, #0
 8001e62:	f008 f911 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(1, 1, "2 SETTING MODE");
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f103 000c 	add.w	r0, r3, #12
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	; (8001eec <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1d8>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	2101      	movs	r1, #1
 8001e72:	f008 f909 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(2, 1, "3 ABOUT");
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f103 000c 	add.w	r0, r3, #12
 8001e7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ef0 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1dc>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	2102      	movs	r1, #2
 8001e82:	f008 f901 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(3, 0, "1UP 2DOWN 3SEL 4BACK");
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	f103 000c 	add.w	r0, r3, #12
 8001e8c:	4b19      	ldr	r3, [pc, #100]	; (8001ef4 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1e0>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2103      	movs	r1, #3
 8001e92:	f008 f8f9 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(arrowLine, 0, ">");
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f103 000c 	add.w	r0, r3, #12
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1a8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	b2d9      	uxtb	r1, r3
 8001ea2:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <_ZN4blib11LcdSimulate17impl_2_MenuScreenEv+0x1e4>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f008 f8ef 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8001eaa:	2100      	movs	r1, #0
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f007 ffdd 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000214 	.word	0x20000214
 8001ec0:	0800d7e4 	.word	0x0800d7e4
 8001ec4:	0800d7b8 	.word	0x0800d7b8
 8001ec8:	0800d7f8 	.word	0x0800d7f8
 8001ecc:	08001ae1 	.word	0x08001ae1
 8001ed0:	0800d81c 	.word	0x0800d81c
 8001ed4:	08001fb1 	.word	0x08001fb1
 8001ed8:	0800d83c 	.word	0x0800d83c
 8001edc:	08002375 	.word	0x08002375
 8001ee0:	0800d85c 	.word	0x0800d85c
 8001ee4:	08001efd 	.word	0x08001efd
 8001ee8:	0800d878 	.word	0x0800d878
 8001eec:	0800d888 	.word	0x0800d888
 8001ef0:	0800d898 	.word	0x0800d898
 8001ef4:	0800d8a0 	.word	0x0800d8a0
 8001ef8:	0800d8b8 	.word	0x0800d8b8

08001efc <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv>:

            void impl_3_AboutScreen()
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8001f04:	f001 fe62 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8001f08:	60f8      	str	r0, [r7, #12]

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 8001f0a:	68f8      	ldr	r0, [r7, #12]
 8001f0c:	f007 ffbc 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	bf14      	ite	ne
 8001f16:	2301      	movne	r3, #1
 8001f18:	2300      	moveq	r3, #0
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d004      	beq.n	8001f2a <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0x2e>
                {
                    mLcd.clearDisplay();
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	330c      	adds	r3, #12
 8001f24:	4618      	mov	r0, r3
 8001f26:	f008 f9d1 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }
                mLcd.displayLine(0, 0, "MPPT SOLAR CHARGER");
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	f103 000c 	add.w	r0, r3, #12
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0xa0>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	2100      	movs	r1, #0
 8001f36:	f008 f8a7 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(1, 0, "FIRMWARE VER: 1.0.0");
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f103 000c 	add.w	r0, r3, #12
 8001f40:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0xa4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	2101      	movs	r1, #1
 8001f46:	f008 f89f 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(2, 0, "CONTACT:09123123123");
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f103 000c 	add.w	r0, r3, #12
 8001f50:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0xa8>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	2102      	movs	r1, #2
 8001f56:	f008 f897 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(3, 15, "4BACK");
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f103 000c 	add.w	r0, r3, #12
 8001f60:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0xac>)
 8001f62:	220f      	movs	r2, #15
 8001f64:	2103      	movs	r1, #3
 8001f66:	f008 f88f 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f007 ff8c 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	bf0c      	ite	eq
 8001f76:	2301      	moveq	r3, #1
 8001f78:	2300      	movne	r3, #0
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d005      	beq.n	8001f8c <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0x90>
                {
                    mCallback = &LcdSimulate::impl_2_MenuScreen;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <_ZN4blib11LcdSimulate18impl_3_AboutScreenEv+0xb0>)
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f007 ff6c 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	0800d8bc 	.word	0x0800d8bc
 8001fa0:	0800d8d0 	.word	0x0800d8d0
 8001fa4:	0800d8e4 	.word	0x0800d8e4
 8001fa8:	0800d8f8 	.word	0x0800d8f8
 8001fac:	08001d15 	.word	0x08001d15

08001fb0 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv>:

            void impl_3_DisplayScroll()
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b0a0      	sub	sp, #128	; 0x80
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
            {
                const int COL = 21;
 8001fb8:	2315      	movs	r3, #21
 8001fba:	67fb      	str	r3, [r7, #124]	; 0x7c
                const int ROW = 5;
 8001fbc:	2305      	movs	r3, #5
 8001fbe:	67bb      	str	r3, [r7, #120]	; 0x78

                char list[ROW][COL] = { "", "1 DISPLAY VIEW 1", "2 DISPLAY VIEW 2",
 8001fc0:	4a94      	ldr	r2, [pc, #592]	; (8002214 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x264>)
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	2269      	movs	r2, #105	; 0x69
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f009 fbf1 	bl	800b7b2 <memcpy>
                        "3 DISPLAY VIEW 3", "4 DISPLAY VIEW 4" };

                static int arrowLine = 0;
                static int mIndexLine = 1;

                auto &button = Button::getInstance();
 8001fd0:	f001 fdfc 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8001fd4:	6778      	str	r0, [r7, #116]	; 0x74
                // Nhan nut UP -> mui ten di len
                if (button.getLatestPressedButton() == Button::ButtonName::UP)
 8001fd6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001fd8:	f007 ff56 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	bf0c      	ite	eq
 8001fe2:	2301      	moveq	r3, #1
 8001fe4:	2300      	movne	r3, #0
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d026      	beq.n	800203a <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x8a>
                {
                    if (mIndexLine == 1)
 8001fec:	4b8a      	ldr	r3, [pc, #552]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d106      	bne.n	8002002 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x52>
                    {
                        mIndexLine = ROW - 1;
 8001ff4:	4b88      	ldr	r3, [pc, #544]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	601a      	str	r2, [r3, #0]
                        arrowLine = 2;
 8001ffa:	4b88      	ldr	r3, [pc, #544]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8001ffc:	2202      	movs	r2, #2
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	e004      	b.n	800200c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x5c>
                    }
                    else
                    {
                        mIndexLine--;
 8002002:	4b85      	ldr	r3, [pc, #532]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	3b01      	subs	r3, #1
 8002008:	4a83      	ldr	r2, [pc, #524]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 800200a:	6013      	str	r3, [r2, #0]
                    }

                    if (mIndexLine == 1 || mIndexLine == ROW - 2)
 800200c:	4b82      	ldr	r3, [pc, #520]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d004      	beq.n	800201e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x6e>
 8002014:	4b80      	ldr	r3, [pc, #512]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2b03      	cmp	r3, #3
 800201a:	f040 80b0 	bne.w	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    {
                        if (arrowLine == 0)
 800201e:	4b7f      	ldr	r3, [pc, #508]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d103      	bne.n	800202e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x7e>
                        {
                            arrowLine = 2;
 8002026:	4b7d      	ldr	r3, [pc, #500]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002028:	2202      	movs	r2, #2
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	e0a7      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                        }
                        else
                        {
                            arrowLine--;
 800202e:	4b7b      	ldr	r3, [pc, #492]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	3b01      	subs	r3, #1
 8002034:	4a79      	ldr	r2, [pc, #484]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	e0a1      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                        }
                    }
                }
                // Nhan nut DOWN ->  mui ten di xuong
                else if (button.getLatestPressedButton() == Button::ButtonName::DOWN)
 800203a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800203c:	f007 ff24 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002040:	4603      	mov	r3, r0
 8002042:	2b02      	cmp	r3, #2
 8002044:	bf0c      	ite	eq
 8002046:	2301      	moveq	r3, #1
 8002048:	2300      	movne	r3, #0
 800204a:	b2db      	uxtb	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d025      	beq.n	800209c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0xec>
                {
                    // Dong bo > voi index
                    if (mIndexLine == 1 || mIndexLine == ROW - 2)
 8002050:	4b71      	ldr	r3, [pc, #452]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d003      	beq.n	8002060 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0xb0>
 8002058:	4b6f      	ldr	r3, [pc, #444]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b03      	cmp	r3, #3
 800205e:	d10c      	bne.n	800207a <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0xca>
                    {
                        if (arrowLine == 2)
 8002060:	4b6e      	ldr	r3, [pc, #440]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b02      	cmp	r3, #2
 8002066:	d103      	bne.n	8002070 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0xc0>
                        {
                            arrowLine = 0;
 8002068:	4b6c      	ldr	r3, [pc, #432]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	e004      	b.n	800207a <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0xca>
                        }
                        else
                        {
                            arrowLine++;
 8002070:	4b6a      	ldr	r3, [pc, #424]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	3301      	adds	r3, #1
 8002076:	4a69      	ldr	r2, [pc, #420]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 8002078:	6013      	str	r3, [r2, #0]
                        }
                    }

                    if (mIndexLine == ROW - 1)
 800207a:	4b67      	ldr	r3, [pc, #412]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b04      	cmp	r3, #4
 8002080:	d106      	bne.n	8002090 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0xe0>
                    {
                        mIndexLine = 1;
 8002082:	4b65      	ldr	r3, [pc, #404]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002084:	2201      	movs	r2, #1
 8002086:	601a      	str	r2, [r3, #0]
                        arrowLine = 0;
 8002088:	4b64      	ldr	r3, [pc, #400]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e076      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    }
                    else
                    {
                        mIndexLine++;
 8002090:	4b61      	ldr	r3, [pc, #388]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	3301      	adds	r3, #1
 8002096:	4a60      	ldr	r2, [pc, #384]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	e070      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    }
                }
                // Nhan nut BACK ->  ve trang truoc (menuscreen)
                else if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 800209c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800209e:	f007 fef3 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b04      	cmp	r3, #4
 80020a6:	bf0c      	ite	eq
 80020a8:	2301      	moveq	r3, #1
 80020aa:	2300      	movne	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d013      	beq.n	80020da <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x12a>
                {
                    LOGI("Go back to Menu screen");
 80020b2:	4b5b      	ldr	r3, [pc, #364]	; (8002220 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x270>)
 80020b4:	f44f 7285 	mov.w	r2, #266	; 0x10a
 80020b8:	495a      	ldr	r1, [pc, #360]	; (8002224 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x274>)
 80020ba:	485b      	ldr	r0, [pc, #364]	; (8002228 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x278>)
 80020bc:	f7ff fb8e 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_2_MenuScreen;    //
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a5a      	ldr	r2, [pc, #360]	; (800222c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x27c>)
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
                    arrowLine = 0;
 80020cc:	4b53      	ldr	r3, [pc, #332]	; (800221c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x26c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
                    mIndexLine = 1;
 80020d2:	4b51      	ldr	r3, [pc, #324]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	e051      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                }
                // Nhan nut SEL
                else if (button.getLatestPressedButton() == Button::ButtonName::SEL)
 80020da:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80020dc:	f007 fed4 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	bf0c      	ite	eq
 80020e6:	2301      	moveq	r3, #1
 80020e8:	2300      	movne	r3, #0
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d046      	beq.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                {
                    // Chon DISPLAY MODE
                    if (mIndexLine == 1)
 80020f0:	4b49      	ldr	r3, [pc, #292]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d10d      	bne.n	8002114 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x164>
                    {
                        LOGI("Go to Display Config 1");
 80020f8:	4b49      	ldr	r3, [pc, #292]	; (8002220 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x270>)
 80020fa:	f240 1215 	movw	r2, #277	; 0x115
 80020fe:	4949      	ldr	r1, [pc, #292]	; (8002224 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x274>)
 8002100:	484b      	ldr	r0, [pc, #300]	; (8002230 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x280>)
 8002102:	f7ff fb6b 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_1_DisplayConfig1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a4a      	ldr	r2, [pc, #296]	; (8002234 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x284>)
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	e034      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    }
                    // Chon SETTING MODE
                    else if (mIndexLine == 2)
 8002114:	4b40      	ldr	r3, [pc, #256]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2b02      	cmp	r3, #2
 800211a:	d10d      	bne.n	8002138 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x188>
                    {
                        LOGI("Go to Display Config 2");
 800211c:	4b40      	ldr	r3, [pc, #256]	; (8002220 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x270>)
 800211e:	f240 121b 	movw	r2, #283	; 0x11b
 8002122:	4940      	ldr	r1, [pc, #256]	; (8002224 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x274>)
 8002124:	4844      	ldr	r0, [pc, #272]	; (8002238 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x288>)
 8002126:	f7ff fb59 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_1_DisplayConfig2;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a43      	ldr	r2, [pc, #268]	; (800223c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x28c>)
 800212e:	605a      	str	r2, [r3, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	609a      	str	r2, [r3, #8]
 8002136:	e022      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    }
                    // Chon ABOUT
                    else if (mIndexLine == 3)
 8002138:	4b37      	ldr	r3, [pc, #220]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b03      	cmp	r3, #3
 800213e:	d10d      	bne.n	800215c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ac>
                    {
                        LOGI("Go to Display Config 3");
 8002140:	4b37      	ldr	r3, [pc, #220]	; (8002220 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x270>)
 8002142:	f240 1221 	movw	r2, #289	; 0x121
 8002146:	4937      	ldr	r1, [pc, #220]	; (8002224 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x274>)
 8002148:	483d      	ldr	r0, [pc, #244]	; (8002240 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x290>)
 800214a:	f7ff fb47 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_1_DisplayConfig3;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a3c      	ldr	r2, [pc, #240]	; (8002244 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x294>)
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
 800215a:	e010      	b.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    }
                    else if (mIndexLine == 4)
 800215c:	4b2e      	ldr	r3, [pc, #184]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b04      	cmp	r3, #4
 8002162:	d10c      	bne.n	800217e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ce>
                    {
                        LOGI("Go to Display Config 4");
 8002164:	4b2e      	ldr	r3, [pc, #184]	; (8002220 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x270>)
 8002166:	f44f 7293 	mov.w	r2, #294	; 0x126
 800216a:	492e      	ldr	r1, [pc, #184]	; (8002224 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x274>)
 800216c:	4836      	ldr	r0, [pc, #216]	; (8002248 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x298>)
 800216e:	f7ff fb35 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_1_DisplayConfig4;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a35      	ldr	r2, [pc, #212]	; (800224c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x29c>)
 8002176:	605a      	str	r2, [r3, #4]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
                else
                {

                }

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 800217e:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002180:	f007 fe82 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	bf14      	ite	ne
 800218a:	2301      	movne	r3, #1
 800218c:	2300      	moveq	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d004      	beq.n	800219e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x1ee>
                {
                    mLcd.clearDisplay();
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	330c      	adds	r3, #12
 8002198:	4618      	mov	r0, r3
 800219a:	f008 f897 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }

                if (mIndexLine == 1)
 800219e:	4b1e      	ldr	r3, [pc, #120]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d154      	bne.n	8002250 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x2a0>
                {
                    mLcd.displayLine(0, 1, list[mIndexLine]);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f103 000c 	add.w	r0, r3, #12
 80021ac:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	f107 0108 	add.w	r1, r7, #8
 80021b4:	4613      	mov	r3, r2
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	4413      	add	r3, r2
 80021ba:	00da      	lsls	r2, r3, #3
 80021bc:	1ad2      	subs	r2, r2, r3
 80021be:	188b      	adds	r3, r1, r2
 80021c0:	2201      	movs	r2, #1
 80021c2:	2100      	movs	r1, #0
 80021c4:	f007 ff60 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(1, 1, list[mIndexLine + 1]);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f103 000c 	add.w	r0, r3, #12
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	f107 0108 	add.w	r1, r7, #8
 80021d8:	4613      	mov	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4413      	add	r3, r2
 80021de:	00da      	lsls	r2, r3, #3
 80021e0:	1ad2      	subs	r2, r2, r3
 80021e2:	188b      	adds	r3, r1, r2
 80021e4:	2201      	movs	r2, #1
 80021e6:	2101      	movs	r1, #1
 80021e8:	f007 ff4e 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(2, 1, list[mIndexLine + 2]);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f103 000c 	add.w	r0, r3, #12
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x268>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	1c9a      	adds	r2, r3, #2
 80021f8:	f107 0108 	add.w	r1, r7, #8
 80021fc:	4613      	mov	r3, r2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	4413      	add	r3, r2
 8002202:	00da      	lsls	r2, r3, #3
 8002204:	1ad2      	subs	r2, r2, r3
 8002206:	188b      	adds	r3, r1, r2
 8002208:	2201      	movs	r2, #1
 800220a:	2102      	movs	r1, #2
 800220c:	f007 ff3c 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002210:	e08d      	b.n	800232e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x37e>
 8002212:	bf00      	nop
 8002214:	0800d9cc 	.word	0x0800d9cc
 8002218:	20000000 	.word	0x20000000
 800221c:	20000218 	.word	0x20000218
 8002220:	0800d900 	.word	0x0800d900
 8002224:	0800d7b8 	.word	0x0800d7b8
 8002228:	0800d918 	.word	0x0800d918
 800222c:	08001d15 	.word	0x08001d15
 8002230:	0800d93c 	.word	0x0800d93c
 8002234:	080029cd 	.word	0x080029cd
 8002238:	0800d960 	.word	0x0800d960
 800223c:	08002a2d 	.word	0x08002a2d
 8002240:	0800d984 	.word	0x0800d984
 8002244:	08002a8d 	.word	0x08002a8d
 8002248:	0800d9a8 	.word	0x0800d9a8
 800224c:	08002aed 	.word	0x08002aed
                }
                else if (mIndexLine == ROW - 1)
 8002250:	4b44      	ldr	r3, [pc, #272]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b04      	cmp	r3, #4
 8002256:	d135      	bne.n	80022c4 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x314>
                {
                    mLcd.displayLine(0, 1, list[mIndexLine - 2]);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f103 000c 	add.w	r0, r3, #12
 800225e:	4b41      	ldr	r3, [pc, #260]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	1e9a      	subs	r2, r3, #2
 8002264:	f107 0108 	add.w	r1, r7, #8
 8002268:	4613      	mov	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4413      	add	r3, r2
 800226e:	00da      	lsls	r2, r3, #3
 8002270:	1ad2      	subs	r2, r2, r3
 8002272:	188b      	adds	r3, r1, r2
 8002274:	2201      	movs	r2, #1
 8002276:	2100      	movs	r1, #0
 8002278:	f007 ff06 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(1, 1, list[mIndexLine - 1]);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f103 000c 	add.w	r0, r3, #12
 8002282:	4b38      	ldr	r3, [pc, #224]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	1e5a      	subs	r2, r3, #1
 8002288:	f107 0108 	add.w	r1, r7, #8
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	00da      	lsls	r2, r3, #3
 8002294:	1ad2      	subs	r2, r2, r3
 8002296:	188b      	adds	r3, r1, r2
 8002298:	2201      	movs	r2, #1
 800229a:	2101      	movs	r1, #1
 800229c:	f007 fef4 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(2, 1, list[mIndexLine]);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f103 000c 	add.w	r0, r3, #12
 80022a6:	4b2f      	ldr	r3, [pc, #188]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	f107 0108 	add.w	r1, r7, #8
 80022ae:	4613      	mov	r3, r2
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	4413      	add	r3, r2
 80022b4:	00da      	lsls	r2, r3, #3
 80022b6:	1ad2      	subs	r2, r2, r3
 80022b8:	188b      	adds	r3, r1, r2
 80022ba:	2201      	movs	r2, #1
 80022bc:	2102      	movs	r1, #2
 80022be:	f007 fee3 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 80022c2:	e034      	b.n	800232e <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x37e>
                }
                else
                {
                    mLcd.displayLine(0, 1, list[mIndexLine - 1]);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f103 000c 	add.w	r0, r3, #12
 80022ca:	4b26      	ldr	r3, [pc, #152]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	1e5a      	subs	r2, r3, #1
 80022d0:	f107 0108 	add.w	r1, r7, #8
 80022d4:	4613      	mov	r3, r2
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	4413      	add	r3, r2
 80022da:	00da      	lsls	r2, r3, #3
 80022dc:	1ad2      	subs	r2, r2, r3
 80022de:	188b      	adds	r3, r1, r2
 80022e0:	2201      	movs	r2, #1
 80022e2:	2100      	movs	r1, #0
 80022e4:	f007 fed0 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(1, 1, list[mIndexLine]);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f103 000c 	add.w	r0, r3, #12
 80022ee:	4b1d      	ldr	r3, [pc, #116]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	f107 0108 	add.w	r1, r7, #8
 80022f6:	4613      	mov	r3, r2
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4413      	add	r3, r2
 80022fc:	00da      	lsls	r2, r3, #3
 80022fe:	1ad2      	subs	r2, r2, r3
 8002300:	188b      	adds	r3, r1, r2
 8002302:	2201      	movs	r2, #1
 8002304:	2101      	movs	r1, #1
 8002306:	f007 febf 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(2, 1, list[mIndexLine + 1]);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f103 000c 	add.w	r0, r3, #12
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b4>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	1c5a      	adds	r2, r3, #1
 8002316:	f107 0108 	add.w	r1, r7, #8
 800231a:	4613      	mov	r3, r2
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	4413      	add	r3, r2
 8002320:	00da      	lsls	r2, r3, #3
 8002322:	1ad2      	subs	r2, r2, r3
 8002324:	188b      	adds	r3, r1, r2
 8002326:	2201      	movs	r2, #1
 8002328:	2102      	movs	r1, #2
 800232a:	f007 fead 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                }

                mLcd.displayLine(3, 0, "1UP 2DOWN 3SEL 4BACK");
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f103 000c 	add.w	r0, r3, #12
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3b8>)
 8002336:	2200      	movs	r2, #0
 8002338:	2103      	movs	r1, #3
 800233a:	f007 fea5 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(arrowLine, 0, ">");
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f103 000c 	add.w	r0, r3, #12
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3bc>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	b2d9      	uxtb	r1, r3
 800234a:	4b09      	ldr	r3, [pc, #36]	; (8002370 <_ZN4blib11LcdSimulate20impl_3_DisplayScrollEv+0x3c0>)
 800234c:	2200      	movs	r2, #0
 800234e:	f007 fe9b 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002352:	2100      	movs	r1, #0
 8002354:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8002356:	f007 fd89 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 800235a:	bf00      	nop
 800235c:	3780      	adds	r7, #128	; 0x80
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20000000 	.word	0x20000000
 8002368:	0800d8a0 	.word	0x0800d8a0
 800236c:	20000218 	.word	0x20000218
 8002370:	0800d8b8 	.word	0x0800d8b8

08002374 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv>:

            void impl_3_SettingScroll()
 8002374:	b580      	push	{r7, lr}
 8002376:	b0c4      	sub	sp, #272	; 0x110
 8002378:	af00      	add	r7, sp, #0
 800237a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800237e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002382:	6018      	str	r0, [r3, #0]
            {
                // Trong che do setting thi dung sac
                ChargeControl::getInstance().mChargePause = true;
 8002384:	f7ff faf0 	bl	8001968 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv>
 8002388:	4603      	mov	r3, r0
 800238a:	2201      	movs	r2, #1
 800238c:	721a      	strb	r2, [r3, #8]

                const int COL = 21;
 800238e:	2315      	movs	r3, #21
 8002390:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
                const int ROW = 12;
 8002394:	230c      	movs	r3, #12
 8002396:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108

                char list[ROW][COL] = { "", "1 SUPPLY ALGORITHM", "2 MODE", "3 MAX BATTERY VOLT",
 800239a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800239e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80023a2:	4aa3      	ldr	r2, [pc, #652]	; (8002630 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2bc>)
 80023a4:	4618      	mov	r0, r3
 80023a6:	4611      	mov	r1, r2
 80023a8:	23fc      	movs	r3, #252	; 0xfc
 80023aa:	461a      	mov	r2, r3
 80023ac:	f009 fa01 	bl	800b7b2 <memcpy>
                        "7 FAN TRIGGER TEMP", "8 SHUTDOWN TEMP", "9 AUTOLOAD", "10BACKLIGHT SLEEP",
                        "11FACTORY RESET" };
                static int arrowLine = 0;
                static int mIndexLine = 1;

                auto &button = Button::getInstance();
 80023b0:	f001 fc0c 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 80023b4:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
                // Nhan nut UP -> mui ten di len
                if (button.getLatestPressedButton() == Button::ButtonName::UP)
 80023b8:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 80023bc:	f007 fd64 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	bf0c      	ite	eq
 80023c6:	2301      	moveq	r3, #1
 80023c8:	2300      	movne	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d026      	beq.n	800241e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0xaa>
                    /*
                     Feature: Dong bo giua index va mui ten '>'
                     - Mui ten phu thuoc vao index.
                     - Moi lan, chi hien thi 3 tuy chon, nen index va mui ten phai dong bo voi nhau
                     */
                    if (mIndexLine == 1)
 80023d0:	4b98      	ldr	r3, [pc, #608]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d106      	bne.n	80023e6 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x72>
                    {
                        mIndexLine = ROW - 1;
 80023d8:	4b96      	ldr	r3, [pc, #600]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80023da:	220b      	movs	r2, #11
 80023dc:	601a      	str	r2, [r3, #0]
                        arrowLine = 2;
 80023de:	4b96      	ldr	r3, [pc, #600]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 80023e0:	2202      	movs	r2, #2
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	e004      	b.n	80023f0 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x7c>
                    }
                    else
                    {
                        mIndexLine--;
 80023e6:	4b93      	ldr	r3, [pc, #588]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	4a91      	ldr	r2, [pc, #580]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80023ee:	6013      	str	r3, [r2, #0]
                    }

                    if (mIndexLine == 1 || mIndexLine == ROW - 2)
 80023f0:	4b90      	ldr	r3, [pc, #576]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d004      	beq.n	8002402 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x8e>
 80023f8:	4b8e      	ldr	r3, [pc, #568]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b0a      	cmp	r3, #10
 80023fe:	f040 81be 	bne.w	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    {
                        if (arrowLine == 0)
 8002402:	4b8d      	ldr	r3, [pc, #564]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d103      	bne.n	8002412 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x9e>
                        {
                            arrowLine = 2;
 800240a:	4b8b      	ldr	r3, [pc, #556]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 800240c:	2202      	movs	r2, #2
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	e1b5      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                        }
                        else
                        {
                            arrowLine--;
 8002412:	4b89      	ldr	r3, [pc, #548]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	3b01      	subs	r3, #1
 8002418:	4a87      	ldr	r2, [pc, #540]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 800241a:	6013      	str	r3, [r2, #0]
 800241c:	e1af      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                        }
                    }
                }
                // Nhan nut DOWN ->  mui ten di xuong
                else if (button.getLatestPressedButton() == Button::ButtonName::DOWN)
 800241e:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 8002422:	f007 fd31 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002426:	4603      	mov	r3, r0
 8002428:	2b02      	cmp	r3, #2
 800242a:	bf0c      	ite	eq
 800242c:	2301      	moveq	r3, #1
 800242e:	2300      	movne	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d025      	beq.n	8002482 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x10e>
                {
                    if (mIndexLine == 1 || mIndexLine == ROW - 2)
 8002436:	4b7f      	ldr	r3, [pc, #508]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d003      	beq.n	8002446 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0xd2>
 800243e:	4b7d      	ldr	r3, [pc, #500]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b0a      	cmp	r3, #10
 8002444:	d10c      	bne.n	8002460 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0xec>
                    {
                        if (arrowLine == 2)
 8002446:	4b7c      	ldr	r3, [pc, #496]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2b02      	cmp	r3, #2
 800244c:	d103      	bne.n	8002456 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0xe2>
                        {
                            arrowLine = 0;
 800244e:	4b7a      	ldr	r3, [pc, #488]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	e004      	b.n	8002460 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0xec>
                        }
                        else
                        {
                            arrowLine++;
 8002456:	4b78      	ldr	r3, [pc, #480]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	3301      	adds	r3, #1
 800245c:	4a76      	ldr	r2, [pc, #472]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 800245e:	6013      	str	r3, [r2, #0]
                        }
                    }

                    if (mIndexLine == ROW - 1)
 8002460:	4b74      	ldr	r3, [pc, #464]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b0b      	cmp	r3, #11
 8002466:	d106      	bne.n	8002476 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x102>
                    {
                        mIndexLine = 1;
 8002468:	4b72      	ldr	r3, [pc, #456]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 800246a:	2201      	movs	r2, #1
 800246c:	601a      	str	r2, [r3, #0]
                        arrowLine = 0;
 800246e:	4b72      	ldr	r3, [pc, #456]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	e183      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else
                    {
                        mIndexLine++;
 8002476:	4b6f      	ldr	r3, [pc, #444]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	3301      	adds	r3, #1
 800247c:	4a6d      	ldr	r2, [pc, #436]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	e17d      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                }
                // Nhan nut BACK ->  ve trang truoc (menuscreen)
                else if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002482:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 8002486:	f007 fcff 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 800248a:	4603      	mov	r3, r0
 800248c:	2b04      	cmp	r3, #4
 800248e:	bf0c      	ite	eq
 8002490:	2301      	moveq	r3, #1
 8002492:	2300      	movne	r3, #0
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d020      	beq.n	80024dc <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x168>
                {
                    LOGI("Go back to Menu screen");
 800249a:	4b68      	ldr	r3, [pc, #416]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 800249c:	f240 129b 	movw	r2, #411	; 0x19b
 80024a0:	4967      	ldr	r1, [pc, #412]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 80024a2:	4868      	ldr	r0, [pc, #416]	; (8002644 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2d0>)
 80024a4:	f7ff f99a 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_2_MenuScreen;    //
 80024a8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80024ac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a65      	ldr	r2, [pc, #404]	; (8002648 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2d4>)
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80024ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2200      	movs	r2, #0
 80024c2:	609a      	str	r2, [r3, #8]
                    arrowLine = 0;
 80024c4:	4b5c      	ldr	r3, [pc, #368]	; (8002638 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c4>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]
                    mIndexLine = 1;
 80024ca:	4b5a      	ldr	r3, [pc, #360]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80024cc:	2201      	movs	r2, #1
 80024ce:	601a      	str	r2, [r3, #0]

                    // Thoat che do setting thi tiep tuc sac
                    ChargeControl::getInstance().mChargePause = false;
 80024d0:	f7ff fa4a 	bl	8001968 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2200      	movs	r2, #0
 80024d8:	721a      	strb	r2, [r3, #8]
 80024da:	e150      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                }
                // Nhan nut SEL
                else if (button.getLatestPressedButton() == Button::ButtonName::SEL)
 80024dc:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 80024e0:	f007 fcd2 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b03      	cmp	r3, #3
 80024e8:	bf0c      	ite	eq
 80024ea:	2301      	moveq	r3, #1
 80024ec:	2300      	movne	r3, #0
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 8144 	beq.w	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                {
                    // Chon DISPLAY MODE
                    if (mIndexLine == 1)
 80024f6:	4b4f      	ldr	r3, [pc, #316]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d115      	bne.n	800252a <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x1b6>
                    {
                        LOGI("Go to Supply Algorithm");
 80024fe:	4b4f      	ldr	r3, [pc, #316]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 8002500:	f240 12a9 	movw	r2, #425	; 0x1a9
 8002504:	494e      	ldr	r1, [pc, #312]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 8002506:	4851      	ldr	r0, [pc, #324]	; (800264c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2d8>)
 8002508:	f7ff f968 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_SupplyAlgorithm;
 800250c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002510:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a4e      	ldr	r2, [pc, #312]	; (8002650 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2dc>)
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800251e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2200      	movs	r2, #0
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	e129      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    // Chon SETTING MODE
                    else if (mIndexLine == 2)
 800252a:	4b42      	ldr	r3, [pc, #264]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2b02      	cmp	r3, #2
 8002530:	d115      	bne.n	800255e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x1ea>
                    {
                        LOGI("Go to Charge mode");
 8002532:	4b42      	ldr	r3, [pc, #264]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 8002534:	f240 12af 	movw	r2, #431	; 0x1af
 8002538:	4941      	ldr	r1, [pc, #260]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 800253a:	4846      	ldr	r0, [pc, #280]	; (8002654 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2e0>)
 800253c:	f7ff f94e 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_ChargeMode;
 8002540:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002544:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a43      	ldr	r2, [pc, #268]	; (8002658 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2e4>)
 800254c:	605a      	str	r2, [r3, #4]
 800254e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002552:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e10f      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    // Chon ABOUT
                    else if (mIndexLine == 3)
 800255e:	4b35      	ldr	r3, [pc, #212]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b03      	cmp	r3, #3
 8002564:	d115      	bne.n	8002592 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x21e>
                    {
                        LOGI("Go to Max battery voltage");
 8002566:	4b35      	ldr	r3, [pc, #212]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 8002568:	f240 12b5 	movw	r2, #437	; 0x1b5
 800256c:	4934      	ldr	r1, [pc, #208]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 800256e:	483b      	ldr	r0, [pc, #236]	; (800265c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2e8>)
 8002570:	f7ff f934 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_MaxBatteryVolt;
 8002574:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002578:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a38      	ldr	r2, [pc, #224]	; (8002660 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2ec>)
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002586:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2200      	movs	r2, #0
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	e0f5      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 4)
 8002592:	4b28      	ldr	r3, [pc, #160]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2b04      	cmp	r3, #4
 8002598:	d115      	bne.n	80025c6 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x252>
                    {
                        LOGI("Go to Min battery voltage");
 800259a:	4b28      	ldr	r3, [pc, #160]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 800259c:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
 80025a0:	4927      	ldr	r1, [pc, #156]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 80025a2:	4830      	ldr	r0, [pc, #192]	; (8002664 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2f0>)
 80025a4:	f7ff f91a 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_MinBatteryVolt;
 80025a8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025ac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a2d      	ldr	r2, [pc, #180]	; (8002668 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2f4>)
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	e0db      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 5)
 80025c6:	4b1b      	ldr	r3, [pc, #108]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b05      	cmp	r3, #5
 80025cc:	d115      	bne.n	80025fa <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x286>
                    {
                        LOGI("Go to Charging current");
 80025ce:	4b1b      	ldr	r3, [pc, #108]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 80025d0:	f240 12bf 	movw	r2, #447	; 0x1bf
 80025d4:	491a      	ldr	r1, [pc, #104]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 80025d6:	4825      	ldr	r0, [pc, #148]	; (800266c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2f8>)
 80025d8:	f7ff f900 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_ChargingCurrent;
 80025dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025e0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a22      	ldr	r2, [pc, #136]	; (8002670 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2fc>)
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025ee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	e0c1      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 6)
 80025fa:	4b0e      	ldr	r3, [pc, #56]	; (8002634 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d13c      	bne.n	800267c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x308>
                    {
                        LOGI("Go to Cooling fan");
 8002602:	4b0e      	ldr	r3, [pc, #56]	; (800263c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2c8>)
 8002604:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 8002608:	490d      	ldr	r1, [pc, #52]	; (8002640 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x2cc>)
 800260a:	481a      	ldr	r0, [pc, #104]	; (8002674 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x300>)
 800260c:	f7ff f8e6 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_CoolingFan;
 8002610:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002614:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a17      	ldr	r2, [pc, #92]	; (8002678 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x304>)
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002622:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	e0a7      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
 800262e:	bf00      	nop
 8002630:	0800dbd8 	.word	0x0800dbd8
 8002634:	20000004 	.word	0x20000004
 8002638:	2000021c 	.word	0x2000021c
 800263c:	0800da38 	.word	0x0800da38
 8002640:	0800d7b8 	.word	0x0800d7b8
 8002644:	0800d918 	.word	0x0800d918
 8002648:	08001d15 	.word	0x08001d15
 800264c:	0800da50 	.word	0x0800da50
 8002650:	08002b4d 	.word	0x08002b4d
 8002654:	0800da74 	.word	0x0800da74
 8002658:	08002ce5 	.word	0x08002ce5
 800265c:	0800da94 	.word	0x0800da94
 8002660:	08002ee1 	.word	0x08002ee1
 8002664:	0800dabc 	.word	0x0800dabc
 8002668:	08002f41 	.word	0x08002f41
 800266c:	0800dae4 	.word	0x0800dae4
 8002670:	08002fa1 	.word	0x08002fa1
 8002674:	0800db08 	.word	0x0800db08
 8002678:	08003001 	.word	0x08003001
                    }
                    else if (mIndexLine == 7)
 800267c:	4bc3      	ldr	r3, [pc, #780]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2b07      	cmp	r3, #7
 8002682:	d115      	bne.n	80026b0 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x33c>
                    {
                        LOGI("Go to Fan trigger temp");
 8002684:	4bc2      	ldr	r3, [pc, #776]	; (8002990 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x61c>)
 8002686:	f240 12c9 	movw	r2, #457	; 0x1c9
 800268a:	49c2      	ldr	r1, [pc, #776]	; (8002994 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x620>)
 800268c:	48c2      	ldr	r0, [pc, #776]	; (8002998 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x624>)
 800268e:	f7ff f8a5 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_FanTriggerTemp;
 8002692:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002696:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4abf      	ldr	r2, [pc, #764]	; (800299c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x628>)
 800269e:	605a      	str	r2, [r3, #4]
 80026a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026a4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
 80026ae:	e066      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 8)
 80026b0:	4bb6      	ldr	r3, [pc, #728]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b08      	cmp	r3, #8
 80026b6:	d115      	bne.n	80026e4 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x370>
                    {
                        LOGI("Go to Shutdown temp");
 80026b8:	4bb5      	ldr	r3, [pc, #724]	; (8002990 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x61c>)
 80026ba:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
 80026be:	49b5      	ldr	r1, [pc, #724]	; (8002994 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x620>)
 80026c0:	48b7      	ldr	r0, [pc, #732]	; (80029a0 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x62c>)
 80026c2:	f7ff f88b 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_ShutdownTemp;
 80026c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4ab4      	ldr	r2, [pc, #720]	; (80029a4 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x630>)
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026d8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	e04c      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 9)
 80026e4:	4ba9      	ldr	r3, [pc, #676]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b09      	cmp	r3, #9
 80026ea:	d115      	bne.n	8002718 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x3a4>
                    {
                        LOGI("Go to Autoload config");
 80026ec:	4ba8      	ldr	r3, [pc, #672]	; (8002990 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x61c>)
 80026ee:	f240 12d3 	movw	r2, #467	; 0x1d3
 80026f2:	49a8      	ldr	r1, [pc, #672]	; (8002994 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x620>)
 80026f4:	48ac      	ldr	r0, [pc, #688]	; (80029a8 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x634>)
 80026f6:	f7ff f871 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_AutoloadCfg;
 80026fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4aa9      	ldr	r2, [pc, #676]	; (80029ac <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x638>)
 8002706:	605a      	str	r2, [r3, #4]
 8002708:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800270c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2200      	movs	r2, #0
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	e032      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 10)
 8002718:	4b9c      	ldr	r3, [pc, #624]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b0a      	cmp	r3, #10
 800271e:	d115      	bne.n	800274c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x3d8>
                    {
                        LOGI("Go to Backlight");
 8002720:	4b9b      	ldr	r3, [pc, #620]	; (8002990 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x61c>)
 8002722:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8002726:	499b      	ldr	r1, [pc, #620]	; (8002994 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x620>)
 8002728:	48a1      	ldr	r0, [pc, #644]	; (80029b0 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x63c>)
 800272a:	f7ff f857 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_Backlight;
 800272e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002732:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a9e      	ldr	r2, [pc, #632]	; (80029b4 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x640>)
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002740:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2200      	movs	r2, #0
 8002748:	609a      	str	r2, [r3, #8]
 800274a:	e018      	b.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    }
                    else if (mIndexLine == 11)
 800274c:	4b8f      	ldr	r3, [pc, #572]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b0b      	cmp	r3, #11
 8002752:	d114      	bne.n	800277e <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x40a>
                    {
                        LOGI("Go to Factory reset");
 8002754:	4b8e      	ldr	r3, [pc, #568]	; (8002990 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x61c>)
 8002756:	f240 12dd 	movw	r2, #477	; 0x1dd
 800275a:	498e      	ldr	r1, [pc, #568]	; (8002994 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x620>)
 800275c:	4896      	ldr	r0, [pc, #600]	; (80029b8 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x644>)
 800275e:	f7ff f83d 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                        mCallback = &LcdSimulate::impl_3_2_FactoryReset;
 8002762:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002766:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a93      	ldr	r2, [pc, #588]	; (80029bc <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x648>)
 800276e:	605a      	str	r2, [r3, #4]
 8002770:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002774:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2200      	movs	r2, #0
 800277c:	609a      	str	r2, [r3, #8]
                else
                {

                }

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 800277e:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 8002782:	f007 fb81 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	bf14      	ite	ne
 800278c:	2301      	movne	r3, #1
 800278e:	2300      	moveq	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d008      	beq.n	80027a8 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x434>
                {
                    mLcd.clearDisplay();
 8002796:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800279a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	330c      	adds	r3, #12
 80027a2:	4618      	mov	r0, r3
 80027a4:	f007 fd92 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }
                if (mIndexLine == 1)
 80027a8:	4b78      	ldr	r3, [pc, #480]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d141      	bne.n	8002834 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x4c0>
                {
                    mLcd.displayLine(0, 1, list[mIndexLine]);
 80027b0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f103 000c 	add.w	r0, r3, #12
 80027be:	4b73      	ldr	r3, [pc, #460]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	f107 0108 	add.w	r1, r7, #8
 80027c6:	4613      	mov	r3, r2
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	4413      	add	r3, r2
 80027cc:	00da      	lsls	r2, r3, #3
 80027ce:	1ad2      	subs	r2, r2, r3
 80027d0:	188b      	adds	r3, r1, r2
 80027d2:	2201      	movs	r2, #1
 80027d4:	2100      	movs	r1, #0
 80027d6:	f007 fc57 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(1, 1, list[mIndexLine + 1]);
 80027da:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027de:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f103 000c 	add.w	r0, r3, #12
 80027e8:	4b68      	ldr	r3, [pc, #416]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	f107 0108 	add.w	r1, r7, #8
 80027f2:	4613      	mov	r3, r2
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	4413      	add	r3, r2
 80027f8:	00da      	lsls	r2, r3, #3
 80027fa:	1ad2      	subs	r2, r2, r3
 80027fc:	188b      	adds	r3, r1, r2
 80027fe:	2201      	movs	r2, #1
 8002800:	2101      	movs	r1, #1
 8002802:	f007 fc41 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(2, 1, list[mIndexLine + 2]);
 8002806:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800280a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f103 000c 	add.w	r0, r3, #12
 8002814:	4b5d      	ldr	r3, [pc, #372]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	1c9a      	adds	r2, r3, #2
 800281a:	f107 0108 	add.w	r1, r7, #8
 800281e:	4613      	mov	r3, r2
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	4413      	add	r3, r2
 8002824:	00da      	lsls	r2, r3, #3
 8002826:	1ad2      	subs	r2, r2, r3
 8002828:	188b      	adds	r3, r1, r2
 800282a:	2201      	movs	r2, #1
 800282c:	2102      	movs	r1, #2
 800282e:	f007 fc2b 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002832:	e086      	b.n	8002942 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x5ce>
                }
                else if (mIndexLine == ROW - 1)
 8002834:	4b55      	ldr	r3, [pc, #340]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b0b      	cmp	r3, #11
 800283a:	d141      	bne.n	80028c0 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x54c>
                {
                    mLcd.displayLine(0, 1, list[mIndexLine - 2]);
 800283c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002840:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f103 000c 	add.w	r0, r3, #12
 800284a:	4b50      	ldr	r3, [pc, #320]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	1e9a      	subs	r2, r3, #2
 8002850:	f107 0108 	add.w	r1, r7, #8
 8002854:	4613      	mov	r3, r2
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	4413      	add	r3, r2
 800285a:	00da      	lsls	r2, r3, #3
 800285c:	1ad2      	subs	r2, r2, r3
 800285e:	188b      	adds	r3, r1, r2
 8002860:	2201      	movs	r2, #1
 8002862:	2100      	movs	r1, #0
 8002864:	f007 fc10 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(1, 1, list[mIndexLine - 1]);
 8002868:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800286c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f103 000c 	add.w	r0, r3, #12
 8002876:	4b45      	ldr	r3, [pc, #276]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	1e5a      	subs	r2, r3, #1
 800287c:	f107 0108 	add.w	r1, r7, #8
 8002880:	4613      	mov	r3, r2
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	4413      	add	r3, r2
 8002886:	00da      	lsls	r2, r3, #3
 8002888:	1ad2      	subs	r2, r2, r3
 800288a:	188b      	adds	r3, r1, r2
 800288c:	2201      	movs	r2, #1
 800288e:	2101      	movs	r1, #1
 8002890:	f007 fbfa 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(2, 1, list[mIndexLine]);
 8002894:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002898:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f103 000c 	add.w	r0, r3, #12
 80028a2:	4b3a      	ldr	r3, [pc, #232]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	f107 0108 	add.w	r1, r7, #8
 80028aa:	4613      	mov	r3, r2
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	4413      	add	r3, r2
 80028b0:	00da      	lsls	r2, r3, #3
 80028b2:	1ad2      	subs	r2, r2, r3
 80028b4:	188b      	adds	r3, r1, r2
 80028b6:	2201      	movs	r2, #1
 80028b8:	2102      	movs	r1, #2
 80028ba:	f007 fbe5 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 80028be:	e040      	b.n	8002942 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x5ce>
                }
                else
                {
                    mLcd.displayLine(0, 1, list[mIndexLine - 1]);
 80028c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80028c4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f103 000c 	add.w	r0, r3, #12
 80028ce:	4b2f      	ldr	r3, [pc, #188]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	1e5a      	subs	r2, r3, #1
 80028d4:	f107 0108 	add.w	r1, r7, #8
 80028d8:	4613      	mov	r3, r2
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	4413      	add	r3, r2
 80028de:	00da      	lsls	r2, r3, #3
 80028e0:	1ad2      	subs	r2, r2, r3
 80028e2:	188b      	adds	r3, r1, r2
 80028e4:	2201      	movs	r2, #1
 80028e6:	2100      	movs	r1, #0
 80028e8:	f007 fbce 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(1, 1, list[mIndexLine]);
 80028ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80028f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f103 000c 	add.w	r0, r3, #12
 80028fa:	4b24      	ldr	r3, [pc, #144]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	f107 0108 	add.w	r1, r7, #8
 8002902:	4613      	mov	r3, r2
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	4413      	add	r3, r2
 8002908:	00da      	lsls	r2, r3, #3
 800290a:	1ad2      	subs	r2, r2, r3
 800290c:	188b      	adds	r3, r1, r2
 800290e:	2201      	movs	r2, #1
 8002910:	2101      	movs	r1, #1
 8002912:	f007 fbb9 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    mLcd.displayLine(2, 1, list[mIndexLine + 1]);
 8002916:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800291a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f103 000c 	add.w	r0, r3, #12
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x618>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	1c5a      	adds	r2, r3, #1
 800292a:	f107 0108 	add.w	r1, r7, #8
 800292e:	4613      	mov	r3, r2
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	4413      	add	r3, r2
 8002934:	00da      	lsls	r2, r3, #3
 8002936:	1ad2      	subs	r2, r2, r3
 8002938:	188b      	adds	r3, r1, r2
 800293a:	2201      	movs	r2, #1
 800293c:	2102      	movs	r1, #2
 800293e:	f007 fba3 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                }

                mLcd.displayLine(3, 0, "1UP 2DOWN 3SEL 4BACK");
 8002942:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002946:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f103 000c 	add.w	r0, r3, #12
 8002950:	4b1b      	ldr	r3, [pc, #108]	; (80029c0 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x64c>)
 8002952:	2200      	movs	r2, #0
 8002954:	2103      	movs	r1, #3
 8002956:	f007 fb97 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                mLcd.displayLine(arrowLine, 0, ">");
 800295a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800295e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f103 000c 	add.w	r0, r3, #12
 8002968:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x650>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	b2d9      	uxtb	r1, r3
 800296e:	4b16      	ldr	r3, [pc, #88]	; (80029c8 <_ZN4blib11LcdSimulate20impl_3_SettingScrollEv+0x654>)
 8002970:	2200      	movs	r2, #0
 8002972:	f007 fb89 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002976:	2100      	movs	r1, #0
 8002978:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 800297c:	f007 fa76 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002980:	bf00      	nop
 8002982:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000004 	.word	0x20000004
 8002990:	0800da38 	.word	0x0800da38
 8002994:	0800d7b8 	.word	0x0800d7b8
 8002998:	0800db28 	.word	0x0800db28
 800299c:	08003061 	.word	0x08003061
 80029a0:	0800db4c 	.word	0x0800db4c
 80029a4:	080030c1 	.word	0x080030c1
 80029a8:	0800db70 	.word	0x0800db70
 80029ac:	08003121 	.word	0x08003121
 80029b0:	0800db94 	.word	0x0800db94
 80029b4:	08003181 	.word	0x08003181
 80029b8:	0800dbb4 	.word	0x0800dbb4
 80029bc:	080032e5 	.word	0x080032e5
 80029c0:	0800d8a0 	.word	0x0800d8a0
 80029c4:	2000021c 	.word	0x2000021c
 80029c8:	0800d8b8 	.word	0x0800d8b8

080029cc <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig1Ev>:

            void impl_3_1_DisplayConfig1()
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
//                //mLcd.clearDisplay();
//                mLcd.displayLine(0, 0, line0);
//                mLcd.displayLine(1, 0, line1);
//                mLcd.displayLine(2, 0, line2);
//                mLcd.displayLine(3, 0, "1UP 2DOWN 3SEL 4BACK");
                auto &button = Button::getInstance();
 80029d4:	f001 f8fa 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 80029d8:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f007 fa54 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	bf0c      	ite	eq
 80029e6:	2301      	moveq	r3, #1
 80029e8:	2300      	movne	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00c      	beq.n	8002a0a <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig1Ev+0x3e>
                {
                    LOGI("Go back to Display screen");
 80029f0:	4b0a      	ldr	r3, [pc, #40]	; (8002a1c <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig1Ev+0x50>)
 80029f2:	f240 2221 	movw	r2, #545	; 0x221
 80029f6:	490a      	ldr	r1, [pc, #40]	; (8002a20 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig1Ev+0x54>)
 80029f8:	480a      	ldr	r0, [pc, #40]	; (8002a24 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig1Ev+0x58>)
 80029fa:	f7fe feef 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_DisplayScroll;    //
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a09      	ldr	r2, [pc, #36]	; (8002a28 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig1Ev+0x5c>)
 8002a02:	605a      	str	r2, [r3, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f007 fa2d 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002a12:	bf00      	nop
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	0800dcd4 	.word	0x0800dcd4
 8002a20:	0800d7b8 	.word	0x0800d7b8
 8002a24:	0800dcec 	.word	0x0800dcec
 8002a28:	08001fb1 	.word	0x08001fb1

08002a2c <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig2Ev>:

            void impl_3_1_DisplayConfig2()
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
//                //mLcd.clearDisplay();
//                mLcd.displayLine(0, 0, line0);
//                mLcd.displayLine(1, 0, line1);
//                mLcd.displayLine(2, 0, line2);
//                mLcd.displayLine(3, 0, "1UP 2DOWN 3SEL 4BACK");
                auto &button = Button::getInstance();
 8002a34:	f001 f8ca 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002a38:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002a3a:	68f8      	ldr	r0, [r7, #12]
 8002a3c:	f007 fa24 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b04      	cmp	r3, #4
 8002a44:	bf0c      	ite	eq
 8002a46:	2301      	moveq	r3, #1
 8002a48:	2300      	movne	r3, #0
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00c      	beq.n	8002a6a <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig2Ev+0x3e>
                {
                    LOGI("Go back to Display screen");
 8002a50:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig2Ev+0x50>)
 8002a52:	f240 2236 	movw	r2, #566	; 0x236
 8002a56:	490a      	ldr	r1, [pc, #40]	; (8002a80 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig2Ev+0x54>)
 8002a58:	480a      	ldr	r0, [pc, #40]	; (8002a84 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig2Ev+0x58>)
 8002a5a:	f7fe febf 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_DisplayScroll;    //
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a09      	ldr	r2, [pc, #36]	; (8002a88 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig2Ev+0x5c>)
 8002a62:	605a      	str	r2, [r3, #4]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f007 f9fd 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	0800dd14 	.word	0x0800dd14
 8002a80:	0800d7b8 	.word	0x0800d7b8
 8002a84:	0800dcec 	.word	0x0800dcec
 8002a88:	08001fb1 	.word	0x08001fb1

08002a8c <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig3Ev>:

            void impl_3_1_DisplayConfig3()
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8002a94:	f001 f89a 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002a98:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f007 f9f4 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	bf0c      	ite	eq
 8002aa6:	2301      	moveq	r3, #1
 8002aa8:	2300      	movne	r3, #0
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00c      	beq.n	8002aca <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig3Ev+0x3e>
                {
                    LOGI("Go back to Display screen");
 8002ab0:	4b0a      	ldr	r3, [pc, #40]	; (8002adc <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig3Ev+0x50>)
 8002ab2:	f240 2241 	movw	r2, #577	; 0x241
 8002ab6:	490a      	ldr	r1, [pc, #40]	; (8002ae0 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig3Ev+0x54>)
 8002ab8:	480a      	ldr	r0, [pc, #40]	; (8002ae4 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig3Ev+0x58>)
 8002aba:	f7fe fe8f 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_DisplayScroll;    //
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a09      	ldr	r2, [pc, #36]	; (8002ae8 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig3Ev+0x5c>)
 8002ac2:	605a      	str	r2, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002aca:	2100      	movs	r1, #0
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f007 f9cd 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002ad2:	bf00      	nop
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	0800dd2c 	.word	0x0800dd2c
 8002ae0:	0800d7b8 	.word	0x0800d7b8
 8002ae4:	0800dcec 	.word	0x0800dcec
 8002ae8:	08001fb1 	.word	0x08001fb1

08002aec <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig4Ev>:

            void impl_3_1_DisplayConfig4()
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
//                //mLcd.clearDisplay();
//                mLcd.displayLine(0, 0, line0);
//                mLcd.displayLine(1, 0, line1);
//                mLcd.displayLine(2, 0, line2);
//                mLcd.displayLine(3, 15, "4BACK");
                auto &button = Button::getInstance();
 8002af4:	f001 f86a 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002af8:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f007 f9c4 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	bf0c      	ite	eq
 8002b06:	2301      	moveq	r3, #1
 8002b08:	2300      	movne	r3, #0
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00c      	beq.n	8002b2a <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig4Ev+0x3e>
                {
                    LOGI("Go back to Display screen");
 8002b10:	4b0a      	ldr	r3, [pc, #40]	; (8002b3c <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig4Ev+0x50>)
 8002b12:	f240 2257 	movw	r2, #599	; 0x257
 8002b16:	490a      	ldr	r1, [pc, #40]	; (8002b40 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig4Ev+0x54>)
 8002b18:	480a      	ldr	r0, [pc, #40]	; (8002b44 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig4Ev+0x58>)
 8002b1a:	f7fe fe5f 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_DisplayScroll;    //
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a09      	ldr	r2, [pc, #36]	; (8002b48 <_ZN4blib11LcdSimulate23impl_3_1_DisplayConfig4Ev+0x5c>)
 8002b22:	605a      	str	r2, [r3, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f007 f99d 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002b32:	bf00      	nop
 8002b34:	3710      	adds	r7, #16
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	0800dd44 	.word	0x0800dd44
 8002b40:	0800d7b8 	.word	0x0800d7b8
 8002b44:	0800dcec 	.word	0x0800dcec
 8002b48:	08001fb1 	.word	0x08001fb1

08002b4c <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv>:

            void impl_3_2_SupplyAlgorithm()
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8002b54:	f001 f83a 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002b58:	60f8      	str	r0, [r7, #12]
                static int supplyAlgorithm = 0;    // MPPT+CC-CV va CC-CV Only

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f007 f994 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf14      	ite	ne
 8002b66:	2301      	movne	r3, #1
 8002b68:	2300      	moveq	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d004      	beq.n	8002b7a <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x2e>
                {
                    mLcd.clearDisplay();
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	330c      	adds	r3, #12
 8002b74:	4618      	mov	r0, r3
 8002b76:	f007 fba9 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }
                mLcd.displayLine(0, 0, "SUPPLY ALGORITHM");
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f103 000c 	add.w	r0, r3, #12
 8002b80:	4b4b      	ldr	r3, [pc, #300]	; (8002cb0 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x164>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	2100      	movs	r1, #0
 8002b86:	f007 fa7f 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                if (button.getLatestPressedButton() == Button::ButtonName::UP
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f007 f97c 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002b90:	4603      	mov	r3, r0
                        || button.getLatestPressedButton() == Button::ButtonName::DOWN)
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d005      	beq.n	8002ba2 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x56>
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f007 f976 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d101      	bne.n	8002ba6 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x5a>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x5c>
 8002ba6:	2300      	movs	r3, #0
                if (button.getLatestPressedButton() == Button::ButtonName::UP
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d009      	beq.n	8002bc0 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x74>
                {
                    supplyAlgorithm = !supplyAlgorithm;
 8002bac:	4b41      	ldr	r3, [pc, #260]	; (8002cb4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x168>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bf0c      	ite	eq
 8002bb4:	2301      	moveq	r3, #1
 8002bb6:	2300      	movne	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
 8002bbc:	4b3d      	ldr	r3, [pc, #244]	; (8002cb4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x168>)
 8002bbe:	601a      	str	r2, [r3, #0]
                }

                if (supplyAlgorithm == 0)
 8002bc0:	4b3c      	ldr	r3, [pc, #240]	; (8002cb4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x168>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d108      	bne.n	8002bda <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x8e>
                {
                    mLcd.displayLine(1, 0, "MPPT+CC-CV");
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f103 000c 	add.w	r0, r3, #12
 8002bce:	4b3a      	ldr	r3, [pc, #232]	; (8002cb8 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x16c>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	f007 fa58 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002bd8:	e014      	b.n	8002c04 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0xb8>
                }
                else if (supplyAlgorithm == 1)
 8002bda:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x168>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d108      	bne.n	8002bf4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0xa8>
                {
                    mLcd.displayLine(1, 0, "CC-CV Only");
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f103 000c 	add.w	r0, r3, #12
 8002be8:	4b34      	ldr	r3, [pc, #208]	; (8002cbc <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x170>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	2101      	movs	r1, #1
 8002bee:	f007 fa4b 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002bf2:	e007      	b.n	8002c04 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0xb8>
                }
                else
                {
                    mLcd.displayLine(1, 0, "Error");
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f103 000c 	add.w	r0, r3, #12
 8002bfa:	4b31      	ldr	r3, [pc, #196]	; (8002cc0 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x174>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2101      	movs	r1, #1
 8002c00:	f007 fa42 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                }

                if (button.getLatestPressedButton() == Button::ButtonName::SEL)
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f007 f93f 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	bf0c      	ite	eq
 8002c10:	2301      	moveq	r3, #1
 8002c12:	2300      	movne	r3, #0
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d021      	beq.n	8002c5e <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x112>
                {
                    if (supplyAlgorithm == 0)
 8002c1a:	4b26      	ldr	r3, [pc, #152]	; (8002cb4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x168>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d108      	bne.n	8002c34 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0xe8>
                    {
                        mLcd.displayLine(2, 0, "> MPPT+CC-CV");
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f103 000c 	add.w	r0, r3, #12
 8002c28:	4b26      	ldr	r3, [pc, #152]	; (8002cc4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x178>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	2102      	movs	r1, #2
 8002c2e:	f007 fa2b 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002c32:	e014      	b.n	8002c5e <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x112>
                    }
                    else if (supplyAlgorithm == 1)
 8002c34:	4b1f      	ldr	r3, [pc, #124]	; (8002cb4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x168>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d108      	bne.n	8002c4e <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x102>
                    {
                        mLcd.displayLine(2, 0, "> CC-CV Only");
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f103 000c 	add.w	r0, r3, #12
 8002c42:	4b21      	ldr	r3, [pc, #132]	; (8002cc8 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x17c>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	2102      	movs	r1, #2
 8002c48:	f007 fa1e 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002c4c:	e007      	b.n	8002c5e <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x112>
                    }
                    else
                    {
                        mLcd.displayLine(2, 0, "Error alogrithm");
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f103 000c 	add.w	r0, r3, #12
 8002c54:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x180>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	2102      	movs	r1, #2
 8002c5a:	f007 fa15 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    }

                    // TODO: phai set va luu lai vao flash
                }

                mLcd.displayLine(3, 0, "1-2CHANGE 3SEL 4BACK");
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f103 000c 	add.w	r0, r3, #12
 8002c64:	4b1a      	ldr	r3, [pc, #104]	; (8002cd0 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x184>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	2103      	movs	r1, #3
 8002c6a:	f007 fa0d 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f007 f90a 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	bf0c      	ite	eq
 8002c7a:	2301      	moveq	r3, #1
 8002c7c:	2300      	movne	r3, #0
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00c      	beq.n	8002c9e <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x152>
                {
                    LOGI("Go back to Setting screen");
 8002c84:	4b13      	ldr	r3, [pc, #76]	; (8002cd4 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x188>)
 8002c86:	f240 2291 	movw	r2, #657	; 0x291
 8002c8a:	4913      	ldr	r1, [pc, #76]	; (8002cd8 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x18c>)
 8002c8c:	4813      	ldr	r0, [pc, #76]	; (8002cdc <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x190>)
 8002c8e:	f7fe fda5 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a12      	ldr	r2, [pc, #72]	; (8002ce0 <_ZN4blib11LcdSimulate24impl_3_2_SupplyAlgorithmEv+0x194>)
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f007 f8e3 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	0800dd5c 	.word	0x0800dd5c
 8002cb4:	20000220 	.word	0x20000220
 8002cb8:	0800dd70 	.word	0x0800dd70
 8002cbc:	0800dd7c 	.word	0x0800dd7c
 8002cc0:	0800dd88 	.word	0x0800dd88
 8002cc4:	0800dd90 	.word	0x0800dd90
 8002cc8:	0800dda0 	.word	0x0800dda0
 8002ccc:	0800ddb0 	.word	0x0800ddb0
 8002cd0:	0800ddc0 	.word	0x0800ddc0
 8002cd4:	0800ddd8 	.word	0x0800ddd8
 8002cd8:	0800d7b8 	.word	0x0800d7b8
 8002cdc:	0800ddf4 	.word	0x0800ddf4
 8002ce0:	08002375 	.word	0x08002375

08002ce4 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv>:

            void impl_3_2_ChargeMode()
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8002cec:	f000 ff6e 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002cf0:	6178      	str	r0, [r7, #20]
                auto &chargeCtrl = ChargeControl::getInstance();
 8002cf2:	f7fe fe39 	bl	8001968 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv>
 8002cf6:	6138      	str	r0, [r7, #16]

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 8002cf8:	6978      	ldr	r0, [r7, #20]
 8002cfa:	f007 f8c5 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	bf14      	ite	ne
 8002d04:	2301      	movne	r3, #1
 8002d06:	2300      	moveq	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d004      	beq.n	8002d18 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x34>
                {
                    mLcd.clearDisplay();
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	330c      	adds	r3, #12
 8002d12:	4618      	mov	r0, r3
 8002d14:	f007 fada 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }
                mLcd.displayLine(0, 0, "MODE");
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f103 000c 	add.w	r0, r3, #12
 8002d1e:	4b63      	ldr	r3, [pc, #396]	; (8002eac <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1c8>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	2100      	movs	r1, #0
 8002d24:	f007 f9b0 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                if (button.getLatestPressedButton() == Button::ButtonName::UP)
 8002d28:	6978      	ldr	r0, [r7, #20]
 8002d2a:	f007 f8ad 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	bf0c      	ite	eq
 8002d34:	2301      	moveq	r3, #1
 8002d36:	2300      	movne	r3, #0
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d011      	beq.n	8002d62 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x7e>
                {
                    if (chargeCtrl.mOutputMode == OutputMode::PSU)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d103      	bne.n	8002d4e <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x6a>
                    {
                        chargeCtrl.mOutputMode = OutputMode::INVERTER;
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2202      	movs	r2, #2
 8002d4a:	60da      	str	r2, [r3, #12]
 8002d4c:	e025      	b.n	8002d9a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xb6>
                    }
                    else
                    {
                        uint8_t u8 = (uint8_t) chargeCtrl.mOutputMode;
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	73bb      	strb	r3, [r7, #14]
                        u8--;
 8002d54:	7bbb      	ldrb	r3, [r7, #14]
 8002d56:	3b01      	subs	r3, #1
 8002d58:	73bb      	strb	r3, [r7, #14]
                        chargeCtrl.mOutputMode = (OutputMode) u8;
 8002d5a:	7bba      	ldrb	r2, [r7, #14]
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	60da      	str	r2, [r3, #12]
 8002d60:	e01b      	b.n	8002d9a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xb6>
                    }
                }
                else if (button.getLatestPressedButton() == Button::ButtonName::DOWN)
 8002d62:	6978      	ldr	r0, [r7, #20]
 8002d64:	f007 f890 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	bf0c      	ite	eq
 8002d6e:	2301      	moveq	r3, #1
 8002d70:	2300      	movne	r3, #0
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d010      	beq.n	8002d9a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xb6>
                {
                    if (chargeCtrl.mOutputMode == OutputMode::INVERTER)
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d103      	bne.n	8002d88 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xa4>
                    {
                        chargeCtrl.mOutputMode = OutputMode::PSU;
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	2200      	movs	r2, #0
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	e008      	b.n	8002d9a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xb6>
                    }
                    else
                    {
                        uint8_t u8 = (uint8_t) chargeCtrl.mOutputMode;
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	73fb      	strb	r3, [r7, #15]
                        u8++;
 8002d8e:	7bfb      	ldrb	r3, [r7, #15]
 8002d90:	3301      	adds	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
                        chargeCtrl.mOutputMode = (OutputMode) u8;
 8002d94:	7bfa      	ldrb	r2, [r7, #15]
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	60da      	str	r2, [r3, #12]
                    }
                }

                if (chargeCtrl.mOutputMode == OutputMode::PSU)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d108      	bne.n	8002db4 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xd0>
                {
                    mLcd.displayLine(1, 0, "PSU");
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f103 000c 	add.w	r0, r3, #12
 8002da8:	4b41      	ldr	r3, [pc, #260]	; (8002eb0 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1cc>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	2101      	movs	r1, #1
 8002dae:	f007 f96b 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002db2:	e018      	b.n	8002de6 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x102>
                }
                else if (chargeCtrl.mOutputMode == OutputMode::CHARGER)
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d108      	bne.n	8002dce <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0xea>
                {
                    mLcd.displayLine(1, 0, "Charger");
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f103 000c 	add.w	r0, r3, #12
 8002dc2:	4b3c      	ldr	r3, [pc, #240]	; (8002eb4 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1d0>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	f007 f95e 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002dcc:	e00b      	b.n	8002de6 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x102>
                }
                else if (chargeCtrl.mOutputMode == OutputMode::INVERTER)
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d107      	bne.n	8002de6 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x102>
                {
                    mLcd.displayLine(1, 0, "Inverter");
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f103 000c 	add.w	r0, r3, #12
 8002ddc:	4b36      	ldr	r3, [pc, #216]	; (8002eb8 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1d4>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	2101      	movs	r1, #1
 8002de2:	f007 f951 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                }

                if (button.getLatestPressedButton() == Button::ButtonName::SEL)
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f007 f84e 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b03      	cmp	r3, #3
 8002df0:	bf0c      	ite	eq
 8002df2:	2301      	moveq	r3, #1
 8002df4:	2300      	movne	r3, #0
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d02e      	beq.n	8002e5a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x176>
                {
                    if (chargeCtrl.mOutputMode == OutputMode::PSU)
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d108      	bne.n	8002e16 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x132>
                    {
                        mLcd.displayLine(2, 0, ">PSU");
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f103 000c 	add.w	r0, r3, #12
 8002e0a:	4b2c      	ldr	r3, [pc, #176]	; (8002ebc <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1d8>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	2102      	movs	r1, #2
 8002e10:	f007 f93a 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002e14:	e021      	b.n	8002e5a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x176>
                    }
                    else if (chargeCtrl.mOutputMode == OutputMode::CHARGER)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d108      	bne.n	8002e30 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x14c>
                    {
                        mLcd.displayLine(2, 0, ">Charger");
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f103 000c 	add.w	r0, r3, #12
 8002e24:	4b26      	ldr	r3, [pc, #152]	; (8002ec0 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1dc>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	2102      	movs	r1, #2
 8002e2a:	f007 f92d 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002e2e:	e014      	b.n	8002e5a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x176>
                    }
                    else if (chargeCtrl.mOutputMode == OutputMode::INVERTER)
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d108      	bne.n	8002e4a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x166>
                    {
                        mLcd.displayLine(2, 0, ">Inverter");
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f103 000c 	add.w	r0, r3, #12
 8002e3e:	4b21      	ldr	r3, [pc, #132]	; (8002ec4 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1e0>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	2102      	movs	r1, #2
 8002e44:	f007 f920 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8002e48:	e007      	b.n	8002e5a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x176>
                    }
                    else
                    {
                        mLcd.displayLine(2, 0, ">Error mode");
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f103 000c 	add.w	r0, r3, #12
 8002e50:	4b1d      	ldr	r3, [pc, #116]	; (8002ec8 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1e4>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	2102      	movs	r1, #2
 8002e56:	f007 f917 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    }

                    // TODO: phai set va luu lai vao flash
                }

                mLcd.displayLine(3, 0, "1-2CHANGE 3SEL 4BACK");
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	f103 000c 	add.w	r0, r3, #12
 8002e60:	4b1a      	ldr	r3, [pc, #104]	; (8002ecc <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1e8>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	2103      	movs	r1, #3
 8002e66:	f007 f90f 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002e6a:	6978      	ldr	r0, [r7, #20]
 8002e6c:	f007 f80c 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	bf0c      	ite	eq
 8002e76:	2301      	moveq	r3, #1
 8002e78:	2300      	movne	r3, #0
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00c      	beq.n	8002e9a <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1b6>
                {
                    LOGI("Go back to Setting screen");
 8002e80:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1ec>)
 8002e82:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8002e86:	4913      	ldr	r1, [pc, #76]	; (8002ed4 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1f0>)
 8002e88:	4813      	ldr	r0, [pc, #76]	; (8002ed8 <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1f4>)
 8002e8a:	f7fe fca7 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a12      	ldr	r2, [pc, #72]	; (8002edc <_ZN4blib11LcdSimulate19impl_3_2_ChargeModeEv+0x1f8>)
 8002e92:	605a      	str	r2, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	6978      	ldr	r0, [r7, #20]
 8002e9e:	f006 ffe5 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002ea2:	bf00      	nop
 8002ea4:	3718      	adds	r7, #24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	0800de1c 	.word	0x0800de1c
 8002eb0:	0800de24 	.word	0x0800de24
 8002eb4:	0800de28 	.word	0x0800de28
 8002eb8:	0800de30 	.word	0x0800de30
 8002ebc:	0800de3c 	.word	0x0800de3c
 8002ec0:	0800de44 	.word	0x0800de44
 8002ec4:	0800de50 	.word	0x0800de50
 8002ec8:	0800de5c 	.word	0x0800de5c
 8002ecc:	0800ddc0 	.word	0x0800ddc0
 8002ed0:	0800de68 	.word	0x0800de68
 8002ed4:	0800d7b8 	.word	0x0800d7b8
 8002ed8:	0800ddf4 	.word	0x0800ddf4
 8002edc:	08002375 	.word	0x08002375

08002ee0 <_ZN4blib11LcdSimulate23impl_3_2_MaxBatteryVoltEv>:

            void impl_3_2_MaxBatteryVolt()
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8002ee8:	f000 fe70 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002eec:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f006 ffca 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	bf0c      	ite	eq
 8002efa:	2301      	moveq	r3, #1
 8002efc:	2300      	movne	r3, #0
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00c      	beq.n	8002f1e <_ZN4blib11LcdSimulate23impl_3_2_MaxBatteryVoltEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8002f04:	4b0a      	ldr	r3, [pc, #40]	; (8002f30 <_ZN4blib11LcdSimulate23impl_3_2_MaxBatteryVoltEv+0x50>)
 8002f06:	f240 22ef 	movw	r2, #751	; 0x2ef
 8002f0a:	490a      	ldr	r1, [pc, #40]	; (8002f34 <_ZN4blib11LcdSimulate23impl_3_2_MaxBatteryVoltEv+0x54>)
 8002f0c:	480a      	ldr	r0, [pc, #40]	; (8002f38 <_ZN4blib11LcdSimulate23impl_3_2_MaxBatteryVoltEv+0x58>)
 8002f0e:	f7fe fc65 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a09      	ldr	r2, [pc, #36]	; (8002f3c <_ZN4blib11LcdSimulate23impl_3_2_MaxBatteryVoltEv+0x5c>)
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002f1e:	2100      	movs	r1, #0
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f006 ffa3 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	0800de7c 	.word	0x0800de7c
 8002f34:	0800d7b8 	.word	0x0800d7b8
 8002f38:	0800ddf4 	.word	0x0800ddf4
 8002f3c:	08002375 	.word	0x08002375

08002f40 <_ZN4blib11LcdSimulate23impl_3_2_MinBatteryVoltEv>:

            void impl_3_2_MinBatteryVolt()
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8002f48:	f000 fe40 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002f4c:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f006 ff9a 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	bf0c      	ite	eq
 8002f5a:	2301      	moveq	r3, #1
 8002f5c:	2300      	movne	r3, #0
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00c      	beq.n	8002f7e <_ZN4blib11LcdSimulate23impl_3_2_MinBatteryVoltEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8002f64:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <_ZN4blib11LcdSimulate23impl_3_2_MinBatteryVoltEv+0x50>)
 8002f66:	f240 22fa 	movw	r2, #762	; 0x2fa
 8002f6a:	490a      	ldr	r1, [pc, #40]	; (8002f94 <_ZN4blib11LcdSimulate23impl_3_2_MinBatteryVoltEv+0x54>)
 8002f6c:	480a      	ldr	r0, [pc, #40]	; (8002f98 <_ZN4blib11LcdSimulate23impl_3_2_MinBatteryVoltEv+0x58>)
 8002f6e:	f7fe fc35 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a09      	ldr	r2, [pc, #36]	; (8002f9c <_ZN4blib11LcdSimulate23impl_3_2_MinBatteryVoltEv+0x5c>)
 8002f76:	605a      	str	r2, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002f7e:	2100      	movs	r1, #0
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f006 ff73 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002f86:	bf00      	nop
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	0800de94 	.word	0x0800de94
 8002f94:	0800d7b8 	.word	0x0800d7b8
 8002f98:	0800ddf4 	.word	0x0800ddf4
 8002f9c:	08002375 	.word	0x08002375

08002fa0 <_ZN4blib11LcdSimulate24impl_3_2_ChargingCurrentEv>:

            void impl_3_2_ChargingCurrent()
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8002fa8:	f000 fe10 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8002fac:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f006 ff6a 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b04      	cmp	r3, #4
 8002fb8:	bf0c      	ite	eq
 8002fba:	2301      	moveq	r3, #1
 8002fbc:	2300      	movne	r3, #0
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00c      	beq.n	8002fde <_ZN4blib11LcdSimulate24impl_3_2_ChargingCurrentEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8002fc4:	4b0a      	ldr	r3, [pc, #40]	; (8002ff0 <_ZN4blib11LcdSimulate24impl_3_2_ChargingCurrentEv+0x50>)
 8002fc6:	f240 3205 	movw	r2, #773	; 0x305
 8002fca:	490a      	ldr	r1, [pc, #40]	; (8002ff4 <_ZN4blib11LcdSimulate24impl_3_2_ChargingCurrentEv+0x54>)
 8002fcc:	480a      	ldr	r0, [pc, #40]	; (8002ff8 <_ZN4blib11LcdSimulate24impl_3_2_ChargingCurrentEv+0x58>)
 8002fce:	f7fe fc05 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a09      	ldr	r2, [pc, #36]	; (8002ffc <_ZN4blib11LcdSimulate24impl_3_2_ChargingCurrentEv+0x5c>)
 8002fd6:	605a      	str	r2, [r3, #4]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8002fde:	2100      	movs	r1, #0
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f006 ff43 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	0800deac 	.word	0x0800deac
 8002ff4:	0800d7b8 	.word	0x0800d7b8
 8002ff8:	0800ddf4 	.word	0x0800ddf4
 8002ffc:	08002375 	.word	0x08002375

08003000 <_ZN4blib11LcdSimulate19impl_3_2_CoolingFanEv>:

            void impl_3_2_CoolingFan()
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8003008:	f000 fde0 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 800300c:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 800300e:	68f8      	ldr	r0, [r7, #12]
 8003010:	f006 ff3a 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8003014:	4603      	mov	r3, r0
 8003016:	2b04      	cmp	r3, #4
 8003018:	bf0c      	ite	eq
 800301a:	2301      	moveq	r3, #1
 800301c:	2300      	movne	r3, #0
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00c      	beq.n	800303e <_ZN4blib11LcdSimulate19impl_3_2_CoolingFanEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8003024:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <_ZN4blib11LcdSimulate19impl_3_2_CoolingFanEv+0x50>)
 8003026:	f44f 7244 	mov.w	r2, #784	; 0x310
 800302a:	490a      	ldr	r1, [pc, #40]	; (8003054 <_ZN4blib11LcdSimulate19impl_3_2_CoolingFanEv+0x54>)
 800302c:	480a      	ldr	r0, [pc, #40]	; (8003058 <_ZN4blib11LcdSimulate19impl_3_2_CoolingFanEv+0x58>)
 800302e:	f7fe fbd5 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a09      	ldr	r2, [pc, #36]	; (800305c <_ZN4blib11LcdSimulate19impl_3_2_CoolingFanEv+0x5c>)
 8003036:	605a      	str	r2, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 800303e:	2100      	movs	r1, #0
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f006 ff13 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	0800dec8 	.word	0x0800dec8
 8003054:	0800d7b8 	.word	0x0800d7b8
 8003058:	0800ddf4 	.word	0x0800ddf4
 800305c:	08002375 	.word	0x08002375

08003060 <_ZN4blib11LcdSimulate23impl_3_2_FanTriggerTempEv>:

            void impl_3_2_FanTriggerTemp()
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8003068:	f000 fdb0 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 800306c:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f006 ff0a 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8003074:	4603      	mov	r3, r0
 8003076:	2b04      	cmp	r3, #4
 8003078:	bf0c      	ite	eq
 800307a:	2301      	moveq	r3, #1
 800307c:	2300      	movne	r3, #0
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00c      	beq.n	800309e <_ZN4blib11LcdSimulate23impl_3_2_FanTriggerTempEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8003084:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <_ZN4blib11LcdSimulate23impl_3_2_FanTriggerTempEv+0x50>)
 8003086:	f240 321b 	movw	r2, #795	; 0x31b
 800308a:	490a      	ldr	r1, [pc, #40]	; (80030b4 <_ZN4blib11LcdSimulate23impl_3_2_FanTriggerTempEv+0x54>)
 800308c:	480a      	ldr	r0, [pc, #40]	; (80030b8 <_ZN4blib11LcdSimulate23impl_3_2_FanTriggerTempEv+0x58>)
 800308e:	f7fe fba5 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a09      	ldr	r2, [pc, #36]	; (80030bc <_ZN4blib11LcdSimulate23impl_3_2_FanTriggerTempEv+0x5c>)
 8003096:	605a      	str	r2, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 800309e:	2100      	movs	r1, #0
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f006 fee3 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	0800dedc 	.word	0x0800dedc
 80030b4:	0800d7b8 	.word	0x0800d7b8
 80030b8:	0800ddf4 	.word	0x0800ddf4
 80030bc:	08002375 	.word	0x08002375

080030c0 <_ZN4blib11LcdSimulate21impl_3_2_ShutdownTempEv>:

            void impl_3_2_ShutdownTemp()
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 80030c8:	f000 fd80 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 80030cc:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f006 feda 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	bf0c      	ite	eq
 80030da:	2301      	moveq	r3, #1
 80030dc:	2300      	movne	r3, #0
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00c      	beq.n	80030fe <_ZN4blib11LcdSimulate21impl_3_2_ShutdownTempEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 80030e4:	4b0a      	ldr	r3, [pc, #40]	; (8003110 <_ZN4blib11LcdSimulate21impl_3_2_ShutdownTempEv+0x50>)
 80030e6:	f240 3226 	movw	r2, #806	; 0x326
 80030ea:	490a      	ldr	r1, [pc, #40]	; (8003114 <_ZN4blib11LcdSimulate21impl_3_2_ShutdownTempEv+0x54>)
 80030ec:	480a      	ldr	r0, [pc, #40]	; (8003118 <_ZN4blib11LcdSimulate21impl_3_2_ShutdownTempEv+0x58>)
 80030ee:	f7fe fb75 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a09      	ldr	r2, [pc, #36]	; (800311c <_ZN4blib11LcdSimulate21impl_3_2_ShutdownTempEv+0x5c>)
 80030f6:	605a      	str	r2, [r3, #4]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 80030fe:	2100      	movs	r1, #0
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f006 feb3 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8003106:	bf00      	nop
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	0800def4 	.word	0x0800def4
 8003114:	0800d7b8 	.word	0x0800d7b8
 8003118:	0800ddf4 	.word	0x0800ddf4
 800311c:	08002375 	.word	0x08002375

08003120 <_ZN4blib11LcdSimulate20impl_3_2_AutoloadCfgEv>:

            void impl_3_2_AutoloadCfg()
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8003128:	f000 fd50 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 800312c:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f006 feaa 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8003134:	4603      	mov	r3, r0
 8003136:	2b04      	cmp	r3, #4
 8003138:	bf0c      	ite	eq
 800313a:	2301      	moveq	r3, #1
 800313c:	2300      	movne	r3, #0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00c      	beq.n	800315e <_ZN4blib11LcdSimulate20impl_3_2_AutoloadCfgEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8003144:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <_ZN4blib11LcdSimulate20impl_3_2_AutoloadCfgEv+0x50>)
 8003146:	f240 3231 	movw	r2, #817	; 0x331
 800314a:	490a      	ldr	r1, [pc, #40]	; (8003174 <_ZN4blib11LcdSimulate20impl_3_2_AutoloadCfgEv+0x54>)
 800314c:	480a      	ldr	r0, [pc, #40]	; (8003178 <_ZN4blib11LcdSimulate20impl_3_2_AutoloadCfgEv+0x58>)
 800314e:	f7fe fb45 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a09      	ldr	r2, [pc, #36]	; (800317c <_ZN4blib11LcdSimulate20impl_3_2_AutoloadCfgEv+0x5c>)
 8003156:	605a      	str	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 800315e:	2100      	movs	r1, #0
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f006 fe83 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 8003166:	bf00      	nop
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	0800df0c 	.word	0x0800df0c
 8003174:	0800d7b8 	.word	0x0800d7b8
 8003178:	0800ddf4 	.word	0x0800ddf4
 800317c:	08002375 	.word	0x08002375

08003180 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv>:

            void impl_3_2_Backlight()
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 8003188:	f000 fd20 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 800318c:	60f8      	str	r0, [r7, #12]

                static bool isBacklight = true;

                if (button.getLatestPressedButton() == Button::ButtonName::UP
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f006 fe7a 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8003194:	4603      	mov	r3, r0
                        || button.getLatestPressedButton() == Button::ButtonName::DOWN)
 8003196:	2b01      	cmp	r3, #1
 8003198:	d005      	beq.n	80031a6 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x26>
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	f006 fe74 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d101      	bne.n	80031aa <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x2a>
 80031a6:	2301      	movs	r3, #1
 80031a8:	e000      	b.n	80031ac <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x2c>
 80031aa:	2300      	movs	r3, #0
                if (button.getLatestPressedButton() == Button::ButtonName::UP
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d007      	beq.n	80031c0 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x40>
                {
                    isBacklight = !isBacklight;
 80031b0:	4b41      	ldr	r3, [pc, #260]	; (80032b8 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x138>)
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	f083 0301 	eor.w	r3, r3, #1
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	4b3f      	ldr	r3, [pc, #252]	; (80032b8 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x138>)
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e017      	b.n	80031f0 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x70>
                }

                else if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f006 fe61 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00c      	beq.n	80031f0 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x70>
                {
                    LOGI("Go back to Setting screen");
 80031d6:	4b39      	ldr	r3, [pc, #228]	; (80032bc <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x13c>)
 80031d8:	f240 3245 	movw	r2, #837	; 0x345
 80031dc:	4938      	ldr	r1, [pc, #224]	; (80032c0 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x140>)
 80031de:	4839      	ldr	r0, [pc, #228]	; (80032c4 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x144>)
 80031e0:	f7fe fafc 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a38      	ldr	r2, [pc, #224]	; (80032c8 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x148>)
 80031e8:	605a      	str	r2, [r3, #4]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	609a      	str	r2, [r3, #8]
                }

                if (button.getLatestPressedButton() != Button::ButtonName::UNDEFINED)
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f006 fe49 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	bf14      	ite	ne
 80031fc:	2301      	movne	r3, #1
 80031fe:	2300      	moveq	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d004      	beq.n	8003210 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x90>
                {
                    mLcd.clearDisplay();
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	330c      	adds	r3, #12
 800320a:	4618      	mov	r0, r3
 800320c:	f007 f85e 	bl	800a2cc <_ZN4blib3Lcd12clearDisplayEv>
                }

                mLcd.displayLine(0, 0, "LCD BACKLIGHT");
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f103 000c 	add.w	r0, r3, #12
 8003216:	4b2d      	ldr	r3, [pc, #180]	; (80032cc <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x14c>)
 8003218:	2200      	movs	r2, #0
 800321a:	2100      	movs	r1, #0
 800321c:	f006 ff34 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                if (isBacklight)
 8003220:	4b25      	ldr	r3, [pc, #148]	; (80032b8 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x138>)
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d008      	beq.n	800323a <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0xba>
                {
                    mLcd.displayLine(1, 0, "YES");
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f103 000c 	add.w	r0, r3, #12
 800322e:	4b28      	ldr	r3, [pc, #160]	; (80032d0 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x150>)
 8003230:	2200      	movs	r2, #0
 8003232:	2101      	movs	r1, #1
 8003234:	f006 ff28 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 8003238:	e007      	b.n	800324a <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0xca>
                }
                else
                {
                    mLcd.displayLine(1, 0, "NO ");
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f103 000c 	add.w	r0, r3, #12
 8003240:	4b24      	ldr	r3, [pc, #144]	; (80032d4 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x154>)
 8003242:	2200      	movs	r2, #0
 8003244:	2101      	movs	r1, #1
 8003246:	f006 ff1f 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                }

                if (button.getLatestPressedButton() == Button::ButtonName::SEL)
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f006 fe1c 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 8003250:	4603      	mov	r3, r0
 8003252:	2b03      	cmp	r3, #3
 8003254:	bf0c      	ite	eq
 8003256:	2301      	moveq	r3, #1
 8003258:	2300      	movne	r3, #0
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	d01a      	beq.n	8003296 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x116>
                {
                    if (isBacklight == true)
 8003260:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x138>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d10b      	bne.n	8003280 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x100>
                    {
                        impl_backLight();
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f878 	bl	800335e <_ZN4blib11LcdSimulate14impl_backLightEv>
                        mLcd.displayLine(2, 0, "> Backlight on");
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f103 000c 	add.w	r0, r3, #12
 8003274:	4b18      	ldr	r3, [pc, #96]	; (80032d8 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x158>)
 8003276:	2200      	movs	r2, #0
 8003278:	2102      	movs	r1, #2
 800327a:	f006 ff05 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
 800327e:	e00a      	b.n	8003296 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x116>
                    }
                    else
                    {
                        impl_Nobacklight();
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f85f 	bl	8003344 <_ZN4blib11LcdSimulate16impl_NobacklightEv>
                        mLcd.displayLine(2, 0, "> Backlight off");
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f103 000c 	add.w	r0, r3, #12
 800328c:	4b13      	ldr	r3, [pc, #76]	; (80032dc <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x15c>)
 800328e:	2200      	movs	r2, #0
 8003290:	2102      	movs	r1, #2
 8003292:	f006 fef9 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>
                    }
                }

                mLcd.displayLine(3, 15, "4BACK");
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f103 000c 	add.w	r0, r3, #12
 800329c:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <_ZN4blib11LcdSimulate18impl_3_2_BacklightEv+0x160>)
 800329e:	220f      	movs	r2, #15
 80032a0:	2103      	movs	r1, #3
 80032a2:	f006 fef1 	bl	800a088 <_ZN4blib3Lcd11displayLineEhhPKc>

                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 80032a6:	2100      	movs	r1, #0
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f006 fddf 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 80032ae:	bf00      	nop
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	20000008 	.word	0x20000008
 80032bc:	0800df24 	.word	0x0800df24
 80032c0:	0800d7b8 	.word	0x0800d7b8
 80032c4:	0800ddf4 	.word	0x0800ddf4
 80032c8:	08002375 	.word	0x08002375
 80032cc:	0800df38 	.word	0x0800df38
 80032d0:	0800df48 	.word	0x0800df48
 80032d4:	0800df4c 	.word	0x0800df4c
 80032d8:	0800df50 	.word	0x0800df50
 80032dc:	0800df60 	.word	0x0800df60
 80032e0:	0800d8f8 	.word	0x0800d8f8

080032e4 <_ZN4blib11LcdSimulate21impl_3_2_FactoryResetEv>:

            void impl_3_2_FactoryReset()
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
            {
                auto &button = Button::getInstance();
 80032ec:	f000 fc6e 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 80032f0:	60f8      	str	r0, [r7, #12]
                if (button.getLatestPressedButton() == Button::ButtonName::BACK)
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f006 fdc8 	bl	8009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	bf0c      	ite	eq
 80032fe:	2301      	moveq	r3, #1
 8003300:	2300      	movne	r3, #0
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00c      	beq.n	8003322 <_ZN4blib11LcdSimulate21impl_3_2_FactoryResetEv+0x3e>
                {
                    LOGI("Go back to Setting screen");
 8003308:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <_ZN4blib11LcdSimulate21impl_3_2_FactoryResetEv+0x50>)
 800330a:	f240 3271 	movw	r2, #881	; 0x371
 800330e:	490a      	ldr	r1, [pc, #40]	; (8003338 <_ZN4blib11LcdSimulate21impl_3_2_FactoryResetEv+0x54>)
 8003310:	480a      	ldr	r0, [pc, #40]	; (800333c <_ZN4blib11LcdSimulate21impl_3_2_FactoryResetEv+0x58>)
 8003312:	f7fe fa63 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                    mCallback = &LcdSimulate::impl_3_SettingScroll;    //
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a09      	ldr	r2, [pc, #36]	; (8003340 <_ZN4blib11LcdSimulate21impl_3_2_FactoryResetEv+0x5c>)
 800331a:	605a      	str	r2, [r3, #4]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
                }
                button.setLatestPressedButton(Button::ButtonName::UNDEFINED);
 8003322:	2100      	movs	r1, #0
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f006 fda1 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
            }
 800332a:	bf00      	nop
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	0800df70 	.word	0x0800df70
 8003338:	0800d7b8 	.word	0x0800d7b8
 800333c:	0800ddf4 	.word	0x0800ddf4
 8003340:	08002375 	.word	0x08002375

08003344 <_ZN4blib11LcdSimulate16impl_NobacklightEv>:

            void impl_Nobacklight()
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
            {
                mLcd.noBackligth();
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	330c      	adds	r3, #12
 8003350:	4618      	mov	r0, r3
 8003352:	f007 f831 	bl	800a3b8 <_ZN4blib3Lcd11noBackligthEv>
            }
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <_ZN4blib11LcdSimulate14impl_backLightEv>:

            void impl_backLight()
 800335e:	b580      	push	{r7, lr}
 8003360:	b082      	sub	sp, #8
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
            {
                mLcd.backlight();
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	330c      	adds	r3, #12
 800336a:	4618      	mov	r0, r3
 800336c:	f007 f835 	bl	800a3da <_ZN4blib3Lcd9backlightEv>
            }
 8003370:	bf00      	nop
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_GPIO_EXTI_Callback>:
static void MX_I2C1_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_pin)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	80fb      	strh	r3, [r7, #6]
    GPIO_TypeDef *pGPIOx = nullptr;
 8003382:	2300      	movs	r3, #0
 8003384:	61fb      	str	r3, [r7, #28]
    static blib::Button::ButtonName lastedPressButton = blib::Button::ButtonName::UNDEFINED;
    uint32_t timedelay = 2600000U;
 8003386:	4b49      	ldr	r3, [pc, #292]	; (80034ac <HAL_GPIO_EXTI_Callback+0x134>)
 8003388:	61bb      	str	r3, [r7, #24]

    for (volatile uint32_t i = 0; i < timedelay; i++);
 800338a:	2300      	movs	r3, #0
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	e002      	b.n	8003396 <HAL_GPIO_EXTI_Callback+0x1e>
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	3301      	adds	r3, #1
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	429a      	cmp	r2, r3
 800339c:	bf8c      	ite	hi
 800339e:	2301      	movhi	r3, #1
 80033a0:	2300      	movls	r3, #0
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1f3      	bne.n	8003390 <HAL_GPIO_EXTI_Callback+0x18>

    volatile uint32_t i = 0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	617b      	str	r3, [r7, #20]

    if (GPIO_pin == BUT_UP_Pin)
 80033ac:	88fb      	ldrh	r3, [r7, #6]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d10b      	bne.n	80033ca <HAL_GPIO_EXTI_Callback+0x52>
    {
        LOGI("Button Up pin");
 80033b2:	4b3f      	ldr	r3, [pc, #252]	; (80034b0 <HAL_GPIO_EXTI_Callback+0x138>)
 80033b4:	2253      	movs	r2, #83	; 0x53
 80033b6:	493f      	ldr	r1, [pc, #252]	; (80034b4 <HAL_GPIO_EXTI_Callback+0x13c>)
 80033b8:	483f      	ldr	r0, [pc, #252]	; (80034b8 <HAL_GPIO_EXTI_Callback+0x140>)
 80033ba:	f7fe fa0f 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::UP;
 80033be:	4b3f      	ldr	r3, [pc, #252]	; (80034bc <HAL_GPIO_EXTI_Callback+0x144>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_UP_GPIO_Port;
 80033c4:	4b3e      	ldr	r3, [pc, #248]	; (80034c0 <HAL_GPIO_EXTI_Callback+0x148>)
 80033c6:	61fb      	str	r3, [r7, #28]
 80033c8:	e032      	b.n	8003430 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else if (GPIO_pin == BUT_DOWN_Pin)
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d10b      	bne.n	80033e8 <HAL_GPIO_EXTI_Callback+0x70>
    {
        LOGI("Button Down pin");
 80033d0:	4b37      	ldr	r3, [pc, #220]	; (80034b0 <HAL_GPIO_EXTI_Callback+0x138>)
 80033d2:	2259      	movs	r2, #89	; 0x59
 80033d4:	4937      	ldr	r1, [pc, #220]	; (80034b4 <HAL_GPIO_EXTI_Callback+0x13c>)
 80033d6:	483b      	ldr	r0, [pc, #236]	; (80034c4 <HAL_GPIO_EXTI_Callback+0x14c>)
 80033d8:	f7fe fa00 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::DOWN;
 80033dc:	4b37      	ldr	r3, [pc, #220]	; (80034bc <HAL_GPIO_EXTI_Callback+0x144>)
 80033de:	2202      	movs	r2, #2
 80033e0:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_DOWN_GPIO_Port;
 80033e2:	4b37      	ldr	r3, [pc, #220]	; (80034c0 <HAL_GPIO_EXTI_Callback+0x148>)
 80033e4:	61fb      	str	r3, [r7, #28]
 80033e6:	e023      	b.n	8003430 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else if (GPIO_pin == BUT_BACK_Pin)
 80033e8:	88fb      	ldrh	r3, [r7, #6]
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d10b      	bne.n	8003406 <HAL_GPIO_EXTI_Callback+0x8e>
    {
        LOGI("Button Back pin");
 80033ee:	4b30      	ldr	r3, [pc, #192]	; (80034b0 <HAL_GPIO_EXTI_Callback+0x138>)
 80033f0:	225f      	movs	r2, #95	; 0x5f
 80033f2:	4930      	ldr	r1, [pc, #192]	; (80034b4 <HAL_GPIO_EXTI_Callback+0x13c>)
 80033f4:	4834      	ldr	r0, [pc, #208]	; (80034c8 <HAL_GPIO_EXTI_Callback+0x150>)
 80033f6:	f7fe f9f1 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::BACK;
 80033fa:	4b30      	ldr	r3, [pc, #192]	; (80034bc <HAL_GPIO_EXTI_Callback+0x144>)
 80033fc:	2204      	movs	r2, #4
 80033fe:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_BACK_GPIO_Port;
 8003400:	4b2f      	ldr	r3, [pc, #188]	; (80034c0 <HAL_GPIO_EXTI_Callback+0x148>)
 8003402:	61fb      	str	r3, [r7, #28]
 8003404:	e014      	b.n	8003430 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else if (GPIO_pin == BUT_SEL_Pin)
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	2b08      	cmp	r3, #8
 800340a:	d10b      	bne.n	8003424 <HAL_GPIO_EXTI_Callback+0xac>
    {
        LOGI("Button Select pin");
 800340c:	4b28      	ldr	r3, [pc, #160]	; (80034b0 <HAL_GPIO_EXTI_Callback+0x138>)
 800340e:	2265      	movs	r2, #101	; 0x65
 8003410:	4928      	ldr	r1, [pc, #160]	; (80034b4 <HAL_GPIO_EXTI_Callback+0x13c>)
 8003412:	482e      	ldr	r0, [pc, #184]	; (80034cc <HAL_GPIO_EXTI_Callback+0x154>)
 8003414:	f7fe f9e2 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        lastedPressButton = blib::Button::ButtonName::SEL;
 8003418:	4b28      	ldr	r3, [pc, #160]	; (80034bc <HAL_GPIO_EXTI_Callback+0x144>)
 800341a:	2203      	movs	r2, #3
 800341c:	601a      	str	r2, [r3, #0]
        pGPIOx = BUT_SEL_GPIO_Port;
 800341e:	4b28      	ldr	r3, [pc, #160]	; (80034c0 <HAL_GPIO_EXTI_Callback+0x148>)
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	e005      	b.n	8003430 <HAL_GPIO_EXTI_Callback+0xb8>
    }
    else
    {
        LOGI("Undefined Exti Signal");
 8003424:	4b22      	ldr	r3, [pc, #136]	; (80034b0 <HAL_GPIO_EXTI_Callback+0x138>)
 8003426:	226b      	movs	r2, #107	; 0x6b
 8003428:	4922      	ldr	r1, [pc, #136]	; (80034b4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800342a:	4829      	ldr	r0, [pc, #164]	; (80034d0 <HAL_GPIO_EXTI_Callback+0x158>)
 800342c:	f7fe f9d6 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }

    blib::Button::getInstance().setLatestPressedButton(lastedPressButton);
 8003430:	f000 fbcc 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8003434:	4602      	mov	r2, r0
 8003436:	4b21      	ldr	r3, [pc, #132]	; (80034bc <HAL_GPIO_EXTI_Callback+0x144>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4619      	mov	r1, r3
 800343c:	4610      	mov	r0, r2
 800343e:	f006 fd15 	bl	8009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>
    blib::Button::getInstance().handleSignal();
 8003442:	f000 fbc3 	bl	8003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>
 8003446:	4603      	mov	r3, r0
 8003448:	4618      	mov	r0, r3
 800344a:	f006 fd29 	bl	8009ea0 <_ZN4blib6Button12handleSignalEv>

    if (pGPIOx != nullptr)
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d014      	beq.n	800347e <HAL_GPIO_EXTI_Callback+0x106>
    {
        while ((HAL_GPIO_ReadPin(pGPIOx, GPIO_pin) == GPIO_PIN_RESET) && (i < (timedelay)))
 8003454:	e002      	b.n	800345c <HAL_GPIO_EXTI_Callback+0xe4>
        {
            i++;
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	3301      	adds	r3, #1
 800345a:	617b      	str	r3, [r7, #20]
        while ((HAL_GPIO_ReadPin(pGPIOx, GPIO_pin) == GPIO_PIN_RESET) && (i < (timedelay)))
 800345c:	88fb      	ldrh	r3, [r7, #6]
 800345e:	4619      	mov	r1, r3
 8003460:	69f8      	ldr	r0, [r7, #28]
 8003462:	f002 fcef 	bl	8005e44 <HAL_GPIO_ReadPin>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d105      	bne.n	8003478 <HAL_GPIO_EXTI_Callback+0x100>
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	429a      	cmp	r2, r3
 8003472:	d901      	bls.n	8003478 <HAL_GPIO_EXTI_Callback+0x100>
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_GPIO_EXTI_Callback+0x102>
 8003478:	2300      	movs	r3, #0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1eb      	bne.n	8003456 <HAL_GPIO_EXTI_Callback+0xde>
        }
    }

    for (volatile uint32_t i = 0; i < timedelay; i++);
 800347e:	2300      	movs	r3, #0
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	e002      	b.n	800348a <HAL_GPIO_EXTI_Callback+0x112>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	3301      	adds	r3, #1
 8003488:	60fb      	str	r3, [r7, #12]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	429a      	cmp	r2, r3
 8003490:	bf8c      	ite	hi
 8003492:	2301      	movhi	r3, #1
 8003494:	2300      	movls	r3, #0
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f3      	bne.n	8003484 <HAL_GPIO_EXTI_Callback+0x10c>

    __HAL_GPIO_EXTI_CLEAR_FLAG(GPIO_pin);
 800349c:	4a0d      	ldr	r2, [pc, #52]	; (80034d4 <HAL_GPIO_EXTI_Callback+0x15c>)
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	6153      	str	r3, [r2, #20]
}
 80034a2:	bf00      	nop
 80034a4:	3720      	adds	r7, #32
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	0027ac40 	.word	0x0027ac40
 80034b0:	0800df88 	.word	0x0800df88
 80034b4:	0800dfa0 	.word	0x0800dfa0
 80034b8:	0800dfac 	.word	0x0800dfac
 80034bc:	200003e0 	.word	0x200003e0
 80034c0:	48000800 	.word	0x48000800
 80034c4:	0800dfc8 	.word	0x0800dfc8
 80034c8:	0800dfe8 	.word	0x0800dfe8
 80034cc:	0800e008 	.word	0x0800e008
 80034d0:	0800e028 	.word	0x0800e028
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
    blib::Analog::getInstance().sampling();
 80034e0:	f7fe f950 	bl	8001784 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 80034e4:	4603      	mov	r3, r0
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fd fc08 	bl	8000cfc <_ZN4blib6Analog8samplingEv>
}
 80034ec:	bf00      	nop
 80034ee:	3708      	adds	r7, #8
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80034fa:	f000 fe43 	bl	8004184 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80034fe:	f000 f83f 	bl	8003580 <_Z18SystemClock_Configv>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8003502:	f000 fa71 	bl	80039e8 <_ZL12MX_GPIO_Initv>
    MX_DMA_Init();
 8003506:	f000 fa51 	bl	80039ac <_ZL11MX_DMA_Initv>
    MX_ADC1_Init();
 800350a:	f000 f8ad 	bl	8003668 <_ZL12MX_ADC1_Initv>
    MX_I2C1_Init();
 800350e:	f000 f93b 	bl	8003788 <_ZL12MX_I2C1_Initv>
    MX_USART2_UART_Init();
 8003512:	f000 fa17 	bl	8003944 <_ZL19MX_USART2_UART_Initv>
    MX_TIM2_Init();
 8003516:	f000 f985 	bl	8003824 <_ZL12MX_TIM2_Initv>
    /* USER CODE BEGIN 2 */
    LOGI("MPPT SOLAR CHARGE CONTROLLER");
 800351a:	4b14      	ldr	r3, [pc, #80]	; (800356c <main+0x78>)
 800351c:	22ac      	movs	r2, #172	; 0xac
 800351e:	4914      	ldr	r1, [pc, #80]	; (8003570 <main+0x7c>)
 8003520:	4814      	ldr	r0, [pc, #80]	; (8003574 <main+0x80>)
 8003522:	f7fe f95b 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("DESIGNED BY ");
 8003526:	4b11      	ldr	r3, [pc, #68]	; (800356c <main+0x78>)
 8003528:	22ad      	movs	r2, #173	; 0xad
 800352a:	4911      	ldr	r1, [pc, #68]	; (8003570 <main+0x7c>)
 800352c:	4812      	ldr	r0, [pc, #72]	; (8003578 <main+0x84>)
 800352e:	f7fe f955 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("STARTING DEVICE...");
 8003532:	4b0e      	ldr	r3, [pc, #56]	; (800356c <main+0x78>)
 8003534:	22ae      	movs	r2, #174	; 0xae
 8003536:	490e      	ldr	r1, [pc, #56]	; (8003570 <main+0x7c>)
 8003538:	4810      	ldr	r0, [pc, #64]	; (800357c <main+0x88>)
 800353a:	f7fe f94f 	bl	80017dc <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>

    auto &analog = blib::Analog::getInstance();
 800353e:	f7fe f921 	bl	8001784 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 8003542:	60f8      	str	r0, [r7, #12]
    auto &chargeCtrl = blib::ChargeControl::getInstance();
 8003544:	f7fe fa10 	bl	8001968 <_ZN4blib2dp9SingletonINS_13ChargeControlEE11getInstanceEv>
 8003548:	60b8      	str	r0, [r7, #8]
    auto &lcdSimulate = blib::LcdSimulate::getInstance();
 800354a:	f000 fb29 	bl	8003ba0 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv>
 800354e:	6078      	str	r0, [r7, #4]
    while (1)
    {
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
        analog.readAnalog();
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f7fd fbe3 	bl	8000d1c <_ZN4blib6Analog10readAnalogEv>
        chargeCtrl.run();
 8003556:	68b8      	ldr	r0, [r7, #8]
 8003558:	f7fd feec 	bl	8001334 <_ZN4blib13ChargeControl3runEv>
//        serialMnt.show();
//        monitor.showMenu();
        lcdSimulate.run();
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7fe fa9b 	bl	8001a98 <_ZN4blib11LcdSimulate3runEv>
        HAL_Delay(500);
 8003562:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003566:	f000 fe73 	bl	8004250 <HAL_Delay>
        analog.readAnalog();
 800356a:	e7f1      	b.n	8003550 <main+0x5c>
 800356c:	0800e04c 	.word	0x0800e04c
 8003570:	0800dfa0 	.word	0x0800dfa0
 8003574:	0800e054 	.word	0x0800e054
 8003578:	0800e080 	.word	0x0800e080
 800357c:	0800e09c 	.word	0x0800e09c

08003580 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b0a6      	sub	sp, #152	; 0x98
 8003584:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003586:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800358a:	2228      	movs	r2, #40	; 0x28
 800358c:	2100      	movs	r1, #0
 800358e:	4618      	mov	r0, r3
 8003590:	f008 f83b 	bl	800b60a <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003594:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	605a      	str	r2, [r3, #4]
 800359e:	609a      	str	r2, [r3, #8]
 80035a0:	60da      	str	r2, [r3, #12]
 80035a2:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80035a4:	1d3b      	adds	r3, r7, #4
 80035a6:	2258      	movs	r2, #88	; 0x58
 80035a8:	2100      	movs	r1, #0
 80035aa:	4618      	mov	r0, r3
 80035ac:	f008 f82d 	bl	800b60a <memset>

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035b0:	2302      	movs	r3, #2
 80035b2:	673b      	str	r3, [r7, #112]	; 0x70
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035b4:	2301      	movs	r3, #1
 80035b6:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035b8:	2310      	movs	r3, #16
 80035ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035be:	2302      	movs	r3, #2
 80035c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80035c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80035cc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80035d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80035d4:	2300      	movs	r3, #0
 80035d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80035de:	4618      	mov	r0, r3
 80035e0:	f003 f8a4 	bl	800672c <HAL_RCC_OscConfig>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	bf14      	ite	ne
 80035ea:	2301      	movne	r3, #1
 80035ec:	2300      	moveq	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <_Z18SystemClock_Configv+0x78>
    {
        Error_Handler();
 80035f4:	f000 fa9e 	bl	8003b34 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 80035f8:	230f      	movs	r3, #15
 80035fa:	65fb      	str	r3, [r7, #92]	; 0x5c
            | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035fc:	2302      	movs	r3, #2
 80035fe:	663b      	str	r3, [r7, #96]	; 0x60
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003600:	2300      	movs	r3, #0
 8003602:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003604:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003608:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800360a:	2300      	movs	r3, #0
 800360c:	66fb      	str	r3, [r7, #108]	; 0x6c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800360e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003612:	2102      	movs	r1, #2
 8003614:	4618      	mov	r0, r3
 8003616:	f004 f8dd 	bl	80077d4 <HAL_RCC_ClockConfig>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	bf14      	ite	ne
 8003620:	2301      	movne	r3, #1
 8003622:	2300      	moveq	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <_Z18SystemClock_Configv+0xae>
    {
        Error_Handler();
 800362a:	f000 fa83 	bl	8003b34 <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_I2C1
 800362e:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <_Z18SystemClock_Configv+0xe4>)
 8003630:	607b      	str	r3, [r7, #4]
            | RCC_PERIPHCLK_TIM2;
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003632:	2300      	movs	r3, #0
 8003634:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003636:	2300      	movs	r3, #0
 8003638:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800363a:	2300      	movs	r3, #0
 800363c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800363e:	1d3b      	adds	r3, r7, #4
 8003640:	4618      	mov	r0, r3
 8003642:	f004 fafd 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	bf14      	ite	ne
 800364c:	2301      	movne	r3, #1
 800364e:	2300      	moveq	r3, #0
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <_Z18SystemClock_Configv+0xda>
    {
        Error_Handler();
 8003656:	f000 fa6d 	bl	8003b34 <Error_Handler>
    }
}
 800365a:	bf00      	nop
 800365c:	3798      	adds	r7, #152	; 0x98
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	00100022 	.word	0x00100022

08003668 <_ZL12MX_ADC1_Initv>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b08a      	sub	sp, #40	; 0x28
 800366c:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_MultiModeTypeDef multimode = { 0 };
 800366e:	f107 031c 	add.w	r3, r7, #28
 8003672:	2200      	movs	r2, #0
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	605a      	str	r2, [r3, #4]
 8003678:	609a      	str	r2, [r3, #8]
    ADC_ChannelConfTypeDef sConfig = { 0 };
 800367a:	1d3b      	adds	r3, r7, #4
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	605a      	str	r2, [r3, #4]
 8003682:	609a      	str	r2, [r3, #8]
 8003684:	60da      	str	r2, [r3, #12]
 8003686:	611a      	str	r2, [r3, #16]
 8003688:	615a      	str	r2, [r3, #20]

    /* USER CODE END ADC1_Init 1 */

    /** Common config
     */
    hadc1.Instance = ADC1;
 800368a:	4b3e      	ldr	r3, [pc, #248]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 800368c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003690:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003692:	4b3c      	ldr	r3, [pc, #240]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 8003694:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003698:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800369a:	4b3a      	ldr	r3, [pc, #232]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 800369c:	2200      	movs	r2, #0
 800369e:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80036a0:	4b38      	ldr	r3, [pc, #224]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036a2:	2201      	movs	r2, #1
 80036a4:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 80036a6:	4b37      	ldr	r3, [pc, #220]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	765a      	strb	r2, [r3, #25]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80036ac:	4b35      	ldr	r3, [pc, #212]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80036b4:	4b33      	ldr	r3, [pc, #204]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80036ba:	4b32      	ldr	r3, [pc, #200]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036bc:	2201      	movs	r2, #1
 80036be:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036c0:	4b30      	ldr	r3, [pc, #192]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 2;
 80036c6:	4b2f      	ldr	r3, [pc, #188]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036c8:	2202      	movs	r2, #2
 80036ca:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 80036cc:	4b2d      	ldr	r3, [pc, #180]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80036d4:	4b2b      	ldr	r3, [pc, #172]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036d6:	2208      	movs	r2, #8
 80036d8:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 80036da:	4b2a      	ldr	r3, [pc, #168]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036dc:	2200      	movs	r2, #0
 80036de:	761a      	strb	r2, [r3, #24]
    hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80036e0:	4b28      	ldr	r3, [pc, #160]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	635a      	str	r2, [r3, #52]	; 0x34
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80036e6:	4827      	ldr	r0, [pc, #156]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 80036e8:	f000 fdea 	bl	80042c0 <HAL_ADC_Init>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	bf14      	ite	ne
 80036f2:	2301      	movne	r3, #1
 80036f4:	2300      	moveq	r3, #0
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <_ZL12MX_ADC1_Initv+0x98>
    {
        Error_Handler();
 80036fc:	f000 fa1a 	bl	8003b34 <Error_Handler>
    }

    /** Configure the ADC multi-mode
     */
    multimode.Mode = ADC_MODE_INDEPENDENT;
 8003700:	2300      	movs	r3, #0
 8003702:	61fb      	str	r3, [r7, #28]
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003704:	f107 031c 	add.w	r3, r7, #28
 8003708:	4619      	mov	r1, r3
 800370a:	481e      	ldr	r0, [pc, #120]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 800370c:	f001 fc3a 	bl	8004f84 <HAL_ADCEx_MultiModeConfigChannel>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	bf14      	ite	ne
 8003716:	2301      	movne	r3, #1
 8003718:	2300      	moveq	r3, #0
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <_ZL12MX_ADC1_Initv+0xbc>
    {
        Error_Handler();
 8003720:	f000 fa08 	bl	8003b34 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_1;
 8003724:	2301      	movs	r3, #1
 8003726:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8003728:	2301      	movs	r3, #1
 800372a:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800372c:	2301      	movs	r3, #1
 800372e:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8003730:	2307      	movs	r3, #7
 8003732:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
    sConfig.Offset = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	61bb      	str	r3, [r7, #24]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800373c:	1d3b      	adds	r3, r7, #4
 800373e:	4619      	mov	r1, r3
 8003740:	4810      	ldr	r0, [pc, #64]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 8003742:	f001 f935 	bl	80049b0 <HAL_ADC_ConfigChannel>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	bf14      	ite	ne
 800374c:	2301      	movne	r3, #1
 800374e:	2300      	moveq	r3, #0
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <_ZL12MX_ADC1_Initv+0xf2>
    {
        Error_Handler();
 8003756:	f000 f9ed 	bl	8003b34 <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Rank = ADC_REGULAR_RANK_2;
 800375a:	2302      	movs	r3, #2
 800375c:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800375e:	1d3b      	adds	r3, r7, #4
 8003760:	4619      	mov	r1, r3
 8003762:	4808      	ldr	r0, [pc, #32]	; (8003784 <_ZL12MX_ADC1_Initv+0x11c>)
 8003764:	f001 f924 	bl	80049b0 <HAL_ADC_ConfigChannel>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	d001      	beq.n	800377c <_ZL12MX_ADC1_Initv+0x114>
    {
        Error_Handler();
 8003778:	f000 f9dc 	bl	8003b34 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 800377c:	bf00      	nop
 800377e:	3728      	adds	r7, #40	; 0x28
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	20000224 	.word	0x20000224

08003788 <_ZL12MX_I2C1_Initv>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 800378c:	4b22      	ldr	r3, [pc, #136]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 800378e:	4a23      	ldr	r2, [pc, #140]	; (800381c <_ZL12MX_I2C1_Initv+0x94>)
 8003790:	601a      	str	r2, [r3, #0]
    hi2c1.Init.Timing = 0x2000090E;
 8003792:	4b21      	ldr	r3, [pc, #132]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 8003794:	4a22      	ldr	r2, [pc, #136]	; (8003820 <_ZL12MX_I2C1_Initv+0x98>)
 8003796:	605a      	str	r2, [r3, #4]
    hi2c1.Init.OwnAddress1 = 0;
 8003798:	4b1f      	ldr	r3, [pc, #124]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 800379a:	2200      	movs	r2, #0
 800379c:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800379e:	4b1e      	ldr	r3, [pc, #120]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037a0:	2201      	movs	r2, #1
 80037a2:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037a4:	4b1c      	ldr	r3, [pc, #112]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 80037aa:	4b1b      	ldr	r3, [pc, #108]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037b0:	4b19      	ldr	r3, [pc, #100]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037b6:	4b18      	ldr	r3, [pc, #96]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037bc:	4b16      	ldr	r3, [pc, #88]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037be:	2200      	movs	r2, #0
 80037c0:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80037c2:	4815      	ldr	r0, [pc, #84]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037c4:	f002 fb86 	bl	8005ed4 <HAL_I2C_Init>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	bf14      	ite	ne
 80037ce:	2301      	movne	r3, #1
 80037d0:	2300      	moveq	r3, #0
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <_ZL12MX_I2C1_Initv+0x54>
    {
        Error_Handler();
 80037d8:	f000 f9ac 	bl	8003b34 <Error_Handler>
    }

    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037dc:	2100      	movs	r1, #0
 80037de:	480e      	ldr	r0, [pc, #56]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037e0:	f002 ff0c 	bl	80065fc <HAL_I2CEx_ConfigAnalogFilter>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	bf14      	ite	ne
 80037ea:	2301      	movne	r3, #1
 80037ec:	2300      	moveq	r3, #0
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <_ZL12MX_I2C1_Initv+0x70>
    {
        Error_Handler();
 80037f4:	f000 f99e 	bl	8003b34 <Error_Handler>
    }

    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80037f8:	2100      	movs	r1, #0
 80037fa:	4807      	ldr	r0, [pc, #28]	; (8003818 <_ZL12MX_I2C1_Initv+0x90>)
 80037fc:	f002 ff49 	bl	8006692 <HAL_I2CEx_ConfigDigitalFilter>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	bf14      	ite	ne
 8003806:	2301      	movne	r3, #1
 8003808:	2300      	moveq	r3, #0
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <_ZL12MX_I2C1_Initv+0x8c>
    {
        Error_Handler();
 8003810:	f000 f990 	bl	8003b34 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 8003814:	bf00      	nop
 8003816:	bd80      	pop	{r7, pc}
 8003818:	200002b8 	.word	0x200002b8
 800381c:	40005400 	.word	0x40005400
 8003820:	2000090e 	.word	0x2000090e

08003824 <_ZL12MX_TIM2_Initv>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b08e      	sub	sp, #56	; 0x38
 8003828:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800382a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	605a      	str	r2, [r3, #4]
 8003834:	609a      	str	r2, [r3, #8]
 8003836:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003838:	f107 031c 	add.w	r3, r7, #28
 800383c:	2200      	movs	r2, #0
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	605a      	str	r2, [r3, #4]
 8003842:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8003844:	463b      	mov	r3, r7
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	605a      	str	r2, [r3, #4]
 800384c:	609a      	str	r2, [r3, #8]
 800384e:	60da      	str	r2, [r3, #12]
 8003850:	611a      	str	r2, [r3, #16]
 8003852:	615a      	str	r2, [r3, #20]
 8003854:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 8003856:	4b3a      	ldr	r3, [pc, #232]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003858:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800385c:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 0;
 800385e:	4b38      	ldr	r3, [pc, #224]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003860:	2200      	movs	r2, #0
 8003862:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003864:	4b36      	ldr	r3, [pc, #216]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003866:	2200      	movs	r2, #0
 8003868:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 1440;
 800386a:	4b35      	ldr	r3, [pc, #212]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 800386c:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8003870:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003872:	4b33      	ldr	r3, [pc, #204]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003874:	2200      	movs	r2, #0
 8003876:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003878:	4b31      	ldr	r3, [pc, #196]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 800387a:	2280      	movs	r2, #128	; 0x80
 800387c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800387e:	4830      	ldr	r0, [pc, #192]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003880:	f004 fbfc 	bl	800807c <HAL_TIM_Base_Init>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	bf14      	ite	ne
 800388a:	2301      	movne	r3, #1
 800388c:	2300      	moveq	r3, #0
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <_ZL12MX_TIM2_Initv+0x74>
    {
        Error_Handler();
 8003894:	f000 f94e 	bl	8003b34 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800389c:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800389e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038a2:	4619      	mov	r1, r3
 80038a4:	4826      	ldr	r0, [pc, #152]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 80038a6:	f004 ffe1 	bl	800886c <HAL_TIM_ConfigClockSource>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf14      	ite	ne
 80038b0:	2301      	movne	r3, #1
 80038b2:	2300      	moveq	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <_ZL12MX_TIM2_Initv+0x9a>
    {
        Error_Handler();
 80038ba:	f000 f93b 	bl	8003b34 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80038be:	4820      	ldr	r0, [pc, #128]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 80038c0:	f004 fc33 	bl	800812a <HAL_TIM_PWM_Init>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	bf14      	ite	ne
 80038ca:	2301      	movne	r3, #1
 80038cc:	2300      	moveq	r3, #0
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d001      	beq.n	80038d8 <_ZL12MX_TIM2_Initv+0xb4>
    {
        Error_Handler();
 80038d4:	f000 f92e 	bl	8003b34 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038e0:	f107 031c 	add.w	r3, r7, #28
 80038e4:	4619      	mov	r1, r3
 80038e6:	4816      	ldr	r0, [pc, #88]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 80038e8:	f005 fd20 	bl	800932c <HAL_TIMEx_MasterConfigSynchronization>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	bf14      	ite	ne
 80038f2:	2301      	movne	r3, #1
 80038f4:	2300      	moveq	r3, #0
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <_ZL12MX_TIM2_Initv+0xdc>
    {
        Error_Handler();
 80038fc:	f000 f91a 	bl	8003b34 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003900:	2360      	movs	r3, #96	; 0x60
 8003902:	603b      	str	r3, [r7, #0]
    sConfigOC.Pulse = 8;
 8003904:	2308      	movs	r3, #8
 8003906:	607b      	str	r3, [r7, #4]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003908:	2300      	movs	r3, #0
 800390a:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800390c:	2300      	movs	r3, #0
 800390e:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003910:	463b      	mov	r3, r7
 8003912:	2200      	movs	r2, #0
 8003914:	4619      	mov	r1, r3
 8003916:	480a      	ldr	r0, [pc, #40]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003918:	f004 fe94 	bl	8008644 <HAL_TIM_PWM_ConfigChannel>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	bf14      	ite	ne
 8003922:	2301      	movne	r3, #1
 8003924:	2300      	moveq	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <_ZL12MX_TIM2_Initv+0x10c>
    {
        Error_Handler();
 800392c:	f000 f902 	bl	8003b34 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
    HAL_TIM_MspPostInit(&htim2);
 8003930:	4803      	ldr	r0, [pc, #12]	; (8003940 <_ZL12MX_TIM2_Initv+0x11c>)
 8003932:	f000 fa55 	bl	8003de0 <HAL_TIM_MspPostInit>

}
 8003936:	bf00      	nop
 8003938:	3738      	adds	r7, #56	; 0x38
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	2000030c 	.word	0x2000030c

08003944 <_ZL19MX_USART2_UART_Initv>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8003948:	4b16      	ldr	r3, [pc, #88]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800394a:	4a17      	ldr	r2, [pc, #92]	; (80039a8 <_ZL19MX_USART2_UART_Initv+0x64>)
 800394c:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800394e:	4b15      	ldr	r3, [pc, #84]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003950:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003954:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003956:	4b13      	ldr	r3, [pc, #76]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003958:	2200      	movs	r2, #0
 800395a:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 800395c:	4b11      	ldr	r3, [pc, #68]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800395e:	2200      	movs	r2, #0
 8003960:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8003962:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003964:	2200      	movs	r2, #0
 8003966:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8003968:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800396a:	220c      	movs	r2, #12
 800396c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800396e:	4b0d      	ldr	r3, [pc, #52]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003970:	2200      	movs	r2, #0
 8003972:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003974:	4b0b      	ldr	r3, [pc, #44]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003976:	2200      	movs	r2, #0
 8003978:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800397a:	4b0a      	ldr	r3, [pc, #40]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800397c:	2200      	movs	r2, #0
 800397e:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003980:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003982:	2200      	movs	r2, #0
 8003984:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8003986:	4807      	ldr	r0, [pc, #28]	; (80039a4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8003988:	f005 fd7a 	bl	8009480 <HAL_UART_Init>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	bf14      	ite	ne
 8003992:	2301      	movne	r3, #1
 8003994:	2300      	moveq	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <_ZL19MX_USART2_UART_Initv+0x5c>
    {
        Error_Handler();
 800399c:	f000 f8ca 	bl	8003b34 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 80039a0:	bf00      	nop
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	20000358 	.word	0x20000358
 80039a8:	40004400 	.word	0x40004400

080039ac <_ZL11MX_DMA_Initv>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 80039b2:	4b0c      	ldr	r3, [pc, #48]	; (80039e4 <_ZL11MX_DMA_Initv+0x38>)
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	4a0b      	ldr	r2, [pc, #44]	; (80039e4 <_ZL11MX_DMA_Initv+0x38>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6153      	str	r3, [r2, #20]
 80039be:	4b09      	ldr	r3, [pc, #36]	; (80039e4 <_ZL11MX_DMA_Initv+0x38>)
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	607b      	str	r3, [r7, #4]
 80039c8:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA1_Channel1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80039ca:	2200      	movs	r2, #0
 80039cc:	2100      	movs	r1, #0
 80039ce:	200b      	movs	r0, #11
 80039d0:	f001 fe8b 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80039d4:	200b      	movs	r0, #11
 80039d6:	f001 fea4 	bl	8005722 <HAL_NVIC_EnableIRQ>

}
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40021000 	.word	0x40021000

080039e8 <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b088      	sub	sp, #32
 80039ec:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80039ee:	f107 030c 	add.w	r3, r7, #12
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	605a      	str	r2, [r3, #4]
 80039f8:	609a      	str	r2, [r3, #8]
 80039fa:	60da      	str	r2, [r3, #12]
 80039fc:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039fe:	4b4a      	ldr	r3, [pc, #296]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	4a49      	ldr	r2, [pc, #292]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003a08:	6153      	str	r3, [r2, #20]
 8003a0a:	4b47      	ldr	r3, [pc, #284]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a12:	60bb      	str	r3, [r7, #8]
 8003a14:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a16:	4b44      	ldr	r3, [pc, #272]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	4a43      	ldr	r2, [pc, #268]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a20:	6153      	str	r3, [r2, #20]
 8003a22:	4b41      	ldr	r3, [pc, #260]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a2a:	607b      	str	r3, [r7, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a2e:	4b3e      	ldr	r3, [pc, #248]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	4a3d      	ldr	r2, [pc, #244]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a38:	6153      	str	r3, [r2, #20]
 8003a3a:	4b3b      	ldr	r3, [pc, #236]	; (8003b28 <_ZL12MX_GPIO_Initv+0x140>)
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, LED_RED_Pin | LED_YEL_Pin | LED_GRE_Pin, GPIO_PIN_SET);
 8003a46:	2201      	movs	r2, #1
 8003a48:	2107      	movs	r1, #7
 8003a4a:	4838      	ldr	r0, [pc, #224]	; (8003b2c <_ZL12MX_GPIO_Initv+0x144>)
 8003a4c:	f002 fa12 	bl	8005e74 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, INVERTER_CTRL_Pin | BUCK_EN_Pin, GPIO_PIN_SET);
 8003a50:	2201      	movs	r2, #1
 8003a52:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8003a56:	4836      	ldr	r0, [pc, #216]	; (8003b30 <_ZL12MX_GPIO_Initv+0x148>)
 8003a58:	f002 fa0c 	bl	8005e74 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, BFC_Pin | FAN_Pin, GPIO_PIN_SET);
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8003a62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a66:	f002 fa05 	bl	8005e74 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : BUT_UP_Pin BUT_DOWN_Pin BUT_BACK_Pin BUT_SEL_Pin */
    GPIO_InitStruct.Pin = BUT_UP_Pin | BUT_DOWN_Pin | BUT_BACK_Pin | BUT_SEL_Pin;
 8003a6a:	230f      	movs	r3, #15
 8003a6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003a6e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003a72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a74:	2301      	movs	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a78:	f107 030c 	add.w	r3, r7, #12
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	482c      	ldr	r0, [pc, #176]	; (8003b30 <_ZL12MX_GPIO_Initv+0x148>)
 8003a80:	f002 f856 	bl	8005b30 <HAL_GPIO_Init>

    /*Configure GPIO pins : LED_RED_Pin LED_YEL_Pin LED_GRE_Pin */
    GPIO_InitStruct.Pin = LED_RED_Pin | LED_YEL_Pin | LED_GRE_Pin;
 8003a84:	2307      	movs	r3, #7
 8003a86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	2300      	movs	r3, #0
 8003a92:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a94:	f107 030c 	add.w	r3, r7, #12
 8003a98:	4619      	mov	r1, r3
 8003a9a:	4824      	ldr	r0, [pc, #144]	; (8003b2c <_ZL12MX_GPIO_Initv+0x144>)
 8003a9c:	f002 f848 	bl	8005b30 <HAL_GPIO_Init>

    /*Configure GPIO pins : INVERTER_CTRL_Pin BUCK_EN_Pin */
    GPIO_InitStruct.Pin = INVERTER_CTRL_Pin | BUCK_EN_Pin;
 8003aa0:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003aa4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ab2:	f107 030c 	add.w	r3, r7, #12
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	481d      	ldr	r0, [pc, #116]	; (8003b30 <_ZL12MX_GPIO_Initv+0x148>)
 8003aba:	f002 f839 	bl	8005b30 <HAL_GPIO_Init>

    /*Configure GPIO pins : BFC_Pin FAN_Pin */
    GPIO_InitStruct.Pin = BFC_Pin | FAN_Pin;
 8003abe:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8003ac2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003acc:	2300      	movs	r3, #0
 8003ace:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ad0:	f107 030c 	add.w	r3, r7, #12
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ada:	f002 f829 	bl	8005b30 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	2006      	movs	r0, #6
 8003ae4:	f001 fe01 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003ae8:	2006      	movs	r0, #6
 8003aea:	f001 fe1a 	bl	8005722 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2100      	movs	r1, #0
 8003af2:	2007      	movs	r0, #7
 8003af4:	f001 fdf9 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003af8:	2007      	movs	r0, #7
 8003afa:	f001 fe12 	bl	8005722 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 8003afe:	2200      	movs	r2, #0
 8003b00:	2100      	movs	r1, #0
 8003b02:	2008      	movs	r0, #8
 8003b04:	f001 fdf1 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 8003b08:	2008      	movs	r0, #8
 8003b0a:	f001 fe0a 	bl	8005722 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2100      	movs	r1, #0
 8003b12:	2009      	movs	r0, #9
 8003b14:	f001 fde9 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003b18:	2009      	movs	r0, #9
 8003b1a:	f001 fe02 	bl	8005722 <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 8003b1e:	bf00      	nop
 8003b20:	3720      	adds	r7, #32
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	48000400 	.word	0x48000400
 8003b30:	48000800 	.word	0x48000800

08003b34 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b38:	b672      	cpsid	i
}
 8003b3a:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8003b3c:	e7fe      	b.n	8003b3c <Error_Handler+0x8>
	...

08003b40 <_ZN4blib2dp9SingletonINS_11LcdSimulateEEC1Ev>:
                Singleton()
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
                {
 8003b48:	4a04      	ldr	r2, [pc, #16]	; (8003b5c <_ZN4blib2dp9SingletonINS_11LcdSimulateEEC1Ev+0x1c>)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	601a      	str	r2, [r3, #0]
                }
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4618      	mov	r0, r3
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	0800e1ac 	.word	0x0800e1ac

08003b60 <_ZN4blib2dp9SingletonINS_11LcdSimulateEED1Ev>:
                virtual ~Singleton()
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
                }
 8003b68:	4a04      	ldr	r2, [pc, #16]	; (8003b7c <_ZN4blib2dp9SingletonINS_11LcdSimulateEED1Ev+0x1c>)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4618      	mov	r0, r3
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	0800e1ac 	.word	0x0800e1ac

08003b80 <_ZN4blib2dp9SingletonINS_11LcdSimulateEED0Ev>:
                virtual ~Singleton()
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
                }
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7ff ffe9 	bl	8003b60 <_ZN4blib2dp9SingletonINS_11LcdSimulateEED1Ev>
 8003b8e:	2104      	movs	r1, #4
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f006 fcb5 	bl	800a500 <_ZdlPvj>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3708      	adds	r7, #8
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv>:
                static T& getInstance()
 8003ba0:	b598      	push	{r3, r4, r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 8003ba4:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv+0x28>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d109      	bne.n	8003bc0 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv+0x20>
                        mInstance = new T();
 8003bac:	2020      	movs	r0, #32
 8003bae:	f006 fca9 	bl	800a504 <_Znwj>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	461c      	mov	r4, r3
 8003bb6:	4620      	mov	r0, r4
 8003bb8:	f7fd feec 	bl	8001994 <_ZN4blib11LcdSimulateC1Ev>
 8003bbc:	4b02      	ldr	r3, [pc, #8]	; (8003bc8 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv+0x28>)
 8003bbe:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 8003bc0:	4b01      	ldr	r3, [pc, #4]	; (8003bc8 <_ZN4blib2dp9SingletonINS_11LcdSimulateEE11getInstanceEv+0x28>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
                }
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	bd98      	pop	{r3, r4, r7, pc}
 8003bc8:	200003e8 	.word	0x200003e8

08003bcc <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv>:
                static T& getInstance()
 8003bcc:	b598      	push	{r3, r4, r7, lr}
 8003bce:	af00      	add	r7, sp, #0
                    if (mInstance == nullptr)
 8003bd0:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x28>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x20>
                        mInstance = new T();
 8003bd8:	2008      	movs	r0, #8
 8003bda:	f006 fc93 	bl	800a504 <_Znwj>
 8003bde:	4603      	mov	r3, r0
 8003be0:	461c      	mov	r4, r3
 8003be2:	4620      	mov	r0, r4
 8003be4:	f006 f90e 	bl	8009e04 <_ZN4blib6ButtonC1Ev>
 8003be8:	4b02      	ldr	r3, [pc, #8]	; (8003bf4 <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x28>)
 8003bea:	601c      	str	r4, [r3, #0]
                    return *mInstance;
 8003bec:	4b01      	ldr	r3, [pc, #4]	; (8003bf4 <_ZN4blib2dp9SingletonINS_6ButtonEE11getInstanceEv+0x28>)
 8003bee:	681b      	ldr	r3, [r3, #0]
                }
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	bd98      	pop	{r3, r4, r7, pc}
 8003bf4:	200003e4 	.word	0x200003e4

08003bf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bfe:	4b0f      	ldr	r3, [pc, #60]	; (8003c3c <HAL_MspInit+0x44>)
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	4a0e      	ldr	r2, [pc, #56]	; (8003c3c <HAL_MspInit+0x44>)
 8003c04:	f043 0301 	orr.w	r3, r3, #1
 8003c08:	6193      	str	r3, [r2, #24]
 8003c0a:	4b0c      	ldr	r3, [pc, #48]	; (8003c3c <HAL_MspInit+0x44>)
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	607b      	str	r3, [r7, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c16:	4b09      	ldr	r3, [pc, #36]	; (8003c3c <HAL_MspInit+0x44>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	4a08      	ldr	r2, [pc, #32]	; (8003c3c <HAL_MspInit+0x44>)
 8003c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c20:	61d3      	str	r3, [r2, #28]
 8003c22:	4b06      	ldr	r3, [pc, #24]	; (8003c3c <HAL_MspInit+0x44>)
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	603b      	str	r3, [r7, #0]
 8003c2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40021000 	.word	0x40021000

08003c40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b08a      	sub	sp, #40	; 0x28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c48:	f107 0314 	add.w	r3, r7, #20
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	605a      	str	r2, [r3, #4]
 8003c52:	609a      	str	r2, [r3, #8]
 8003c54:	60da      	str	r2, [r3, #12]
 8003c56:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c60:	d14c      	bne.n	8003cfc <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003c62:	4b28      	ldr	r3, [pc, #160]	; (8003d04 <HAL_ADC_MspInit+0xc4>)
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	4a27      	ldr	r2, [pc, #156]	; (8003d04 <HAL_ADC_MspInit+0xc4>)
 8003c68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	6153      	str	r3, [r2, #20]
 8003c6e:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <HAL_ADC_MspInit+0xc4>)
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c76:	613b      	str	r3, [r7, #16]
 8003c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c7a:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <HAL_ADC_MspInit+0xc4>)
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	4a21      	ldr	r2, [pc, #132]	; (8003d04 <HAL_ADC_MspInit+0xc4>)
 8003c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c84:	6153      	str	r3, [r2, #20]
 8003c86:	4b1f      	ldr	r3, [pc, #124]	; (8003d04 <HAL_ADC_MspInit+0xc4>)
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	60fb      	str	r3, [r7, #12]
 8003c90:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003c92:	2303      	movs	r3, #3
 8003c94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c96:	2303      	movs	r3, #3
 8003c98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c9e:	f107 0314 	add.w	r3, r7, #20
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ca8:	f001 ff42 	bl	8005b30 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003cac:	4b16      	ldr	r3, [pc, #88]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cae:	4a17      	ldr	r2, [pc, #92]	; (8003d0c <HAL_ADC_MspInit+0xcc>)
 8003cb0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cb2:	4b15      	ldr	r3, [pc, #84]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cb8:	4b13      	ldr	r3, [pc, #76]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003cbe:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cc0:	2280      	movs	r2, #128	; 0x80
 8003cc2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003cc4:	4b10      	ldr	r3, [pc, #64]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ccc:	4b0e      	ldr	r3, [pc, #56]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cd2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003cd4:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003cda:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003ce0:	4809      	ldr	r0, [pc, #36]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003ce2:	f001 fd38 	bl	8005756 <HAL_DMA_Init>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8003cec:	f7ff ff22 	bl	8003b34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a05      	ldr	r2, [pc, #20]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cf4:	639a      	str	r2, [r3, #56]	; 0x38
 8003cf6:	4a04      	ldr	r2, [pc, #16]	; (8003d08 <HAL_ADC_MspInit+0xc8>)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003cfc:	bf00      	nop
 8003cfe:	3728      	adds	r7, #40	; 0x28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40021000 	.word	0x40021000
 8003d08:	20000274 	.word	0x20000274
 8003d0c:	40020008 	.word	0x40020008

08003d10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08a      	sub	sp, #40	; 0x28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d18:	f107 0314 	add.w	r3, r7, #20
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	605a      	str	r2, [r3, #4]
 8003d22:	609a      	str	r2, [r3, #8]
 8003d24:	60da      	str	r2, [r3, #12]
 8003d26:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a17      	ldr	r2, [pc, #92]	; (8003d8c <HAL_I2C_MspInit+0x7c>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d127      	bne.n	8003d82 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d32:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <HAL_I2C_MspInit+0x80>)
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	4a16      	ldr	r2, [pc, #88]	; (8003d90 <HAL_I2C_MspInit+0x80>)
 8003d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d3c:	6153      	str	r3, [r2, #20]
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <HAL_I2C_MspInit+0x80>)
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d4a:	23c0      	movs	r3, #192	; 0xc0
 8003d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d4e:	2312      	movs	r3, #18
 8003d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d56:	2303      	movs	r3, #3
 8003d58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003d5a:	2304      	movs	r3, #4
 8003d5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d5e:	f107 0314 	add.w	r3, r7, #20
 8003d62:	4619      	mov	r1, r3
 8003d64:	480b      	ldr	r0, [pc, #44]	; (8003d94 <HAL_I2C_MspInit+0x84>)
 8003d66:	f001 fee3 	bl	8005b30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d6a:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <HAL_I2C_MspInit+0x80>)
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	4a08      	ldr	r2, [pc, #32]	; (8003d90 <HAL_I2C_MspInit+0x80>)
 8003d70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003d74:	61d3      	str	r3, [r2, #28]
 8003d76:	4b06      	ldr	r3, [pc, #24]	; (8003d90 <HAL_I2C_MspInit+0x80>)
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003d82:	bf00      	nop
 8003d84:	3728      	adds	r7, #40	; 0x28
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	40005400 	.word	0x40005400
 8003d90:	40021000 	.word	0x40021000
 8003d94:	48000400 	.word	0x48000400

08003d98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003da8:	d113      	bne.n	8003dd2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003daa:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <HAL_TIM_Base_MspInit+0x44>)
 8003dac:	69db      	ldr	r3, [r3, #28]
 8003dae:	4a0b      	ldr	r2, [pc, #44]	; (8003ddc <HAL_TIM_Base_MspInit+0x44>)
 8003db0:	f043 0301 	orr.w	r3, r3, #1
 8003db4:	61d3      	str	r3, [r2, #28]
 8003db6:	4b09      	ldr	r3, [pc, #36]	; (8003ddc <HAL_TIM_Base_MspInit+0x44>)
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	60fb      	str	r3, [r7, #12]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	201c      	movs	r0, #28
 8003dc8:	f001 fc8f 	bl	80056ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003dcc:	201c      	movs	r0, #28
 8003dce:	f001 fca8 	bl	8005722 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003dd2:	bf00      	nop
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40021000 	.word	0x40021000

08003de0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003de8:	f107 030c 	add.w	r3, r7, #12
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]
 8003df0:	605a      	str	r2, [r3, #4]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e00:	d11c      	bne.n	8003e3c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <HAL_TIM_MspPostInit+0x64>)
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	4a0f      	ldr	r2, [pc, #60]	; (8003e44 <HAL_TIM_MspPostInit+0x64>)
 8003e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e0c:	6153      	str	r3, [r2, #20]
 8003e0e:	4b0d      	ldr	r3, [pc, #52]	; (8003e44 <HAL_TIM_MspPostInit+0x64>)
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e16:	60bb      	str	r3, [r7, #8]
 8003e18:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003e1a:	2320      	movs	r3, #32
 8003e1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1e:	2302      	movs	r3, #2
 8003e20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e26:	2300      	movs	r3, #0
 8003e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2e:	f107 030c 	add.w	r3, r7, #12
 8003e32:	4619      	mov	r1, r3
 8003e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e38:	f001 fe7a 	bl	8005b30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003e3c:	bf00      	nop
 8003e3e:	3720      	adds	r7, #32
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000

08003e48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b08a      	sub	sp, #40	; 0x28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e50:	f107 0314 	add.w	r3, r7, #20
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	605a      	str	r2, [r3, #4]
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
 8003e5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a17      	ldr	r2, [pc, #92]	; (8003ec4 <HAL_UART_MspInit+0x7c>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d128      	bne.n	8003ebc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e6a:	4b17      	ldr	r3, [pc, #92]	; (8003ec8 <HAL_UART_MspInit+0x80>)
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	4a16      	ldr	r2, [pc, #88]	; (8003ec8 <HAL_UART_MspInit+0x80>)
 8003e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e74:	61d3      	str	r3, [r2, #28]
 8003e76:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <HAL_UART_MspInit+0x80>)
 8003e78:	69db      	ldr	r3, [r3, #28]
 8003e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7e:	613b      	str	r3, [r7, #16]
 8003e80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e82:	4b11      	ldr	r3, [pc, #68]	; (8003ec8 <HAL_UART_MspInit+0x80>)
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	4a10      	ldr	r2, [pc, #64]	; (8003ec8 <HAL_UART_MspInit+0x80>)
 8003e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e8c:	6153      	str	r3, [r2, #20]
 8003e8e:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <HAL_UART_MspInit+0x80>)
 8003e90:	695b      	ldr	r3, [r3, #20]
 8003e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003e9a:	230c      	movs	r3, #12
 8003e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003eaa:	2307      	movs	r3, #7
 8003eac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eae:	f107 0314 	add.w	r3, r7, #20
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003eb8:	f001 fe3a 	bl	8005b30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003ebc:	bf00      	nop
 8003ebe:	3728      	adds	r7, #40	; 0x28
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	40004400 	.word	0x40004400
 8003ec8:	40021000 	.word	0x40021000

08003ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ed0:	e7fe      	b.n	8003ed0 <NMI_Handler+0x4>

08003ed2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ed6:	e7fe      	b.n	8003ed6 <HardFault_Handler+0x4>

08003ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003edc:	e7fe      	b.n	8003edc <MemManage_Handler+0x4>

08003ede <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ede:	b480      	push	{r7}
 8003ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ee2:	e7fe      	b.n	8003ee2 <BusFault_Handler+0x4>

08003ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ee8:	e7fe      	b.n	8003ee8 <UsageFault_Handler+0x4>

08003eea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eea:	b480      	push	{r7}
 8003eec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003eee:	bf00      	nop
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003efc:	bf00      	nop
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr

08003f06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f06:	b480      	push	{r7}
 8003f08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f18:	f000 f97a 	bl	8004210 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f1c:	bf00      	nop
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_UP_Pin);
 8003f24:	2001      	movs	r0, #1
 8003f26:	f001 ffbd 	bl	8005ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003f2a:	bf00      	nop
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_DOWN_Pin);
 8003f32:	2002      	movs	r0, #2
 8003f34:	f001 ffb6 	bl	8005ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003f38:	bf00      	nop
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <EXTI2_TSC_IRQHandler>:

/**
  * @brief This function handles EXTI line2 and Touch Sense controller interrupts.
  */
void EXTI2_TSC_IRQHandler(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_BACK_Pin);
 8003f40:	2004      	movs	r0, #4
 8003f42:	f001 ffaf 	bl	8005ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */

  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 8003f46:	bf00      	nop
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT_SEL_Pin);
 8003f4e:	2008      	movs	r0, #8
 8003f50:	f001 ffa8 	bl	8005ea4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003f54:	bf00      	nop
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003f5c:	4802      	ldr	r0, [pc, #8]	; (8003f68 <DMA1_Channel1_IRQHandler+0x10>)
 8003f5e:	f001 fcd9 	bl	8005914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000274 	.word	0x20000274

08003f6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f70:	4802      	ldr	r0, [pc, #8]	; (8003f7c <TIM2_IRQHandler+0x10>)
 8003f72:	f004 fa47 	bl	8008404 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	2000030c 	.word	0x2000030c

08003f80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return 1;
 8003f84:	2301      	movs	r3, #1
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <_kill>:

int _kill(int pid, int sig)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f9a:	f007 fbdd 	bl	800b758 <__errno>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2216      	movs	r2, #22
 8003fa2:	601a      	str	r2, [r3, #0]
  return -1;
 8003fa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <_exit>:

void _exit (int status)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ffe7 	bl	8003f90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003fc2:	e7fe      	b.n	8003fc2 <_exit+0x12>

08003fc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e00a      	b.n	8003fec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fd6:	f3af 8000 	nop.w
 8003fda:	4601      	mov	r1, r0
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	60ba      	str	r2, [r7, #8]
 8003fe2:	b2ca      	uxtb	r2, r1
 8003fe4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	dbf0      	blt.n	8003fd6 <_read+0x12>
  }

  return len;
 8003ff4:	687b      	ldr	r3, [r7, #4]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b086      	sub	sp, #24
 8004002:	af00      	add	r7, sp, #0
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
 800400e:	e009      	b.n	8004024 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	60ba      	str	r2, [r7, #8]
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	3301      	adds	r3, #1
 8004022:	617b      	str	r3, [r7, #20]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	429a      	cmp	r2, r3
 800402a:	dbf1      	blt.n	8004010 <_write+0x12>
  }
  return len;
 800402c:	687b      	ldr	r3, [r7, #4]
}
 800402e:	4618      	mov	r0, r3
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <_close>:

int _close(int file)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004042:	4618      	mov	r0, r3
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800405e:	605a      	str	r2, [r3, #4]
  return 0;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <_isatty>:

int _isatty(int file)
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004076:	2301      	movs	r3, #1
}
 8004078:	4618      	mov	r0, r3
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
	...

080040a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040a8:	4a14      	ldr	r2, [pc, #80]	; (80040fc <_sbrk+0x5c>)
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <_sbrk+0x60>)
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040b4:	4b13      	ldr	r3, [pc, #76]	; (8004104 <_sbrk+0x64>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040bc:	4b11      	ldr	r3, [pc, #68]	; (8004104 <_sbrk+0x64>)
 80040be:	4a12      	ldr	r2, [pc, #72]	; (8004108 <_sbrk+0x68>)
 80040c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040c2:	4b10      	ldr	r3, [pc, #64]	; (8004104 <_sbrk+0x64>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4413      	add	r3, r2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d207      	bcs.n	80040e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040d0:	f007 fb42 	bl	800b758 <__errno>
 80040d4:	4603      	mov	r3, r0
 80040d6:	220c      	movs	r2, #12
 80040d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
 80040de:	e009      	b.n	80040f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040e0:	4b08      	ldr	r3, [pc, #32]	; (8004104 <_sbrk+0x64>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040e6:	4b07      	ldr	r3, [pc, #28]	; (8004104 <_sbrk+0x64>)
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4413      	add	r3, r2
 80040ee:	4a05      	ldr	r2, [pc, #20]	; (8004104 <_sbrk+0x64>)
 80040f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040f2:	68fb      	ldr	r3, [r7, #12]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3718      	adds	r7, #24
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	20010000 	.word	0x20010000
 8004100:	00000400 	.word	0x00000400
 8004104:	200003ec 	.word	0x200003ec
 8004108:	20000948 	.word	0x20000948

0800410c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004110:	4b06      	ldr	r3, [pc, #24]	; (800412c <SystemInit+0x20>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004116:	4a05      	ldr	r2, [pc, #20]	; (800412c <SystemInit+0x20>)
 8004118:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800411c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	e000ed00 	.word	0xe000ed00

08004130 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004130:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004168 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004134:	f7ff ffea 	bl	800410c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004138:	480c      	ldr	r0, [pc, #48]	; (800416c <LoopForever+0x6>)
  ldr r1, =_edata
 800413a:	490d      	ldr	r1, [pc, #52]	; (8004170 <LoopForever+0xa>)
  ldr r2, =_sidata
 800413c:	4a0d      	ldr	r2, [pc, #52]	; (8004174 <LoopForever+0xe>)
  movs r3, #0
 800413e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004140:	e002      	b.n	8004148 <LoopCopyDataInit>

08004142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004146:	3304      	adds	r3, #4

08004148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800414a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800414c:	d3f9      	bcc.n	8004142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800414e:	4a0a      	ldr	r2, [pc, #40]	; (8004178 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004150:	4c0a      	ldr	r4, [pc, #40]	; (800417c <LoopForever+0x16>)
  movs r3, #0
 8004152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004154:	e001      	b.n	800415a <LoopFillZerobss>

08004156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004158:	3204      	adds	r2, #4

0800415a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800415a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800415c:	d3fb      	bcc.n	8004156 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800415e:	f007 fb01 	bl	800b764 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004162:	f7ff f9c7 	bl	80034f4 <main>

08004166 <LoopForever>:

LoopForever:
    b LoopForever
 8004166:	e7fe      	b.n	8004166 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004168:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800416c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004170:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8004174:	0800e594 	.word	0x0800e594
  ldr r2, =_sbss
 8004178:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800417c:	20000944 	.word	0x20000944

08004180 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004180:	e7fe      	b.n	8004180 <ADC1_2_IRQHandler>
	...

08004184 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004188:	4b08      	ldr	r3, [pc, #32]	; (80041ac <HAL_Init+0x28>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a07      	ldr	r2, [pc, #28]	; (80041ac <HAL_Init+0x28>)
 800418e:	f043 0310 	orr.w	r3, r3, #16
 8004192:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004194:	2003      	movs	r0, #3
 8004196:	f001 fa9d 	bl	80056d4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800419a:	200f      	movs	r0, #15
 800419c:	f000 f808 	bl	80041b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041a0:	f7ff fd2a 	bl	8003bf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40022000 	.word	0x40022000

080041b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80041b8:	4b12      	ldr	r3, [pc, #72]	; (8004204 <HAL_InitTick+0x54>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	4b12      	ldr	r3, [pc, #72]	; (8004208 <HAL_InitTick+0x58>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	4619      	mov	r1, r3
 80041c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80041ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ce:	4618      	mov	r0, r3
 80041d0:	f001 fab5 	bl	800573e <HAL_SYSTICK_Config>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e00e      	b.n	80041fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b0f      	cmp	r3, #15
 80041e2:	d80a      	bhi.n	80041fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041e4:	2200      	movs	r2, #0
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ec:	f001 fa7d 	bl	80056ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041f0:	4a06      	ldr	r2, [pc, #24]	; (800420c <HAL_InitTick+0x5c>)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	e000      	b.n	80041fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3708      	adds	r7, #8
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	2000000c 	.word	0x2000000c
 8004208:	20000014 	.word	0x20000014
 800420c:	20000010 	.word	0x20000010

08004210 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004214:	4b06      	ldr	r3, [pc, #24]	; (8004230 <HAL_IncTick+0x20>)
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	4b06      	ldr	r3, [pc, #24]	; (8004234 <HAL_IncTick+0x24>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4413      	add	r3, r2
 8004220:	4a04      	ldr	r2, [pc, #16]	; (8004234 <HAL_IncTick+0x24>)
 8004222:	6013      	str	r3, [r2, #0]
}
 8004224:	bf00      	nop
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	20000014 	.word	0x20000014
 8004234:	200003f0 	.word	0x200003f0

08004238 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
  return uwTick;  
 800423c:	4b03      	ldr	r3, [pc, #12]	; (800424c <HAL_GetTick+0x14>)
 800423e:	681b      	ldr	r3, [r3, #0]
}
 8004240:	4618      	mov	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	200003f0 	.word	0x200003f0

08004250 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004258:	f7ff ffee 	bl	8004238 <HAL_GetTick>
 800425c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004268:	d005      	beq.n	8004276 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800426a:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <HAL_Delay+0x44>)
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	461a      	mov	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4413      	add	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004276:	bf00      	nop
 8004278:	f7ff ffde 	bl	8004238 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	429a      	cmp	r2, r3
 8004286:	d8f7      	bhi.n	8004278 <HAL_Delay+0x28>
  {
  }
}
 8004288:	bf00      	nop
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000014 	.word	0x20000014

08004298 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b09a      	sub	sp, #104	; 0x68
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80042ce:	2300      	movs	r3, #0
 80042d0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80042d2:	2300      	movs	r3, #0
 80042d4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d101      	bne.n	80042e0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e1e3      	b.n	80046a8 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	f003 0310 	and.w	r3, r3, #16
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d176      	bne.n	80043e0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d152      	bne.n	80043a0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f7ff fc93 	bl	8003c40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d13b      	bne.n	80043a0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 ffe7 	bl	80052fc <ADC_Disable>
 800432e:	4603      	mov	r3, r0
 8004330:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	f003 0310 	and.w	r3, r3, #16
 800433c:	2b00      	cmp	r3, #0
 800433e:	d12f      	bne.n	80043a0 <HAL_ADC_Init+0xe0>
 8004340:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004344:	2b00      	cmp	r3, #0
 8004346:	d12b      	bne.n	80043a0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004350:	f023 0302 	bic.w	r3, r3, #2
 8004354:	f043 0202 	orr.w	r2, r3, #2
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800436a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800437a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800437c:	4b92      	ldr	r3, [pc, #584]	; (80045c8 <HAL_ADC_Init+0x308>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a92      	ldr	r2, [pc, #584]	; (80045cc <HAL_ADC_Init+0x30c>)
 8004382:	fba2 2303 	umull	r2, r3, r2, r3
 8004386:	0c9a      	lsrs	r2, r3, #18
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004392:	e002      	b.n	800439a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	3b01      	subs	r3, #1
 8004398:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1f9      	bne.n	8004394 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d007      	beq.n	80043be <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80043b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043bc:	d110      	bne.n	80043e0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c2:	f023 0312 	bic.w	r3, r3, #18
 80043c6:	f043 0210 	orr.w	r2, r3, #16
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d2:	f043 0201 	orr.w	r2, r3, #1
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e4:	f003 0310 	and.w	r3, r3, #16
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f040 8150 	bne.w	800468e <HAL_ADC_Init+0x3ce>
 80043ee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f040 814b 	bne.w	800468e <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004402:	2b00      	cmp	r3, #0
 8004404:	f040 8143 	bne.w	800468e <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004410:	f043 0202 	orr.w	r2, r3, #2
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004420:	d004      	beq.n	800442c <HAL_ADC_Init+0x16c>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a6a      	ldr	r2, [pc, #424]	; (80045d0 <HAL_ADC_Init+0x310>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d101      	bne.n	8004430 <HAL_ADC_Init+0x170>
 800442c:	4b69      	ldr	r3, [pc, #420]	; (80045d4 <HAL_ADC_Init+0x314>)
 800442e:	e000      	b.n	8004432 <HAL_ADC_Init+0x172>
 8004430:	4b69      	ldr	r3, [pc, #420]	; (80045d8 <HAL_ADC_Init+0x318>)
 8004432:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800443c:	d102      	bne.n	8004444 <HAL_ADC_Init+0x184>
 800443e:	4b64      	ldr	r3, [pc, #400]	; (80045d0 <HAL_ADC_Init+0x310>)
 8004440:	60fb      	str	r3, [r7, #12]
 8004442:	e01a      	b.n	800447a <HAL_ADC_Init+0x1ba>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a61      	ldr	r2, [pc, #388]	; (80045d0 <HAL_ADC_Init+0x310>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d103      	bne.n	8004456 <HAL_ADC_Init+0x196>
 800444e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004452:	60fb      	str	r3, [r7, #12]
 8004454:	e011      	b.n	800447a <HAL_ADC_Init+0x1ba>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a60      	ldr	r2, [pc, #384]	; (80045dc <HAL_ADC_Init+0x31c>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d102      	bne.n	8004466 <HAL_ADC_Init+0x1a6>
 8004460:	4b5f      	ldr	r3, [pc, #380]	; (80045e0 <HAL_ADC_Init+0x320>)
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	e009      	b.n	800447a <HAL_ADC_Init+0x1ba>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a5d      	ldr	r2, [pc, #372]	; (80045e0 <HAL_ADC_Init+0x320>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d102      	bne.n	8004476 <HAL_ADC_Init+0x1b6>
 8004470:	4b5a      	ldr	r3, [pc, #360]	; (80045dc <HAL_ADC_Init+0x31c>)
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	e001      	b.n	800447a <HAL_ADC_Init+0x1ba>
 8004476:	2300      	movs	r3, #0
 8004478:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 0303 	and.w	r3, r3, #3
 8004484:	2b01      	cmp	r3, #1
 8004486:	d108      	bne.n	800449a <HAL_ADC_Init+0x1da>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	2b01      	cmp	r3, #1
 8004494:	d101      	bne.n	800449a <HAL_ADC_Init+0x1da>
 8004496:	2301      	movs	r3, #1
 8004498:	e000      	b.n	800449c <HAL_ADC_Init+0x1dc>
 800449a:	2300      	movs	r3, #0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d11c      	bne.n	80044da <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80044a0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d010      	beq.n	80044c8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d107      	bne.n	80044c2 <HAL_ADC_Init+0x202>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_ADC_Init+0x202>
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <HAL_ADC_Init+0x204>
 80044c2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d108      	bne.n	80044da <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80044c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	431a      	orrs	r2, r3
 80044d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044d8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	7e5b      	ldrb	r3, [r3, #25]
 80044de:	035b      	lsls	r3, r3, #13
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80044e4:	2a01      	cmp	r2, #1
 80044e6:	d002      	beq.n	80044ee <HAL_ADC_Init+0x22e>
 80044e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80044ec:	e000      	b.n	80044f0 <HAL_ADC_Init+0x230>
 80044ee:	2200      	movs	r2, #0
 80044f0:	431a      	orrs	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	431a      	orrs	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004500:	4313      	orrs	r3, r2
 8004502:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 3020 	ldrb.w	r3, [r3, #32]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d11b      	bne.n	8004546 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	7e5b      	ldrb	r3, [r3, #25]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d109      	bne.n	800452a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800451a:	3b01      	subs	r3, #1
 800451c:	045a      	lsls	r2, r3, #17
 800451e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004520:	4313      	orrs	r3, r2
 8004522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004526:	663b      	str	r3, [r7, #96]	; 0x60
 8004528:	e00d      	b.n	8004546 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004532:	f043 0220 	orr.w	r2, r3, #32
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453e:	f043 0201 	orr.w	r2, r3, #1
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800454a:	2b01      	cmp	r3, #1
 800454c:	d054      	beq.n	80045f8 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a22      	ldr	r2, [pc, #136]	; (80045dc <HAL_ADC_Init+0x31c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d004      	beq.n	8004562 <HAL_ADC_Init+0x2a2>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a20      	ldr	r2, [pc, #128]	; (80045e0 <HAL_ADC_Init+0x320>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d140      	bne.n	80045e4 <HAL_ADC_Init+0x324>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004566:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800456a:	d02a      	beq.n	80045c2 <HAL_ADC_Init+0x302>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004574:	d022      	beq.n	80045bc <HAL_ADC_Init+0x2fc>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800457e:	d01a      	beq.n	80045b6 <HAL_ADC_Init+0x2f6>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004584:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8004588:	d012      	beq.n	80045b0 <HAL_ADC_Init+0x2f0>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458e:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8004592:	d00a      	beq.n	80045aa <HAL_ADC_Init+0x2ea>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004598:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 800459c:	d002      	beq.n	80045a4 <HAL_ADC_Init+0x2e4>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	e023      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045a4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80045a8:	e020      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045aa:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80045ae:	e01d      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045b0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80045b4:	e01a      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045ba:	e017      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045bc:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80045c0:	e014      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045c2:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80045c6:	e011      	b.n	80045ec <HAL_ADC_Init+0x32c>
 80045c8:	2000000c 	.word	0x2000000c
 80045cc:	431bde83 	.word	0x431bde83
 80045d0:	50000100 	.word	0x50000100
 80045d4:	50000300 	.word	0x50000300
 80045d8:	50000700 	.word	0x50000700
 80045dc:	50000400 	.word	0x50000400
 80045e0:	50000500 	.word	0x50000500
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80045f0:	4313      	orrs	r3, r2
 80045f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80045f4:	4313      	orrs	r3, r2
 80045f6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 030c 	and.w	r3, r3, #12
 8004602:	2b00      	cmp	r3, #0
 8004604:	d114      	bne.n	8004630 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004614:	f023 0302 	bic.w	r3, r3, #2
 8004618:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	7e1b      	ldrb	r3, [r3, #24]
 800461e:	039a      	lsls	r2, r3, #14
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	4313      	orrs	r3, r2
 800462a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800462c:	4313      	orrs	r3, r2
 800462e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	4b1e      	ldr	r3, [pc, #120]	; (80046b0 <HAL_ADC_Init+0x3f0>)
 8004638:	4013      	ands	r3, r2
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004640:	430b      	orrs	r3, r1
 8004642:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	2b01      	cmp	r3, #1
 800464a:	d10c      	bne.n	8004666 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004652:	f023 010f 	bic.w	r1, r3, #15
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	1e5a      	subs	r2, r3, #1
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	631a      	str	r2, [r3, #48]	; 0x30
 8004664:	e007      	b.n	8004676 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 020f 	bic.w	r2, r2, #15
 8004674:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004680:	f023 0303 	bic.w	r3, r3, #3
 8004684:	f043 0201 	orr.w	r2, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	641a      	str	r2, [r3, #64]	; 0x40
 800468c:	e00a      	b.n	80046a4 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	f023 0312 	bic.w	r3, r3, #18
 8004696:	f043 0210 	orr.w	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800469e:	2301      	movs	r3, #1
 80046a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80046a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3768      	adds	r7, #104	; 0x68
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	fff0c007 	.word	0xfff0c007

080046b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046c0:	2300      	movs	r3, #0
 80046c2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f040 80f7 	bne.w	80048c2 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d101      	bne.n	80046e2 <HAL_ADC_Start_DMA+0x2e>
 80046de:	2302      	movs	r3, #2
 80046e0:	e0f2      	b.n	80048c8 <HAL_ADC_Start_DMA+0x214>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80046f2:	d004      	beq.n	80046fe <HAL_ADC_Start_DMA+0x4a>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a75      	ldr	r2, [pc, #468]	; (80048d0 <HAL_ADC_Start_DMA+0x21c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d109      	bne.n	8004712 <HAL_ADC_Start_DMA+0x5e>
 80046fe:	4b75      	ldr	r3, [pc, #468]	; (80048d4 <HAL_ADC_Start_DMA+0x220>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 031f 	and.w	r3, r3, #31
 8004706:	2b00      	cmp	r3, #0
 8004708:	bf0c      	ite	eq
 800470a:	2301      	moveq	r3, #1
 800470c:	2300      	movne	r3, #0
 800470e:	b2db      	uxtb	r3, r3
 8004710:	e008      	b.n	8004724 <HAL_ADC_Start_DMA+0x70>
 8004712:	4b71      	ldr	r3, [pc, #452]	; (80048d8 <HAL_ADC_Start_DMA+0x224>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 031f 	and.w	r3, r3, #31
 800471a:	2b00      	cmp	r3, #0
 800471c:	bf0c      	ite	eq
 800471e:	2301      	moveq	r3, #1
 8004720:	2300      	movne	r3, #0
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 80c5 	beq.w	80048b4 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 fd82 	bl	8005234 <ADC_Enable>
 8004730:	4603      	mov	r3, r0
 8004732:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004734:	7dfb      	ldrb	r3, [r7, #23]
 8004736:	2b00      	cmp	r3, #0
 8004738:	f040 80b7 	bne.w	80048aa <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004744:	f023 0301 	bic.w	r3, r3, #1
 8004748:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004758:	d004      	beq.n	8004764 <HAL_ADC_Start_DMA+0xb0>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a5c      	ldr	r2, [pc, #368]	; (80048d0 <HAL_ADC_Start_DMA+0x21c>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d106      	bne.n	8004772 <HAL_ADC_Start_DMA+0xbe>
 8004764:	4b5b      	ldr	r3, [pc, #364]	; (80048d4 <HAL_ADC_Start_DMA+0x220>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 031f 	and.w	r3, r3, #31
 800476c:	2b00      	cmp	r3, #0
 800476e:	d010      	beq.n	8004792 <HAL_ADC_Start_DMA+0xde>
 8004770:	e005      	b.n	800477e <HAL_ADC_Start_DMA+0xca>
 8004772:	4b59      	ldr	r3, [pc, #356]	; (80048d8 <HAL_ADC_Start_DMA+0x224>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	f003 031f 	and.w	r3, r3, #31
 800477a:	2b00      	cmp	r3, #0
 800477c:	d009      	beq.n	8004792 <HAL_ADC_Start_DMA+0xde>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004786:	d004      	beq.n	8004792 <HAL_ADC_Start_DMA+0xde>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a53      	ldr	r2, [pc, #332]	; (80048dc <HAL_ADC_Start_DMA+0x228>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d115      	bne.n	80047be <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004796:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d036      	beq.n	800481a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80047b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80047bc:	e02d      	b.n	800481a <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047d2:	d004      	beq.n	80047de <HAL_ADC_Start_DMA+0x12a>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a3d      	ldr	r2, [pc, #244]	; (80048d0 <HAL_ADC_Start_DMA+0x21c>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d10a      	bne.n	80047f4 <HAL_ADC_Start_DMA+0x140>
 80047de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	bf14      	ite	ne
 80047ec:	2301      	movne	r3, #1
 80047ee:	2300      	moveq	r3, #0
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	e008      	b.n	8004806 <HAL_ADC_Start_DMA+0x152>
 80047f4:	4b39      	ldr	r3, [pc, #228]	; (80048dc <HAL_ADC_Start_DMA+0x228>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	bf14      	ite	ne
 8004800:	2301      	movne	r3, #1
 8004802:	2300      	moveq	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d007      	beq.n	800481a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004812:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004826:	d106      	bne.n	8004836 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482c:	f023 0206 	bic.w	r2, r3, #6
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	645a      	str	r2, [r3, #68]	; 0x44
 8004834:	e002      	b.n	800483c <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004848:	4a25      	ldr	r2, [pc, #148]	; (80048e0 <HAL_ADC_Start_DMA+0x22c>)
 800484a:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004850:	4a24      	ldr	r2, [pc, #144]	; (80048e4 <HAL_ADC_Start_DMA+0x230>)
 8004852:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004858:	4a23      	ldr	r2, [pc, #140]	; (80048e8 <HAL_ADC_Start_DMA+0x234>)
 800485a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	221c      	movs	r2, #28
 8004862:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0210 	orr.w	r2, r2, #16
 8004872:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f042 0201 	orr.w	r2, r2, #1
 8004882:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	3340      	adds	r3, #64	; 0x40
 800488e:	4619      	mov	r1, r3
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f000 ffa6 	bl	80057e4 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0204 	orr.w	r2, r2, #4
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	e00d      	b.n	80048c6 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80048b2:	e008      	b.n	80048c6 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80048c0:	e001      	b.n	80048c6 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80048c2:	2302      	movs	r3, #2
 80048c4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80048c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	50000100 	.word	0x50000100
 80048d4:	50000300 	.word	0x50000300
 80048d8:	50000700 	.word	0x50000700
 80048dc:	50000400 	.word	0x50000400
 80048e0:	08005169 	.word	0x08005169
 80048e4:	080051e3 	.word	0x080051e3
 80048e8:	080051ff 	.word	0x080051ff

080048ec <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048f4:	2300      	movs	r3, #0
 80048f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d101      	bne.n	8004906 <HAL_ADC_Stop_DMA+0x1a>
 8004902:	2302      	movs	r3, #2
 8004904:	e050      	b.n	80049a8 <HAL_ADC_Stop_DMA+0xbc>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800490e:	216c      	movs	r1, #108	; 0x6c
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 fd59 	bl	80053c8 <ADC_ConversionStop>
 8004916:	4603      	mov	r3, r0
 8004918:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800491a:	7bfb      	ldrb	r3, [r7, #15]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d13e      	bne.n	800499e <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0201 	bic.w	r2, r2, #1
 800492e:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004934:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004938:	2b02      	cmp	r3, #2
 800493a:	d10f      	bne.n	800495c <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004940:	4618      	mov	r0, r3
 8004942:	f000 ffae 	bl	80058a2 <HAL_DMA_Abort>
 8004946:	4603      	mov	r3, r0
 8004948:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800494a:	7bfb      	ldrb	r3, [r7, #15]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d005      	beq.n	800495c <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004954:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0210 	bic.w	r2, r2, #16
 800496a:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 800496c:	7bfb      	ldrb	r3, [r7, #15]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d105      	bne.n	800497e <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fcc2 	bl	80052fc <ADC_Disable>
 8004978:	4603      	mov	r3, r0
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e002      	b.n	8004984 <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 fcbc 	bl	80052fc <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004984:	7bfb      	ldrb	r3, [r7, #15]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d109      	bne.n	800499e <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004992:	f023 0301 	bic.w	r3, r3, #1
 8004996:	f043 0201 	orr.w	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b09b      	sub	sp, #108	; 0x6c
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049ba:	2300      	movs	r3, #0
 80049bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d101      	bne.n	80049d2 <HAL_ADC_ConfigChannel+0x22>
 80049ce:	2302      	movs	r3, #2
 80049d0:	e2c8      	b.n	8004f64 <HAL_ADC_ConfigChannel+0x5b4>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f040 82ac 	bne.w	8004f42 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b04      	cmp	r3, #4
 80049f0:	d81c      	bhi.n	8004a2c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	4613      	mov	r3, r2
 80049fe:	005b      	lsls	r3, r3, #1
 8004a00:	4413      	add	r3, r2
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	461a      	mov	r2, r3
 8004a06:	231f      	movs	r3, #31
 8004a08:	4093      	lsls	r3, r2
 8004a0a:	43db      	mvns	r3, r3
 8004a0c:	4019      	ands	r1, r3
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	6818      	ldr	r0, [r3, #0]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685a      	ldr	r2, [r3, #4]
 8004a16:	4613      	mov	r3, r2
 8004a18:	005b      	lsls	r3, r3, #1
 8004a1a:	4413      	add	r3, r2
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	fa00 f203 	lsl.w	r2, r0, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	631a      	str	r2, [r3, #48]	; 0x30
 8004a2a:	e063      	b.n	8004af4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	2b09      	cmp	r3, #9
 8004a32:	d81e      	bhi.n	8004a72 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	005b      	lsls	r3, r3, #1
 8004a42:	4413      	add	r3, r2
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	3b1e      	subs	r3, #30
 8004a48:	221f      	movs	r2, #31
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43db      	mvns	r3, r3
 8004a50:	4019      	ands	r1, r3
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	6818      	ldr	r0, [r3, #0]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	4413      	add	r3, r2
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	3b1e      	subs	r3, #30
 8004a64:	fa00 f203 	lsl.w	r2, r0, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	635a      	str	r2, [r3, #52]	; 0x34
 8004a70:	e040      	b.n	8004af4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b0e      	cmp	r3, #14
 8004a78:	d81e      	bhi.n	8004ab8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685a      	ldr	r2, [r3, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	4413      	add	r3, r2
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	3b3c      	subs	r3, #60	; 0x3c
 8004a8e:	221f      	movs	r2, #31
 8004a90:	fa02 f303 	lsl.w	r3, r2, r3
 8004a94:	43db      	mvns	r3, r3
 8004a96:	4019      	ands	r1, r3
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	6818      	ldr	r0, [r3, #0]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	005b      	lsls	r3, r3, #1
 8004aa4:	4413      	add	r3, r2
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	3b3c      	subs	r3, #60	; 0x3c
 8004aaa:	fa00 f203 	lsl.w	r2, r0, r3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	639a      	str	r2, [r3, #56]	; 0x38
 8004ab6:	e01d      	b.n	8004af4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	4413      	add	r3, r2
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	3b5a      	subs	r3, #90	; 0x5a
 8004acc:	221f      	movs	r2, #31
 8004ace:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad2:	43db      	mvns	r3, r3
 8004ad4:	4019      	ands	r1, r3
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	6818      	ldr	r0, [r3, #0]
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	4413      	add	r3, r2
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	3b5a      	subs	r3, #90	; 0x5a
 8004ae8:	fa00 f203 	lsl.w	r2, r0, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	430a      	orrs	r2, r1
 8004af2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f003 030c 	and.w	r3, r3, #12
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f040 80e5 	bne.w	8004cce <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b09      	cmp	r3, #9
 8004b0a:	d91c      	bls.n	8004b46 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6999      	ldr	r1, [r3, #24]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	4613      	mov	r3, r2
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	4413      	add	r3, r2
 8004b1c:	3b1e      	subs	r3, #30
 8004b1e:	2207      	movs	r2, #7
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	43db      	mvns	r3, r3
 8004b26:	4019      	ands	r1, r3
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	6898      	ldr	r0, [r3, #8]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	4613      	mov	r3, r2
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	4413      	add	r3, r2
 8004b36:	3b1e      	subs	r3, #30
 8004b38:	fa00 f203 	lsl.w	r2, r0, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	619a      	str	r2, [r3, #24]
 8004b44:	e019      	b.n	8004b7a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6959      	ldr	r1, [r3, #20]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	4613      	mov	r3, r2
 8004b52:	005b      	lsls	r3, r3, #1
 8004b54:	4413      	add	r3, r2
 8004b56:	2207      	movs	r2, #7
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	43db      	mvns	r3, r3
 8004b5e:	4019      	ands	r1, r3
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	6898      	ldr	r0, [r3, #8]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	4613      	mov	r3, r2
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	4413      	add	r3, r2
 8004b6e:	fa00 f203 	lsl.w	r2, r0, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	695a      	ldr	r2, [r3, #20]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	08db      	lsrs	r3, r3, #3
 8004b86:	f003 0303 	and.w	r3, r3, #3
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b90:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	2b03      	cmp	r3, #3
 8004b9a:	d84f      	bhi.n	8004c3c <HAL_ADC_ConfigChannel+0x28c>
 8004b9c:	a201      	add	r2, pc, #4	; (adr r2, 8004ba4 <HAL_ADC_ConfigChannel+0x1f4>)
 8004b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba2:	bf00      	nop
 8004ba4:	08004bb5 	.word	0x08004bb5
 8004ba8:	08004bd7 	.word	0x08004bd7
 8004bac:	08004bf9 	.word	0x08004bf9
 8004bb0:	08004c1b 	.word	0x08004c1b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004bba:	4b99      	ldr	r3, [pc, #612]	; (8004e20 <HAL_ADC_ConfigChannel+0x470>)
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	6812      	ldr	r2, [r2, #0]
 8004bc2:	0691      	lsls	r1, r2, #26
 8004bc4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	431a      	orrs	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004bd2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004bd4:	e07b      	b.n	8004cce <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004bdc:	4b90      	ldr	r3, [pc, #576]	; (8004e20 <HAL_ADC_ConfigChannel+0x470>)
 8004bde:	4013      	ands	r3, r2
 8004be0:	683a      	ldr	r2, [r7, #0]
 8004be2:	6812      	ldr	r2, [r2, #0]
 8004be4:	0691      	lsls	r1, r2, #26
 8004be6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004be8:	430a      	orrs	r2, r1
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004bf4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004bf6:	e06a      	b.n	8004cce <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004bfe:	4b88      	ldr	r3, [pc, #544]	; (8004e20 <HAL_ADC_ConfigChannel+0x470>)
 8004c00:	4013      	ands	r3, r2
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	6812      	ldr	r2, [r2, #0]
 8004c06:	0691      	lsls	r1, r2, #26
 8004c08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c16:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004c18:	e059      	b.n	8004cce <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004c20:	4b7f      	ldr	r3, [pc, #508]	; (8004e20 <HAL_ADC_ConfigChannel+0x470>)
 8004c22:	4013      	ands	r3, r2
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	6812      	ldr	r2, [r2, #0]
 8004c28:	0691      	lsls	r1, r2, #26
 8004c2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004c38:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8004c3a:	e048      	b.n	8004cce <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	069b      	lsls	r3, r3, #26
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d107      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004c5e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	069b      	lsls	r3, r3, #26
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d107      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004c82:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c8a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	069b      	lsls	r3, r3, #26
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d107      	bne.n	8004ca8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004ca6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	069b      	lsls	r3, r3, #26
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d107      	bne.n	8004ccc <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004cca:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004ccc:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0303 	and.w	r3, r3, #3
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d108      	bne.n	8004cee <HAL_ADC_ConfigChannel+0x33e>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d101      	bne.n	8004cee <HAL_ADC_ConfigChannel+0x33e>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <HAL_ADC_ConfigChannel+0x340>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f040 8131 	bne.w	8004f58 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	d00f      	beq.n	8004d1e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	43da      	mvns	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	400a      	ands	r2, r1
 8004d18:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8004d1c:	e049      	b.n	8004db2 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	409a      	lsls	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b09      	cmp	r3, #9
 8004d3e:	d91c      	bls.n	8004d7a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6999      	ldr	r1, [r3, #24]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	4413      	add	r3, r2
 8004d50:	3b1b      	subs	r3, #27
 8004d52:	2207      	movs	r2, #7
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	43db      	mvns	r3, r3
 8004d5a:	4019      	ands	r1, r3
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	6898      	ldr	r0, [r3, #8]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	4613      	mov	r3, r2
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	4413      	add	r3, r2
 8004d6a:	3b1b      	subs	r3, #27
 8004d6c:	fa00 f203 	lsl.w	r2, r0, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	619a      	str	r2, [r3, #24]
 8004d78:	e01b      	b.n	8004db2 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	6959      	ldr	r1, [r3, #20]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	1c5a      	adds	r2, r3, #1
 8004d86:	4613      	mov	r3, r2
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	4413      	add	r3, r2
 8004d8c:	2207      	movs	r2, #7
 8004d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d92:	43db      	mvns	r3, r3
 8004d94:	4019      	ands	r1, r3
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6898      	ldr	r0, [r3, #8]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	1c5a      	adds	r2, r3, #1
 8004da0:	4613      	mov	r3, r2
 8004da2:	005b      	lsls	r3, r3, #1
 8004da4:	4413      	add	r3, r2
 8004da6:	fa00 f203 	lsl.w	r2, r0, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004dba:	d004      	beq.n	8004dc6 <HAL_ADC_ConfigChannel+0x416>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a18      	ldr	r2, [pc, #96]	; (8004e24 <HAL_ADC_ConfigChannel+0x474>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d101      	bne.n	8004dca <HAL_ADC_ConfigChannel+0x41a>
 8004dc6:	4b18      	ldr	r3, [pc, #96]	; (8004e28 <HAL_ADC_ConfigChannel+0x478>)
 8004dc8:	e000      	b.n	8004dcc <HAL_ADC_ConfigChannel+0x41c>
 8004dca:	4b18      	ldr	r3, [pc, #96]	; (8004e2c <HAL_ADC_ConfigChannel+0x47c>)
 8004dcc:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2b10      	cmp	r3, #16
 8004dd4:	d105      	bne.n	8004de2 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004dd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d015      	beq.n	8004e0e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004de6:	2b11      	cmp	r3, #17
 8004de8:	d105      	bne.n	8004df6 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004dea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00b      	beq.n	8004e0e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004dfa:	2b12      	cmp	r3, #18
 8004dfc:	f040 80ac 	bne.w	8004f58 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004e00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f040 80a5 	bne.w	8004f58 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e16:	d10b      	bne.n	8004e30 <HAL_ADC_ConfigChannel+0x480>
 8004e18:	4b02      	ldr	r3, [pc, #8]	; (8004e24 <HAL_ADC_ConfigChannel+0x474>)
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	e023      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x4b6>
 8004e1e:	bf00      	nop
 8004e20:	83fff000 	.word	0x83fff000
 8004e24:	50000100 	.word	0x50000100
 8004e28:	50000300 	.word	0x50000300
 8004e2c:	50000700 	.word	0x50000700
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a4e      	ldr	r2, [pc, #312]	; (8004f70 <HAL_ADC_ConfigChannel+0x5c0>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d103      	bne.n	8004e42 <HAL_ADC_ConfigChannel+0x492>
 8004e3a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004e3e:	60fb      	str	r3, [r7, #12]
 8004e40:	e011      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x4b6>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a4b      	ldr	r2, [pc, #300]	; (8004f74 <HAL_ADC_ConfigChannel+0x5c4>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d102      	bne.n	8004e52 <HAL_ADC_ConfigChannel+0x4a2>
 8004e4c:	4b4a      	ldr	r3, [pc, #296]	; (8004f78 <HAL_ADC_ConfigChannel+0x5c8>)
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	e009      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x4b6>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a48      	ldr	r2, [pc, #288]	; (8004f78 <HAL_ADC_ConfigChannel+0x5c8>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d102      	bne.n	8004e62 <HAL_ADC_ConfigChannel+0x4b2>
 8004e5c:	4b45      	ldr	r3, [pc, #276]	; (8004f74 <HAL_ADC_ConfigChannel+0x5c4>)
 8004e5e:	60fb      	str	r3, [r7, #12]
 8004e60:	e001      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x4b6>
 8004e62:	2300      	movs	r3, #0
 8004e64:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 0303 	and.w	r3, r3, #3
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d108      	bne.n	8004e86 <HAL_ADC_ConfigChannel+0x4d6>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_ADC_ConfigChannel+0x4d6>
 8004e82:	2301      	movs	r3, #1
 8004e84:	e000      	b.n	8004e88 <HAL_ADC_ConfigChannel+0x4d8>
 8004e86:	2300      	movs	r3, #0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d150      	bne.n	8004f2e <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004e8c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d010      	beq.n	8004eb4 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d107      	bne.n	8004eae <HAL_ADC_ConfigChannel+0x4fe>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 0301 	and.w	r3, r3, #1
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d101      	bne.n	8004eae <HAL_ADC_ConfigChannel+0x4fe>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <HAL_ADC_ConfigChannel+0x500>
 8004eae:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d13c      	bne.n	8004f2e <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2b10      	cmp	r3, #16
 8004eba:	d11d      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x548>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ec4:	d118      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004ece:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ed0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ed2:	4b2a      	ldr	r3, [pc, #168]	; (8004f7c <HAL_ADC_ConfigChannel+0x5cc>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a2a      	ldr	r2, [pc, #168]	; (8004f80 <HAL_ADC_ConfigChannel+0x5d0>)
 8004ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8004edc:	0c9a      	lsrs	r2, r3, #18
 8004ede:	4613      	mov	r3, r2
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004ee8:	e002      	b.n	8004ef0 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	3b01      	subs	r3, #1
 8004eee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1f9      	bne.n	8004eea <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004ef6:	e02e      	b.n	8004f56 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b11      	cmp	r3, #17
 8004efe:	d10b      	bne.n	8004f18 <HAL_ADC_ConfigChannel+0x568>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f08:	d106      	bne.n	8004f18 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004f12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f14:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004f16:	e01e      	b.n	8004f56 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b12      	cmp	r3, #18
 8004f1e:	d11a      	bne.n	8004f56 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004f20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004f28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f2a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004f2c:	e013      	b.n	8004f56 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f32:	f043 0220 	orr.w	r2, r3, #32
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8004f40:	e00a      	b.n	8004f58 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f043 0220 	orr.w	r2, r3, #32
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8004f54:	e000      	b.n	8004f58 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004f56:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004f60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	376c      	adds	r7, #108	; 0x6c
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	50000100 	.word	0x50000100
 8004f74:	50000400 	.word	0x50000400
 8004f78:	50000500 	.word	0x50000500
 8004f7c:	2000000c 	.word	0x2000000c
 8004f80:	431bde83 	.word	0x431bde83

08004f84 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b099      	sub	sp, #100	; 0x64
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f9c:	d102      	bne.n	8004fa4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8004f9e:	4b6d      	ldr	r3, [pc, #436]	; (8005154 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	e01a      	b.n	8004fda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a6a      	ldr	r2, [pc, #424]	; (8005154 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d103      	bne.n	8004fb6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8004fae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004fb2:	60bb      	str	r3, [r7, #8]
 8004fb4:	e011      	b.n	8004fda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a67      	ldr	r2, [pc, #412]	; (8005158 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d102      	bne.n	8004fc6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004fc0:	4b66      	ldr	r3, [pc, #408]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	e009      	b.n	8004fda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a64      	ldr	r2, [pc, #400]	; (800515c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d102      	bne.n	8004fd6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004fd0:	4b61      	ldr	r3, [pc, #388]	; (8005158 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8004fd2:	60bb      	str	r3, [r7, #8]
 8004fd4:	e001      	b.n	8004fda <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d101      	bne.n	8004fe4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e0b0      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	e0a9      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f003 0304 	and.w	r3, r3, #4
 8005004:	2b00      	cmp	r3, #0
 8005006:	f040 808d 	bne.w	8005124 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 0304 	and.w	r3, r3, #4
 8005012:	2b00      	cmp	r3, #0
 8005014:	f040 8086 	bne.w	8005124 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005020:	d004      	beq.n	800502c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a4b      	ldr	r2, [pc, #300]	; (8005154 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d101      	bne.n	8005030 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800502c:	4b4c      	ldr	r3, [pc, #304]	; (8005160 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800502e:	e000      	b.n	8005032 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005030:	4b4c      	ldr	r3, [pc, #304]	; (8005164 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8005032:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d040      	beq.n	80050be <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800503c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	6859      	ldr	r1, [r3, #4]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800504e:	035b      	lsls	r3, r3, #13
 8005050:	430b      	orrs	r3, r1
 8005052:	431a      	orrs	r2, r3
 8005054:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005056:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	2b01      	cmp	r3, #1
 8005064:	d108      	bne.n	8005078 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	2b01      	cmp	r3, #1
 8005072:	d101      	bne.n	8005078 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005074:	2301      	movs	r3, #1
 8005076:	e000      	b.n	800507a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8005078:	2300      	movs	r3, #0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d15c      	bne.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f003 0303 	and.w	r3, r3, #3
 8005086:	2b01      	cmp	r3, #1
 8005088:	d107      	bne.n	800509a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b01      	cmp	r3, #1
 8005094:	d101      	bne.n	800509a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005096:	2301      	movs	r3, #1
 8005098:	e000      	b.n	800509c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800509a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800509c:	2b00      	cmp	r3, #0
 800509e:	d14b      	bne.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80050a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80050a8:	f023 030f 	bic.w	r3, r3, #15
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	6811      	ldr	r1, [r2, #0]
 80050b0:	683a      	ldr	r2, [r7, #0]
 80050b2:	6892      	ldr	r2, [r2, #8]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	431a      	orrs	r2, r3
 80050b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050ba:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80050bc:	e03c      	b.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80050be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f003 0303 	and.w	r3, r3, #3
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d108      	bne.n	80050ea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d101      	bne.n	80050ea <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80050ea:	2300      	movs	r3, #0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d123      	bne.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0303 	and.w	r3, r3, #3
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d107      	bne.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800510c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800510e:	2b00      	cmp	r3, #0
 8005110:	d112      	bne.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8005112:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800511a:	f023 030f 	bic.w	r3, r3, #15
 800511e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005120:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005122:	e009      	b.n	8005138 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005128:	f043 0220 	orr.w	r2, r3, #32
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005136:	e000      	b.n	800513a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005138:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005142:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8005146:	4618      	mov	r0, r3
 8005148:	3764      	adds	r7, #100	; 0x64
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	50000100 	.word	0x50000100
 8005158:	50000400 	.word	0x50000400
 800515c:	50000500 	.word	0x50000500
 8005160:	50000300 	.word	0x50000300
 8005164:	50000700 	.word	0x50000700

08005168 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005174:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800517e:	2b00      	cmp	r3, #0
 8005180:	d126      	bne.n	80051d0 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005198:	2b00      	cmp	r3, #0
 800519a:	d115      	bne.n	80051c8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d111      	bne.n	80051c8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d105      	bne.n	80051c8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c0:	f043 0201 	orr.w	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f7fe f985 	bl	80034d8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80051ce:	e004      	b.n	80051da <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	4798      	blx	r3
}
 80051da:	bf00      	nop
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b084      	sub	sp, #16
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ee:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7ff f851 	bl	8004298 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 80051f6:	bf00      	nop
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}

080051fe <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80051fe:	b580      	push	{r7, lr}
 8005200:	b084      	sub	sp, #16
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005210:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521c:	f043 0204 	orr.w	r2, r3, #4
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f7ff f841 	bl	80042ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 0303 	and.w	r3, r3, #3
 800524a:	2b01      	cmp	r3, #1
 800524c:	d108      	bne.n	8005260 <ADC_Enable+0x2c>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0301 	and.w	r3, r3, #1
 8005258:	2b01      	cmp	r3, #1
 800525a:	d101      	bne.n	8005260 <ADC_Enable+0x2c>
 800525c:	2301      	movs	r3, #1
 800525e:	e000      	b.n	8005262 <ADC_Enable+0x2e>
 8005260:	2300      	movs	r3, #0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d143      	bne.n	80052ee <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	4b22      	ldr	r3, [pc, #136]	; (80052f8 <ADC_Enable+0xc4>)
 800526e:	4013      	ands	r3, r2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00d      	beq.n	8005290 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005278:	f043 0210 	orr.w	r2, r3, #16
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005284:	f043 0201 	orr.w	r2, r3, #1
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e02f      	b.n	80052f0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f042 0201 	orr.w	r2, r2, #1
 800529e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80052a0:	f7fe ffca 	bl	8004238 <HAL_GetTick>
 80052a4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052a6:	e01b      	b.n	80052e0 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80052a8:	f7fe ffc6 	bl	8004238 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d914      	bls.n	80052e0 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d00d      	beq.n	80052e0 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c8:	f043 0210 	orr.w	r2, r3, #16
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d4:	f043 0201 	orr.w	r2, r3, #1
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e007      	b.n	80052f0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d1dc      	bne.n	80052a8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3710      	adds	r7, #16
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	8000003f 	.word	0x8000003f

080052fc <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005304:	2300      	movs	r3, #0
 8005306:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f003 0303 	and.w	r3, r3, #3
 8005312:	2b01      	cmp	r3, #1
 8005314:	d108      	bne.n	8005328 <ADC_Disable+0x2c>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <ADC_Disable+0x2c>
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <ADC_Disable+0x2e>
 8005328:	2300      	movs	r3, #0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d047      	beq.n	80053be <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 030d 	and.w	r3, r3, #13
 8005338:	2b01      	cmp	r3, #1
 800533a:	d10f      	bne.n	800535c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689a      	ldr	r2, [r3, #8]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0202 	orr.w	r2, r2, #2
 800534a:	609a      	str	r2, [r3, #8]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2203      	movs	r2, #3
 8005352:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005354:	f7fe ff70 	bl	8004238 <HAL_GetTick>
 8005358:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800535a:	e029      	b.n	80053b0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005360:	f043 0210 	orr.w	r2, r3, #16
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536c:	f043 0201 	orr.w	r2, r3, #1
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e023      	b.n	80053c0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005378:	f7fe ff5e 	bl	8004238 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d914      	bls.n	80053b0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b01      	cmp	r3, #1
 8005392:	d10d      	bne.n	80053b0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	f043 0210 	orr.w	r2, r3, #16
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a4:	f043 0201 	orr.w	r2, r3, #1
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e007      	b.n	80053c0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d0dc      	beq.n	8005378 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80053da:	2300      	movs	r3, #0
 80053dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f003 030c 	and.w	r3, r3, #12
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 809b 	beq.w	8005524 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053fc:	d12a      	bne.n	8005454 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005402:	2b01      	cmp	r3, #1
 8005404:	d126      	bne.n	8005454 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800540a:	2b01      	cmp	r3, #1
 800540c:	d122      	bne.n	8005454 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800540e:	230c      	movs	r3, #12
 8005410:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005412:	e014      	b.n	800543e <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	4a46      	ldr	r2, [pc, #280]	; (8005530 <ADC_ConversionStop+0x168>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d90d      	bls.n	8005438 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005420:	f043 0210 	orr.w	r2, r3, #16
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800542c:	f043 0201 	orr.w	r2, r3, #1
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e076      	b.n	8005526 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	3301      	adds	r3, #1
 800543c:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005448:	2b40      	cmp	r3, #64	; 0x40
 800544a:	d1e3      	bne.n	8005414 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2240      	movs	r2, #64	; 0x40
 8005452:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b60      	cmp	r3, #96	; 0x60
 8005458:	d015      	beq.n	8005486 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b04      	cmp	r3, #4
 8005466:	d10e      	bne.n	8005486 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005472:	2b00      	cmp	r3, #0
 8005474:	d107      	bne.n	8005486 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	689a      	ldr	r2, [r3, #8]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f042 0210 	orr.w	r2, r2, #16
 8005484:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b0c      	cmp	r3, #12
 800548a:	d015      	beq.n	80054b8 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 0308 	and.w	r3, r3, #8
 8005496:	2b08      	cmp	r3, #8
 8005498:	d10e      	bne.n	80054b8 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d107      	bne.n	80054b8 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0220 	orr.w	r2, r2, #32
 80054b6:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	2b60      	cmp	r3, #96	; 0x60
 80054bc:	d005      	beq.n	80054ca <ADC_ConversionStop+0x102>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	2b6c      	cmp	r3, #108	; 0x6c
 80054c2:	d105      	bne.n	80054d0 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80054c4:	230c      	movs	r3, #12
 80054c6:	617b      	str	r3, [r7, #20]
        break;
 80054c8:	e005      	b.n	80054d6 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80054ca:	2308      	movs	r3, #8
 80054cc:	617b      	str	r3, [r7, #20]
        break;
 80054ce:	e002      	b.n	80054d6 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80054d0:	2304      	movs	r3, #4
 80054d2:	617b      	str	r3, [r7, #20]
        break;
 80054d4:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80054d6:	f7fe feaf 	bl	8004238 <HAL_GetTick>
 80054da:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80054dc:	e01b      	b.n	8005516 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80054de:	f7fe feab 	bl	8004238 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	2b0b      	cmp	r3, #11
 80054ea:	d914      	bls.n	8005516 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689a      	ldr	r2, [r3, #8]
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	4013      	ands	r3, r2
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00d      	beq.n	8005516 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fe:	f043 0210 	orr.w	r2, r3, #16
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550a:	f043 0201 	orr.w	r2, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e007      	b.n	8005526 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689a      	ldr	r2, [r3, #8]
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	4013      	ands	r3, r2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1dc      	bne.n	80054de <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3718      	adds	r7, #24
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	000993ff 	.word	0x000993ff

08005534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f003 0307 	and.w	r3, r3, #7
 8005542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005544:	4b0c      	ldr	r3, [pc, #48]	; (8005578 <__NVIC_SetPriorityGrouping+0x44>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005550:	4013      	ands	r3, r2
 8005552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800555c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005566:	4a04      	ldr	r2, [pc, #16]	; (8005578 <__NVIC_SetPriorityGrouping+0x44>)
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	60d3      	str	r3, [r2, #12]
}
 800556c:	bf00      	nop
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr
 8005578:	e000ed00 	.word	0xe000ed00

0800557c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005580:	4b04      	ldr	r3, [pc, #16]	; (8005594 <__NVIC_GetPriorityGrouping+0x18>)
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	0a1b      	lsrs	r3, r3, #8
 8005586:	f003 0307 	and.w	r3, r3, #7
}
 800558a:	4618      	mov	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr
 8005594:	e000ed00 	.word	0xe000ed00

08005598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	4603      	mov	r3, r0
 80055a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	db0b      	blt.n	80055c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055aa:	79fb      	ldrb	r3, [r7, #7]
 80055ac:	f003 021f 	and.w	r2, r3, #31
 80055b0:	4907      	ldr	r1, [pc, #28]	; (80055d0 <__NVIC_EnableIRQ+0x38>)
 80055b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	2001      	movs	r0, #1
 80055ba:	fa00 f202 	lsl.w	r2, r0, r2
 80055be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80055c2:	bf00      	nop
 80055c4:	370c      	adds	r7, #12
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	e000e100 	.word	0xe000e100

080055d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	4603      	mov	r3, r0
 80055dc:	6039      	str	r1, [r7, #0]
 80055de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	db0a      	blt.n	80055fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	490c      	ldr	r1, [pc, #48]	; (8005620 <__NVIC_SetPriority+0x4c>)
 80055ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f2:	0112      	lsls	r2, r2, #4
 80055f4:	b2d2      	uxtb	r2, r2
 80055f6:	440b      	add	r3, r1
 80055f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80055fc:	e00a      	b.n	8005614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	b2da      	uxtb	r2, r3
 8005602:	4908      	ldr	r1, [pc, #32]	; (8005624 <__NVIC_SetPriority+0x50>)
 8005604:	79fb      	ldrb	r3, [r7, #7]
 8005606:	f003 030f 	and.w	r3, r3, #15
 800560a:	3b04      	subs	r3, #4
 800560c:	0112      	lsls	r2, r2, #4
 800560e:	b2d2      	uxtb	r2, r2
 8005610:	440b      	add	r3, r1
 8005612:	761a      	strb	r2, [r3, #24]
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	e000e100 	.word	0xe000e100
 8005624:	e000ed00 	.word	0xe000ed00

08005628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005628:	b480      	push	{r7}
 800562a:	b089      	sub	sp, #36	; 0x24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	f1c3 0307 	rsb	r3, r3, #7
 8005642:	2b04      	cmp	r3, #4
 8005644:	bf28      	it	cs
 8005646:	2304      	movcs	r3, #4
 8005648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	3304      	adds	r3, #4
 800564e:	2b06      	cmp	r3, #6
 8005650:	d902      	bls.n	8005658 <NVIC_EncodePriority+0x30>
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	3b03      	subs	r3, #3
 8005656:	e000      	b.n	800565a <NVIC_EncodePriority+0x32>
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800565c:	f04f 32ff 	mov.w	r2, #4294967295
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	fa02 f303 	lsl.w	r3, r2, r3
 8005666:	43da      	mvns	r2, r3
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	401a      	ands	r2, r3
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005670:	f04f 31ff 	mov.w	r1, #4294967295
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	fa01 f303 	lsl.w	r3, r1, r3
 800567a:	43d9      	mvns	r1, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005680:	4313      	orrs	r3, r2
         );
}
 8005682:	4618      	mov	r0, r3
 8005684:	3724      	adds	r7, #36	; 0x24
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr
	...

08005690 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	3b01      	subs	r3, #1
 800569c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80056a0:	d301      	bcc.n	80056a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056a2:	2301      	movs	r3, #1
 80056a4:	e00f      	b.n	80056c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056a6:	4a0a      	ldr	r2, [pc, #40]	; (80056d0 <SysTick_Config+0x40>)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3b01      	subs	r3, #1
 80056ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056ae:	210f      	movs	r1, #15
 80056b0:	f04f 30ff 	mov.w	r0, #4294967295
 80056b4:	f7ff ff8e 	bl	80055d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056b8:	4b05      	ldr	r3, [pc, #20]	; (80056d0 <SysTick_Config+0x40>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056be:	4b04      	ldr	r3, [pc, #16]	; (80056d0 <SysTick_Config+0x40>)
 80056c0:	2207      	movs	r2, #7
 80056c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056c4:	2300      	movs	r3, #0
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3708      	adds	r7, #8
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	e000e010 	.word	0xe000e010

080056d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f7ff ff29 	bl	8005534 <__NVIC_SetPriorityGrouping>
}
 80056e2:	bf00      	nop
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b086      	sub	sp, #24
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	4603      	mov	r3, r0
 80056f2:	60b9      	str	r1, [r7, #8]
 80056f4:	607a      	str	r2, [r7, #4]
 80056f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056fc:	f7ff ff3e 	bl	800557c <__NVIC_GetPriorityGrouping>
 8005700:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	68b9      	ldr	r1, [r7, #8]
 8005706:	6978      	ldr	r0, [r7, #20]
 8005708:	f7ff ff8e 	bl	8005628 <NVIC_EncodePriority>
 800570c:	4602      	mov	r2, r0
 800570e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005712:	4611      	mov	r1, r2
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff ff5d 	bl	80055d4 <__NVIC_SetPriority>
}
 800571a:	bf00      	nop
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}

08005722 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b082      	sub	sp, #8
 8005726:	af00      	add	r7, sp, #0
 8005728:	4603      	mov	r3, r0
 800572a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800572c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005730:	4618      	mov	r0, r3
 8005732:	f7ff ff31 	bl	8005598 <__NVIC_EnableIRQ>
}
 8005736:	bf00      	nop
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800573e:	b580      	push	{r7, lr}
 8005740:	b082      	sub	sp, #8
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7ff ffa2 	bl	8005690 <SysTick_Config>
 800574c:	4603      	mov	r3, r0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8005756:	b580      	push	{r7, lr}
 8005758:	b084      	sub	sp, #16
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e037      	b.n	80057dc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2202      	movs	r2, #2
 8005770:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005782:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005786:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800579c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80057a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	69db      	ldr	r3, [r3, #28]
 80057ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f97a 	bl	8005ab8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80057da:	2300      	movs	r3, #0
}  
 80057dc:	4618      	mov	r0, r3
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80057f2:	2300      	movs	r3, #0
 80057f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d101      	bne.n	8005804 <HAL_DMA_Start_IT+0x20>
 8005800:	2302      	movs	r3, #2
 8005802:	e04a      	b.n	800589a <HAL_DMA_Start_IT+0xb6>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005812:	2b01      	cmp	r3, #1
 8005814:	d13a      	bne.n	800588c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2202      	movs	r2, #2
 800581a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0201 	bic.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68b9      	ldr	r1, [r7, #8]
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 f90d 	bl	8005a5a <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005844:	2b00      	cmp	r3, #0
 8005846:	d008      	beq.n	800585a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 020e 	orr.w	r2, r2, #14
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	e00f      	b.n	800587a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 020a 	orr.w	r2, r2, #10
 8005868:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 0204 	bic.w	r2, r2, #4
 8005878:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f042 0201 	orr.w	r2, r2, #1
 8005888:	601a      	str	r2, [r3, #0]
 800588a:	e005      	b.n	8005898 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8005894:	2302      	movs	r3, #2
 8005896:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8005898:	7dfb      	ldrb	r3, [r7, #23]
} 
 800589a:	4618      	mov	r0, r3
 800589c:	3718      	adds	r7, #24
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d008      	beq.n	80058c6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2204      	movs	r2, #4
 80058b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e020      	b.n	8005908 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 020e 	bic.w	r2, r2, #14
 80058d4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 0201 	bic.w	r2, r2, #1
 80058e4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ee:	2101      	movs	r1, #1
 80058f0:	fa01 f202 	lsl.w	r2, r1, r2
 80058f4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005930:	2204      	movs	r2, #4
 8005932:	409a      	lsls	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d024      	beq.n	8005986 <HAL_DMA_IRQHandler+0x72>
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f003 0304 	and.w	r3, r3, #4
 8005942:	2b00      	cmp	r3, #0
 8005944:	d01f      	beq.n	8005986 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	d107      	bne.n	8005964 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f022 0204 	bic.w	r2, r2, #4
 8005962:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596c:	2104      	movs	r1, #4
 800596e:	fa01 f202 	lsl.w	r2, r1, r2
 8005972:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005978:	2b00      	cmp	r3, #0
 800597a:	d06a      	beq.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8005984:	e065      	b.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598a:	2202      	movs	r2, #2
 800598c:	409a      	lsls	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4013      	ands	r3, r2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d02c      	beq.n	80059f0 <HAL_DMA_IRQHandler+0xdc>
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d027      	beq.n	80059f0 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10b      	bne.n	80059c6 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f022 020a 	bic.w	r2, r2, #10
 80059bc:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ce:	2102      	movs	r1, #2
 80059d0:	fa01 f202 	lsl.w	r2, r1, r2
 80059d4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d035      	beq.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80059ee:	e030      	b.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f4:	2208      	movs	r2, #8
 80059f6:	409a      	lsls	r2, r3
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4013      	ands	r3, r2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d028      	beq.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	f003 0308 	and.w	r3, r3, #8
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d023      	beq.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 020e 	bic.w	r2, r2, #14
 8005a18:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a22:	2101      	movs	r1, #1
 8005a24:	fa01 f202 	lsl.w	r2, r1, r2
 8005a28:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d004      	beq.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	4798      	blx	r3
    }
  }
}  
 8005a50:	e7ff      	b.n	8005a52 <HAL_DMA_IRQHandler+0x13e>
 8005a52:	bf00      	nop
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b085      	sub	sp, #20
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	607a      	str	r2, [r7, #4]
 8005a66:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a70:	2101      	movs	r1, #1
 8005a72:	fa01 f202 	lsl.w	r2, r1, r2
 8005a76:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b10      	cmp	r3, #16
 8005a86:	d108      	bne.n	8005a9a <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005a98:	e007      	b.n	8005aaa <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68ba      	ldr	r2, [r7, #8]
 8005aa0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	60da      	str	r2, [r3, #12]
}
 8005aaa:	bf00      	nop
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
	...

08005ab8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	4b14      	ldr	r3, [pc, #80]	; (8005b18 <DMA_CalcBaseAndBitshift+0x60>)
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d80f      	bhi.n	8005aec <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	4b12      	ldr	r3, [pc, #72]	; (8005b1c <DMA_CalcBaseAndBitshift+0x64>)
 8005ad4:	4413      	add	r3, r2
 8005ad6:	4a12      	ldr	r2, [pc, #72]	; (8005b20 <DMA_CalcBaseAndBitshift+0x68>)
 8005ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8005adc:	091b      	lsrs	r3, r3, #4
 8005ade:	009a      	lsls	r2, r3, #2
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a0f      	ldr	r2, [pc, #60]	; (8005b24 <DMA_CalcBaseAndBitshift+0x6c>)
 8005ae8:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8005aea:	e00e      	b.n	8005b0a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	461a      	mov	r2, r3
 8005af2:	4b0d      	ldr	r3, [pc, #52]	; (8005b28 <DMA_CalcBaseAndBitshift+0x70>)
 8005af4:	4413      	add	r3, r2
 8005af6:	4a0a      	ldr	r2, [pc, #40]	; (8005b20 <DMA_CalcBaseAndBitshift+0x68>)
 8005af8:	fba2 2303 	umull	r2, r3, r2, r3
 8005afc:	091b      	lsrs	r3, r3, #4
 8005afe:	009a      	lsls	r2, r3, #2
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a09      	ldr	r2, [pc, #36]	; (8005b2c <DMA_CalcBaseAndBitshift+0x74>)
 8005b08:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005b0a:	bf00      	nop
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40020407 	.word	0x40020407
 8005b1c:	bffdfff8 	.word	0xbffdfff8
 8005b20:	cccccccd 	.word	0xcccccccd
 8005b24:	40020000 	.word	0x40020000
 8005b28:	bffdfbf8 	.word	0xbffdfbf8
 8005b2c:	40020400 	.word	0x40020400

08005b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b3e:	e160      	b.n	8005e02 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	2101      	movs	r1, #1
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	fa01 f303 	lsl.w	r3, r1, r3
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f000 8152 	beq.w	8005dfc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f003 0303 	and.w	r3, r3, #3
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d005      	beq.n	8005b70 <HAL_GPIO_Init+0x40>
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	f003 0303 	and.w	r3, r3, #3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d130      	bne.n	8005bd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	005b      	lsls	r3, r3, #1
 8005b7a:	2203      	movs	r2, #3
 8005b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b80:	43db      	mvns	r3, r3
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	4013      	ands	r3, r2
 8005b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	005b      	lsls	r3, r3, #1
 8005b90:	fa02 f303 	lsl.w	r3, r2, r3
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bae:	43db      	mvns	r3, r3
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	091b      	lsrs	r3, r3, #4
 8005bbc:	f003 0201 	and.w	r2, r3, #1
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b03      	cmp	r3, #3
 8005bdc:	d017      	beq.n	8005c0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	005b      	lsls	r3, r3, #1
 8005be8:	2203      	movs	r2, #3
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	005b      	lsls	r3, r3, #1
 8005bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f003 0303 	and.w	r3, r3, #3
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d123      	bne.n	8005c62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	08da      	lsrs	r2, r3, #3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	3208      	adds	r2, #8
 8005c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f003 0307 	and.w	r3, r3, #7
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	220f      	movs	r2, #15
 8005c32:	fa02 f303 	lsl.w	r3, r2, r3
 8005c36:	43db      	mvns	r3, r3
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	691a      	ldr	r2, [r3, #16]
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	009b      	lsls	r3, r3, #2
 8005c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	08da      	lsrs	r2, r3, #3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3208      	adds	r2, #8
 8005c5c:	6939      	ldr	r1, [r7, #16]
 8005c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	2203      	movs	r2, #3
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	43db      	mvns	r3, r3
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4013      	ands	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f003 0203 	and.w	r2, r3, #3
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	005b      	lsls	r3, r3, #1
 8005c86:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 80ac 	beq.w	8005dfc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ca4:	4b5e      	ldr	r3, [pc, #376]	; (8005e20 <HAL_GPIO_Init+0x2f0>)
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	4a5d      	ldr	r2, [pc, #372]	; (8005e20 <HAL_GPIO_Init+0x2f0>)
 8005caa:	f043 0301 	orr.w	r3, r3, #1
 8005cae:	6193      	str	r3, [r2, #24]
 8005cb0:	4b5b      	ldr	r3, [pc, #364]	; (8005e20 <HAL_GPIO_Init+0x2f0>)
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	f003 0301 	and.w	r3, r3, #1
 8005cb8:	60bb      	str	r3, [r7, #8]
 8005cba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005cbc:	4a59      	ldr	r2, [pc, #356]	; (8005e24 <HAL_GPIO_Init+0x2f4>)
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f003 0303 	and.w	r3, r3, #3
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	220f      	movs	r2, #15
 8005cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005ce6:	d025      	beq.n	8005d34 <HAL_GPIO_Init+0x204>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a4f      	ldr	r2, [pc, #316]	; (8005e28 <HAL_GPIO_Init+0x2f8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d01f      	beq.n	8005d30 <HAL_GPIO_Init+0x200>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a4e      	ldr	r2, [pc, #312]	; (8005e2c <HAL_GPIO_Init+0x2fc>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d019      	beq.n	8005d2c <HAL_GPIO_Init+0x1fc>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a4d      	ldr	r2, [pc, #308]	; (8005e30 <HAL_GPIO_Init+0x300>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d013      	beq.n	8005d28 <HAL_GPIO_Init+0x1f8>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a4c      	ldr	r2, [pc, #304]	; (8005e34 <HAL_GPIO_Init+0x304>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00d      	beq.n	8005d24 <HAL_GPIO_Init+0x1f4>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a4b      	ldr	r2, [pc, #300]	; (8005e38 <HAL_GPIO_Init+0x308>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d007      	beq.n	8005d20 <HAL_GPIO_Init+0x1f0>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a4a      	ldr	r2, [pc, #296]	; (8005e3c <HAL_GPIO_Init+0x30c>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d101      	bne.n	8005d1c <HAL_GPIO_Init+0x1ec>
 8005d18:	2306      	movs	r3, #6
 8005d1a:	e00c      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d1c:	2307      	movs	r3, #7
 8005d1e:	e00a      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d20:	2305      	movs	r3, #5
 8005d22:	e008      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d24:	2304      	movs	r3, #4
 8005d26:	e006      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e004      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e002      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d30:	2301      	movs	r3, #1
 8005d32:	e000      	b.n	8005d36 <HAL_GPIO_Init+0x206>
 8005d34:	2300      	movs	r3, #0
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	f002 0203 	and.w	r2, r2, #3
 8005d3c:	0092      	lsls	r2, r2, #2
 8005d3e:	4093      	lsls	r3, r2
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005d46:	4937      	ldr	r1, [pc, #220]	; (8005e24 <HAL_GPIO_Init+0x2f4>)
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	089b      	lsrs	r3, r3, #2
 8005d4c:	3302      	adds	r3, #2
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d54:	4b3a      	ldr	r3, [pc, #232]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	43db      	mvns	r3, r3
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	4013      	ands	r3, r2
 8005d62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d003      	beq.n	8005d78 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005d78:	4a31      	ldr	r2, [pc, #196]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d7e:	4b30      	ldr	r3, [pc, #192]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	43db      	mvns	r3, r3
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d003      	beq.n	8005da2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005da2:	4a27      	ldr	r2, [pc, #156]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005da8:	4b25      	ldr	r3, [pc, #148]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	43db      	mvns	r3, r3
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4013      	ands	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005dcc:	4a1c      	ldr	r2, [pc, #112]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005dd2:	4b1b      	ldr	r3, [pc, #108]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	43db      	mvns	r3, r3
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	4013      	ands	r3, r2
 8005de0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005df6:	4a12      	ldr	r2, [pc, #72]	; (8005e40 <HAL_GPIO_Init+0x310>)
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	fa22 f303 	lsr.w	r3, r2, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f47f ae97 	bne.w	8005b40 <HAL_GPIO_Init+0x10>
  }
}
 8005e12:	bf00      	nop
 8005e14:	bf00      	nop
 8005e16:	371c      	adds	r7, #28
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	40021000 	.word	0x40021000
 8005e24:	40010000 	.word	0x40010000
 8005e28:	48000400 	.word	0x48000400
 8005e2c:	48000800 	.word	0x48000800
 8005e30:	48000c00 	.word	0x48000c00
 8005e34:	48001000 	.word	0x48001000
 8005e38:	48001400 	.word	0x48001400
 8005e3c:	48001800 	.word	0x48001800
 8005e40:	40010400 	.word	0x40010400

08005e44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	887b      	ldrh	r3, [r7, #2]
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	73fb      	strb	r3, [r7, #15]
 8005e60:	e001      	b.n	8005e66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e62:	2300      	movs	r3, #0
 8005e64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	807b      	strh	r3, [r7, #2]
 8005e80:	4613      	mov	r3, r2
 8005e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e84:	787b      	ldrb	r3, [r7, #1]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e8a:	887a      	ldrh	r2, [r7, #2]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e90:	e002      	b.n	8005e98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e92:	887a      	ldrh	r2, [r7, #2]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	4603      	mov	r3, r0
 8005eac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005eae:	4b08      	ldr	r3, [pc, #32]	; (8005ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005eb0:	695a      	ldr	r2, [r3, #20]
 8005eb2:	88fb      	ldrh	r3, [r7, #6]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d006      	beq.n	8005ec8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005eba:	4a05      	ldr	r2, [pc, #20]	; (8005ed0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ebc:	88fb      	ldrh	r3, [r7, #6]
 8005ebe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ec0:	88fb      	ldrh	r3, [r7, #6]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fd fa58 	bl	8003378 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ec8:	bf00      	nop
 8005eca:	3708      	adds	r7, #8
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	40010400 	.word	0x40010400

08005ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e081      	b.n	8005fea <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d106      	bne.n	8005f00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7fd ff08 	bl	8003d10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2224      	movs	r2, #36	; 0x24
 8005f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 0201 	bic.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d107      	bne.n	8005f4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	689a      	ldr	r2, [r3, #8]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f4a:	609a      	str	r2, [r3, #8]
 8005f4c:	e006      	b.n	8005f5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689a      	ldr	r2, [r3, #8]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d104      	bne.n	8005f6e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6812      	ldr	r2, [r2, #0]
 8005f78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f80:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	69d9      	ldr	r1, [r3, #28]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a1a      	ldr	r2, [r3, #32]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	430a      	orrs	r2, r1
 8005fba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0201 	orr.w	r2, r2, #1
 8005fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3708      	adds	r7, #8
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
	...

08005ff4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b088      	sub	sp, #32
 8005ff8:	af02      	add	r7, sp, #8
 8005ffa:	60f8      	str	r0, [r7, #12]
 8005ffc:	607a      	str	r2, [r7, #4]
 8005ffe:	461a      	mov	r2, r3
 8006000:	460b      	mov	r3, r1
 8006002:	817b      	strh	r3, [r7, #10]
 8006004:	4613      	mov	r3, r2
 8006006:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800600e:	b2db      	uxtb	r3, r3
 8006010:	2b20      	cmp	r3, #32
 8006012:	f040 80da 	bne.w	80061ca <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800601c:	2b01      	cmp	r3, #1
 800601e:	d101      	bne.n	8006024 <HAL_I2C_Master_Transmit+0x30>
 8006020:	2302      	movs	r3, #2
 8006022:	e0d3      	b.n	80061cc <HAL_I2C_Master_Transmit+0x1d8>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800602c:	f7fe f904 	bl	8004238 <HAL_GetTick>
 8006030:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	2319      	movs	r3, #25
 8006038:	2201      	movs	r2, #1
 800603a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f000 f8f0 	bl	8006224 <I2C_WaitOnFlagUntilTimeout>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d001      	beq.n	800604e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e0be      	b.n	80061cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2221      	movs	r2, #33	; 0x21
 8006052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2210      	movs	r2, #16
 800605a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	893a      	ldrh	r2, [r7, #8]
 800606e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800607a:	b29b      	uxth	r3, r3
 800607c:	2bff      	cmp	r3, #255	; 0xff
 800607e:	d90e      	bls.n	800609e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	22ff      	movs	r2, #255	; 0xff
 8006084:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800608a:	b2da      	uxtb	r2, r3
 800608c:	8979      	ldrh	r1, [r7, #10]
 800608e:	4b51      	ldr	r3, [pc, #324]	; (80061d4 <HAL_I2C_Master_Transmit+0x1e0>)
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f000 fa7e 	bl	8006598 <I2C_TransferConfig>
 800609c:	e06c      	b.n	8006178 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a2:	b29a      	uxth	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ac:	b2da      	uxtb	r2, r3
 80060ae:	8979      	ldrh	r1, [r7, #10]
 80060b0:	4b48      	ldr	r3, [pc, #288]	; (80061d4 <HAL_I2C_Master_Transmit+0x1e0>)
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 fa6d 	bl	8006598 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80060be:	e05b      	b.n	8006178 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	6a39      	ldr	r1, [r7, #32]
 80060c4:	68f8      	ldr	r0, [r7, #12]
 80060c6:	f000 f8fc 	bl	80062c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d001      	beq.n	80060d4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e07b      	b.n	80061cc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d8:	781a      	ldrb	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	1c5a      	adds	r2, r3, #1
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060fc:	3b01      	subs	r3, #1
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006108:	b29b      	uxth	r3, r3
 800610a:	2b00      	cmp	r3, #0
 800610c:	d034      	beq.n	8006178 <HAL_I2C_Master_Transmit+0x184>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006112:	2b00      	cmp	r3, #0
 8006114:	d130      	bne.n	8006178 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	2200      	movs	r2, #0
 800611e:	2180      	movs	r1, #128	; 0x80
 8006120:	68f8      	ldr	r0, [r7, #12]
 8006122:	f000 f87f 	bl	8006224 <I2C_WaitOnFlagUntilTimeout>
 8006126:	4603      	mov	r3, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	d001      	beq.n	8006130 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e04d      	b.n	80061cc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006134:	b29b      	uxth	r3, r3
 8006136:	2bff      	cmp	r3, #255	; 0xff
 8006138:	d90e      	bls.n	8006158 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	22ff      	movs	r2, #255	; 0xff
 800613e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006144:	b2da      	uxtb	r2, r3
 8006146:	8979      	ldrh	r1, [r7, #10]
 8006148:	2300      	movs	r3, #0
 800614a:	9300      	str	r3, [sp, #0]
 800614c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f000 fa21 	bl	8006598 <I2C_TransferConfig>
 8006156:	e00f      	b.n	8006178 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800615c:	b29a      	uxth	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006166:	b2da      	uxtb	r2, r3
 8006168:	8979      	ldrh	r1, [r7, #10]
 800616a:	2300      	movs	r3, #0
 800616c:	9300      	str	r3, [sp, #0]
 800616e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f000 fa10 	bl	8006598 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800617c:	b29b      	uxth	r3, r3
 800617e:	2b00      	cmp	r3, #0
 8006180:	d19e      	bne.n	80060c0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	6a39      	ldr	r1, [r7, #32]
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f000 f8e2 	bl	8006350 <I2C_WaitOnSTOPFlagUntilTimeout>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d001      	beq.n	8006196 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e01a      	b.n	80061cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2220      	movs	r2, #32
 800619c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	6859      	ldr	r1, [r3, #4]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	4b0b      	ldr	r3, [pc, #44]	; (80061d8 <HAL_I2C_Master_Transmit+0x1e4>)
 80061aa:	400b      	ands	r3, r1
 80061ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80061c6:	2300      	movs	r3, #0
 80061c8:	e000      	b.n	80061cc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80061ca:	2302      	movs	r3, #2
  }
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3718      	adds	r7, #24
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	80002000 	.word	0x80002000
 80061d8:	fe00e800 	.word	0xfe00e800

080061dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	f003 0302 	and.w	r3, r3, #2
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d103      	bne.n	80061fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2200      	movs	r2, #0
 80061f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b01      	cmp	r3, #1
 8006206:	d007      	beq.n	8006218 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699a      	ldr	r2, [r3, #24]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0201 	orr.w	r2, r2, #1
 8006216:	619a      	str	r2, [r3, #24]
  }
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	603b      	str	r3, [r7, #0]
 8006230:	4613      	mov	r3, r2
 8006232:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006234:	e031      	b.n	800629a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623c:	d02d      	beq.n	800629a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800623e:	f7fd fffb 	bl	8004238 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	429a      	cmp	r2, r3
 800624c:	d302      	bcc.n	8006254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d122      	bne.n	800629a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699a      	ldr	r2, [r3, #24]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	4013      	ands	r3, r2
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	429a      	cmp	r2, r3
 8006262:	bf0c      	ite	eq
 8006264:	2301      	moveq	r3, #1
 8006266:	2300      	movne	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	461a      	mov	r2, r3
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	429a      	cmp	r2, r3
 8006270:	d113      	bne.n	800629a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006276:	f043 0220 	orr.w	r2, r3, #32
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2220      	movs	r2, #32
 8006282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e00f      	b.n	80062ba <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	699a      	ldr	r2, [r3, #24]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	4013      	ands	r3, r2
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	bf0c      	ite	eq
 80062aa:	2301      	moveq	r3, #1
 80062ac:	2300      	movne	r3, #0
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	461a      	mov	r2, r3
 80062b2:	79fb      	ldrb	r3, [r7, #7]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d0be      	beq.n	8006236 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b084      	sub	sp, #16
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062ce:	e033      	b.n	8006338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	68b9      	ldr	r1, [r7, #8]
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 f87f 	bl	80063d8 <I2C_IsErrorOccurred>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d001      	beq.n	80062e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e031      	b.n	8006348 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ea:	d025      	beq.n	8006338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ec:	f7fd ffa4 	bl	8004238 <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	68ba      	ldr	r2, [r7, #8]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d302      	bcc.n	8006302 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d11a      	bne.n	8006338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b02      	cmp	r3, #2
 800630e:	d013      	beq.n	8006338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006314:	f043 0220 	orr.w	r2, r3, #32
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2220      	movs	r2, #32
 8006320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e007      	b.n	8006348 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	2b02      	cmp	r3, #2
 8006344:	d1c4      	bne.n	80062d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800635c:	e02f      	b.n	80063be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	68b9      	ldr	r1, [r7, #8]
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f000 f838 	bl	80063d8 <I2C_IsErrorOccurred>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d001      	beq.n	8006372 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e02d      	b.n	80063ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006372:	f7fd ff61 	bl	8004238 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	429a      	cmp	r2, r3
 8006380:	d302      	bcc.n	8006388 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d11a      	bne.n	80063be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	f003 0320 	and.w	r3, r3, #32
 8006392:	2b20      	cmp	r3, #32
 8006394:	d013      	beq.n	80063be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800639a:	f043 0220 	orr.w	r2, r3, #32
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2220      	movs	r2, #32
 80063a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e007      	b.n	80063ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d1c8      	bne.n	800635e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
	...

080063d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08a      	sub	sp, #40	; 0x28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80063f2:	2300      	movs	r3, #0
 80063f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	f003 0310 	and.w	r3, r3, #16
 8006400:	2b00      	cmp	r3, #0
 8006402:	d068      	beq.n	80064d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2210      	movs	r2, #16
 800640a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800640c:	e049      	b.n	80064a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006414:	d045      	beq.n	80064a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006416:	f7fd ff0f 	bl	8004238 <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	429a      	cmp	r2, r3
 8006424:	d302      	bcc.n	800642c <I2C_IsErrorOccurred+0x54>
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d13a      	bne.n	80064a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006436:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800643e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	699b      	ldr	r3, [r3, #24]
 8006446:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800644a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800644e:	d121      	bne.n	8006494 <I2C_IsErrorOccurred+0xbc>
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006456:	d01d      	beq.n	8006494 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006458:	7cfb      	ldrb	r3, [r7, #19]
 800645a:	2b20      	cmp	r3, #32
 800645c:	d01a      	beq.n	8006494 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685a      	ldr	r2, [r3, #4]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800646c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800646e:	f7fd fee3 	bl	8004238 <HAL_GetTick>
 8006472:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006474:	e00e      	b.n	8006494 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006476:	f7fd fedf 	bl	8004238 <HAL_GetTick>
 800647a:	4602      	mov	r2, r0
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b19      	cmp	r3, #25
 8006482:	d907      	bls.n	8006494 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006484:	6a3b      	ldr	r3, [r7, #32]
 8006486:	f043 0320 	orr.w	r3, r3, #32
 800648a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8006492:	e006      	b.n	80064a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b20      	cmp	r3, #32
 80064a0:	d1e9      	bne.n	8006476 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	f003 0320 	and.w	r3, r3, #32
 80064ac:	2b20      	cmp	r3, #32
 80064ae:	d003      	beq.n	80064b8 <I2C_IsErrorOccurred+0xe0>
 80064b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d0aa      	beq.n	800640e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80064b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d103      	bne.n	80064c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2220      	movs	r2, #32
 80064c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	f043 0304 	orr.w	r3, r3, #4
 80064ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	699b      	ldr	r3, [r3, #24]
 80064dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00b      	beq.n	8006500 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80064e8:	6a3b      	ldr	r3, [r7, #32]
 80064ea:	f043 0301 	orr.w	r3, r3, #1
 80064ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00b      	beq.n	8006522 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800650a:	6a3b      	ldr	r3, [r7, #32]
 800650c:	f043 0308 	orr.w	r3, r3, #8
 8006510:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800651a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00b      	beq.n	8006544 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	f043 0302 	orr.w	r3, r3, #2
 8006532:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f44f 7200 	mov.w	r2, #512	; 0x200
 800653c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006548:	2b00      	cmp	r3, #0
 800654a:	d01c      	beq.n	8006586 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800654c:	68f8      	ldr	r0, [r7, #12]
 800654e:	f7ff fe45 	bl	80061dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6859      	ldr	r1, [r3, #4]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	4b0d      	ldr	r3, [pc, #52]	; (8006594 <I2C_IsErrorOccurred+0x1bc>)
 800655e:	400b      	ands	r3, r1
 8006560:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	431a      	orrs	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2220      	movs	r2, #32
 8006572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006586:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800658a:	4618      	mov	r0, r3
 800658c:	3728      	adds	r7, #40	; 0x28
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	fe00e800 	.word	0xfe00e800

08006598 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	607b      	str	r3, [r7, #4]
 80065a2:	460b      	mov	r3, r1
 80065a4:	817b      	strh	r3, [r7, #10]
 80065a6:	4613      	mov	r3, r2
 80065a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065aa:	897b      	ldrh	r3, [r7, #10]
 80065ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065b0:	7a7b      	ldrb	r3, [r7, #9]
 80065b2:	041b      	lsls	r3, r3, #16
 80065b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065be:	6a3b      	ldr	r3, [r7, #32]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	6a3b      	ldr	r3, [r7, #32]
 80065d0:	0d5b      	lsrs	r3, r3, #21
 80065d2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80065d6:	4b08      	ldr	r3, [pc, #32]	; (80065f8 <I2C_TransferConfig+0x60>)
 80065d8:	430b      	orrs	r3, r1
 80065da:	43db      	mvns	r3, r3
 80065dc:	ea02 0103 	and.w	r1, r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80065ea:	bf00      	nop
 80065ec:	371c      	adds	r7, #28
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	03ff63ff 	.word	0x03ff63ff

080065fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b20      	cmp	r3, #32
 8006610:	d138      	bne.n	8006684 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006618:	2b01      	cmp	r3, #1
 800661a:	d101      	bne.n	8006620 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800661c:	2302      	movs	r3, #2
 800661e:	e032      	b.n	8006686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2224      	movs	r2, #36	; 0x24
 800662c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0201 	bic.w	r2, r2, #1
 800663e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800664e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6819      	ldr	r1, [r3, #0]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	683a      	ldr	r2, [r7, #0]
 800665c:	430a      	orrs	r2, r1
 800665e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2220      	movs	r2, #32
 8006674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006680:	2300      	movs	r3, #0
 8006682:	e000      	b.n	8006686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006684:	2302      	movs	r3, #2
  }
}
 8006686:	4618      	mov	r0, r3
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006692:	b480      	push	{r7}
 8006694:	b085      	sub	sp, #20
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
 800669a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b20      	cmp	r3, #32
 80066a6:	d139      	bne.n	800671c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e033      	b.n	800671e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2224      	movs	r2, #36	; 0x24
 80066c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f022 0201 	bic.w	r2, r2, #1
 80066d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80066e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	021b      	lsls	r3, r3, #8
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f042 0201 	orr.w	r2, r2, #1
 8006706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2220      	movs	r2, #32
 800670c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006718:	2300      	movs	r3, #0
 800671a:	e000      	b.n	800671e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800671c:	2302      	movs	r3, #2
  }
}
 800671e:	4618      	mov	r0, r3
 8006720:	3714      	adds	r7, #20
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
	...

0800672c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8006732:	af00      	add	r7, sp, #0
 8006734:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006738:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800673c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800673e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006742:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d102      	bne.n	8006752 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	f001 b83a 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006752:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006756:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 816f 	beq.w	8006a46 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006768:	4bb5      	ldr	r3, [pc, #724]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f003 030c 	and.w	r3, r3, #12
 8006770:	2b04      	cmp	r3, #4
 8006772:	d00c      	beq.n	800678e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006774:	4bb2      	ldr	r3, [pc, #712]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f003 030c 	and.w	r3, r3, #12
 800677c:	2b08      	cmp	r3, #8
 800677e:	d15c      	bne.n	800683a <HAL_RCC_OscConfig+0x10e>
 8006780:	4baf      	ldr	r3, [pc, #700]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8006788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800678c:	d155      	bne.n	800683a <HAL_RCC_OscConfig+0x10e>
 800678e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006792:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006796:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800679a:	fa93 f3a3 	rbit	r3, r3
 800679e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067a2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067a6:	fab3 f383 	clz	r3, r3
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	095b      	lsrs	r3, r3, #5
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	f043 0301 	orr.w	r3, r3, #1
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d102      	bne.n	80067c0 <HAL_RCC_OscConfig+0x94>
 80067ba:	4ba1      	ldr	r3, [pc, #644]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	e015      	b.n	80067ec <HAL_RCC_OscConfig+0xc0>
 80067c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80067c4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067c8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80067cc:	fa93 f3a3 	rbit	r3, r3
 80067d0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80067d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80067d8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80067dc:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80067e0:	fa93 f3a3 	rbit	r3, r3
 80067e4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80067e8:	4b95      	ldr	r3, [pc, #596]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80067ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80067f0:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80067f4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80067f8:	fa92 f2a2 	rbit	r2, r2
 80067fc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8006800:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006804:	fab2 f282 	clz	r2, r2
 8006808:	b2d2      	uxtb	r2, r2
 800680a:	f042 0220 	orr.w	r2, r2, #32
 800680e:	b2d2      	uxtb	r2, r2
 8006810:	f002 021f 	and.w	r2, r2, #31
 8006814:	2101      	movs	r1, #1
 8006816:	fa01 f202 	lsl.w	r2, r1, r2
 800681a:	4013      	ands	r3, r2
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 8111 	beq.w	8006a44 <HAL_RCC_OscConfig+0x318>
 8006822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006826:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	f040 8108 	bne.w	8006a44 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	f000 bfc6 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800683a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800683e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800684a:	d106      	bne.n	800685a <HAL_RCC_OscConfig+0x12e>
 800684c:	4b7c      	ldr	r3, [pc, #496]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a7b      	ldr	r2, [pc, #492]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006852:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006856:	6013      	str	r3, [r2, #0]
 8006858:	e036      	b.n	80068c8 <HAL_RCC_OscConfig+0x19c>
 800685a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800685e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d10c      	bne.n	8006884 <HAL_RCC_OscConfig+0x158>
 800686a:	4b75      	ldr	r3, [pc, #468]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a74      	ldr	r2, [pc, #464]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006874:	6013      	str	r3, [r2, #0]
 8006876:	4b72      	ldr	r3, [pc, #456]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a71      	ldr	r2, [pc, #452]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 800687c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006880:	6013      	str	r3, [r2, #0]
 8006882:	e021      	b.n	80068c8 <HAL_RCC_OscConfig+0x19c>
 8006884:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006888:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006894:	d10c      	bne.n	80068b0 <HAL_RCC_OscConfig+0x184>
 8006896:	4b6a      	ldr	r3, [pc, #424]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a69      	ldr	r2, [pc, #420]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 800689c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068a0:	6013      	str	r3, [r2, #0]
 80068a2:	4b67      	ldr	r3, [pc, #412]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a66      	ldr	r2, [pc, #408]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80068a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068ac:	6013      	str	r3, [r2, #0]
 80068ae:	e00b      	b.n	80068c8 <HAL_RCC_OscConfig+0x19c>
 80068b0:	4b63      	ldr	r3, [pc, #396]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a62      	ldr	r2, [pc, #392]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80068b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068ba:	6013      	str	r3, [r2, #0]
 80068bc:	4b60      	ldr	r3, [pc, #384]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a5f      	ldr	r2, [pc, #380]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80068c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068c6:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80068cc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d059      	beq.n	800698c <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d8:	f7fd fcae 	bl	8004238 <HAL_GetTick>
 80068dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068e0:	e00a      	b.n	80068f8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068e2:	f7fd fca9 	bl	8004238 <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	2b64      	cmp	r3, #100	; 0x64
 80068f0:	d902      	bls.n	80068f8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	f000 bf67 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
 80068f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80068fc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006900:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8006904:	fa93 f3a3 	rbit	r3, r3
 8006908:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800690c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006910:	fab3 f383 	clz	r3, r3
 8006914:	b2db      	uxtb	r3, r3
 8006916:	095b      	lsrs	r3, r3, #5
 8006918:	b2db      	uxtb	r3, r3
 800691a:	f043 0301 	orr.w	r3, r3, #1
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b01      	cmp	r3, #1
 8006922:	d102      	bne.n	800692a <HAL_RCC_OscConfig+0x1fe>
 8006924:	4b46      	ldr	r3, [pc, #280]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	e015      	b.n	8006956 <HAL_RCC_OscConfig+0x22a>
 800692a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800692e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006932:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8006936:	fa93 f3a3 	rbit	r3, r3
 800693a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800693e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006942:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8006946:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800694a:	fa93 f3a3 	rbit	r3, r3
 800694e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006952:	4b3b      	ldr	r3, [pc, #236]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006956:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800695a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800695e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8006962:	fa92 f2a2 	rbit	r2, r2
 8006966:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800696a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800696e:	fab2 f282 	clz	r2, r2
 8006972:	b2d2      	uxtb	r2, r2
 8006974:	f042 0220 	orr.w	r2, r2, #32
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	f002 021f 	and.w	r2, r2, #31
 800697e:	2101      	movs	r1, #1
 8006980:	fa01 f202 	lsl.w	r2, r1, r2
 8006984:	4013      	ands	r3, r2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d0ab      	beq.n	80068e2 <HAL_RCC_OscConfig+0x1b6>
 800698a:	e05c      	b.n	8006a46 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800698c:	f7fd fc54 	bl	8004238 <HAL_GetTick>
 8006990:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006994:	e00a      	b.n	80069ac <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006996:	f7fd fc4f 	bl	8004238 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b64      	cmp	r3, #100	; 0x64
 80069a4:	d902      	bls.n	80069ac <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	f000 bf0d 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
 80069ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80069b0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80069b8:	fa93 f3a3 	rbit	r3, r3
 80069bc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80069c0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069c4:	fab3 f383 	clz	r3, r3
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	095b      	lsrs	r3, r3, #5
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	f043 0301 	orr.w	r3, r3, #1
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d102      	bne.n	80069de <HAL_RCC_OscConfig+0x2b2>
 80069d8:	4b19      	ldr	r3, [pc, #100]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	e015      	b.n	8006a0a <HAL_RCC_OscConfig+0x2de>
 80069de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80069e2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80069ea:	fa93 f3a3 	rbit	r3, r3
 80069ee:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80069f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80069f6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80069fa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80069fe:	fa93 f3a3 	rbit	r3, r3
 8006a02:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006a06:	4b0e      	ldr	r3, [pc, #56]	; (8006a40 <HAL_RCC_OscConfig+0x314>)
 8006a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006a0e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8006a12:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8006a16:	fa92 f2a2 	rbit	r2, r2
 8006a1a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8006a1e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006a22:	fab2 f282 	clz	r2, r2
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	f042 0220 	orr.w	r2, r2, #32
 8006a2c:	b2d2      	uxtb	r2, r2
 8006a2e:	f002 021f 	and.w	r2, r2, #31
 8006a32:	2101      	movs	r1, #1
 8006a34:	fa01 f202 	lsl.w	r2, r1, r2
 8006a38:	4013      	ands	r3, r2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1ab      	bne.n	8006996 <HAL_RCC_OscConfig+0x26a>
 8006a3e:	e002      	b.n	8006a46 <HAL_RCC_OscConfig+0x31a>
 8006a40:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006a4a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0302 	and.w	r3, r3, #2
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	f000 817f 	beq.w	8006d5a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006a5c:	4ba7      	ldr	r3, [pc, #668]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	f003 030c 	and.w	r3, r3, #12
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00c      	beq.n	8006a82 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006a68:	4ba4      	ldr	r3, [pc, #656]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f003 030c 	and.w	r3, r3, #12
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	d173      	bne.n	8006b5c <HAL_RCC_OscConfig+0x430>
 8006a74:	4ba1      	ldr	r3, [pc, #644]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8006a7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a80:	d16c      	bne.n	8006b5c <HAL_RCC_OscConfig+0x430>
 8006a82:	2302      	movs	r3, #2
 8006a84:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a88:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8006a8c:	fa93 f3a3 	rbit	r3, r3
 8006a90:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8006a94:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a98:	fab3 f383 	clz	r3, r3
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	095b      	lsrs	r3, r3, #5
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	f043 0301 	orr.w	r3, r3, #1
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d102      	bne.n	8006ab2 <HAL_RCC_OscConfig+0x386>
 8006aac:	4b93      	ldr	r3, [pc, #588]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	e013      	b.n	8006ada <HAL_RCC_OscConfig+0x3ae>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ab8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8006abc:	fa93 f3a3 	rbit	r3, r3
 8006ac0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8006aca:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8006ace:	fa93 f3a3 	rbit	r3, r3
 8006ad2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006ad6:	4b89      	ldr	r3, [pc, #548]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ada:	2202      	movs	r2, #2
 8006adc:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8006ae0:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8006ae4:	fa92 f2a2 	rbit	r2, r2
 8006ae8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8006aec:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006af0:	fab2 f282 	clz	r2, r2
 8006af4:	b2d2      	uxtb	r2, r2
 8006af6:	f042 0220 	orr.w	r2, r2, #32
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	f002 021f 	and.w	r2, r2, #31
 8006b00:	2101      	movs	r1, #1
 8006b02:	fa01 f202 	lsl.w	r2, r1, r2
 8006b06:	4013      	ands	r3, r2
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00a      	beq.n	8006b22 <HAL_RCC_OscConfig+0x3f6>
 8006b0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b10:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d002      	beq.n	8006b22 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	f000 be52 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b22:	4b76      	ldr	r3, [pc, #472]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b2e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	21f8      	movs	r1, #248	; 0xf8
 8006b38:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b3c:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8006b40:	fa91 f1a1 	rbit	r1, r1
 8006b44:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8006b48:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8006b4c:	fab1 f181 	clz	r1, r1
 8006b50:	b2c9      	uxtb	r1, r1
 8006b52:	408b      	lsls	r3, r1
 8006b54:	4969      	ldr	r1, [pc, #420]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006b56:	4313      	orrs	r3, r2
 8006b58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b5a:	e0fe      	b.n	8006d5a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006b60:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 8088 	beq.w	8006c7e <HAL_RCC_OscConfig+0x552>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b74:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8006b78:	fa93 f3a3 	rbit	r3, r3
 8006b7c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8006b80:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b84:	fab3 f383 	clz	r3, r3
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006b8e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	461a      	mov	r2, r3
 8006b96:	2301      	movs	r3, #1
 8006b98:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b9a:	f7fd fb4d 	bl	8004238 <HAL_GetTick>
 8006b9e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ba2:	e00a      	b.n	8006bba <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ba4:	f7fd fb48 	bl	8004238 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d902      	bls.n	8006bba <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	f000 be06 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
 8006bba:	2302      	movs	r3, #2
 8006bbc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bc0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8006bc4:	fa93 f3a3 	rbit	r3, r3
 8006bc8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8006bcc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bd0:	fab3 f383 	clz	r3, r3
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	095b      	lsrs	r3, r3, #5
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	f043 0301 	orr.w	r3, r3, #1
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d102      	bne.n	8006bea <HAL_RCC_OscConfig+0x4be>
 8006be4:	4b45      	ldr	r3, [pc, #276]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	e013      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e6>
 8006bea:	2302      	movs	r3, #2
 8006bec:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bf0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8006bf4:	fa93 f3a3 	rbit	r3, r3
 8006bf8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8006c02:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8006c06:	fa93 f3a3 	rbit	r3, r3
 8006c0a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006c0e:	4b3b      	ldr	r3, [pc, #236]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c12:	2202      	movs	r2, #2
 8006c14:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8006c18:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8006c1c:	fa92 f2a2 	rbit	r2, r2
 8006c20:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8006c24:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006c28:	fab2 f282 	clz	r2, r2
 8006c2c:	b2d2      	uxtb	r2, r2
 8006c2e:	f042 0220 	orr.w	r2, r2, #32
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	f002 021f 	and.w	r2, r2, #31
 8006c38:	2101      	movs	r1, #1
 8006c3a:	fa01 f202 	lsl.w	r2, r1, r2
 8006c3e:	4013      	ands	r3, r2
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0af      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c44:	4b2d      	ldr	r3, [pc, #180]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006c50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	21f8      	movs	r1, #248	; 0xf8
 8006c5a:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8006c62:	fa91 f1a1 	rbit	r1, r1
 8006c66:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8006c6a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8006c6e:	fab1 f181 	clz	r1, r1
 8006c72:	b2c9      	uxtb	r1, r1
 8006c74:	408b      	lsls	r3, r1
 8006c76:	4921      	ldr	r1, [pc, #132]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	600b      	str	r3, [r1, #0]
 8006c7c:	e06d      	b.n	8006d5a <HAL_RCC_OscConfig+0x62e>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c84:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8006c88:	fa93 f3a3 	rbit	r3, r3
 8006c8c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8006c90:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c94:	fab3 f383 	clz	r3, r3
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006c9e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006caa:	f7fd fac5 	bl	8004238 <HAL_GetTick>
 8006cae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cb2:	e00a      	b.n	8006cca <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cb4:	f7fd fac0 	bl	8004238 <HAL_GetTick>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d902      	bls.n	8006cca <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	f000 bd7e 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
 8006cca:	2302      	movs	r3, #2
 8006ccc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006cd4:	fa93 f3a3 	rbit	r3, r3
 8006cd8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8006cdc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ce0:	fab3 f383 	clz	r3, r3
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	095b      	lsrs	r3, r3, #5
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	f043 0301 	orr.w	r3, r3, #1
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d105      	bne.n	8006d00 <HAL_RCC_OscConfig+0x5d4>
 8006cf4:	4b01      	ldr	r3, [pc, #4]	; (8006cfc <HAL_RCC_OscConfig+0x5d0>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	e016      	b.n	8006d28 <HAL_RCC_OscConfig+0x5fc>
 8006cfa:	bf00      	nop
 8006cfc:	40021000 	.word	0x40021000
 8006d00:	2302      	movs	r3, #2
 8006d02:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d0a:	fa93 f3a3 	rbit	r3, r3
 8006d0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8006d12:	2302      	movs	r3, #2
 8006d14:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006d18:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006d1c:	fa93 f3a3 	rbit	r3, r3
 8006d20:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006d24:	4bbf      	ldr	r3, [pc, #764]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d28:	2202      	movs	r2, #2
 8006d2a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8006d2e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8006d32:	fa92 f2a2 	rbit	r2, r2
 8006d36:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8006d3a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8006d3e:	fab2 f282 	clz	r2, r2
 8006d42:	b2d2      	uxtb	r2, r2
 8006d44:	f042 0220 	orr.w	r2, r2, #32
 8006d48:	b2d2      	uxtb	r2, r2
 8006d4a:	f002 021f 	and.w	r2, r2, #31
 8006d4e:	2101      	movs	r1, #1
 8006d50:	fa01 f202 	lsl.w	r2, r1, r2
 8006d54:	4013      	ands	r3, r2
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1ac      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d5e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 0308 	and.w	r3, r3, #8
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 8113 	beq.w	8006f96 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006d74:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d07c      	beq.n	8006e7a <HAL_RCC_OscConfig+0x74e>
 8006d80:	2301      	movs	r3, #1
 8006d82:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006d8a:	fa93 f3a3 	rbit	r3, r3
 8006d8e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8006d92:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d96:	fab3 f383 	clz	r3, r3
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	4ba2      	ldr	r3, [pc, #648]	; (8007028 <HAL_RCC_OscConfig+0x8fc>)
 8006da0:	4413      	add	r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	461a      	mov	r2, r3
 8006da6:	2301      	movs	r3, #1
 8006da8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006daa:	f7fd fa45 	bl	8004238 <HAL_GetTick>
 8006dae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006db2:	e00a      	b.n	8006dca <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006db4:	f7fd fa40 	bl	8004238 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d902      	bls.n	8006dca <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	f000 bcfe 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
 8006dca:	2302      	movs	r3, #2
 8006dcc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006dd4:	fa93 f2a3 	rbit	r2, r3
 8006dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ddc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006de6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006dea:	2202      	movs	r2, #2
 8006dec:	601a      	str	r2, [r3, #0]
 8006dee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006df2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	fa93 f2a3 	rbit	r2, r3
 8006dfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006e04:	601a      	str	r2, [r3, #0]
 8006e06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e0a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006e0e:	2202      	movs	r2, #2
 8006e10:	601a      	str	r2, [r3, #0]
 8006e12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e16:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	fa93 f2a3 	rbit	r2, r3
 8006e20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e24:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8006e28:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e2a:	4b7e      	ldr	r3, [pc, #504]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006e2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e32:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006e36:	2102      	movs	r1, #2
 8006e38:	6019      	str	r1, [r3, #0]
 8006e3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e3e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	fa93 f1a3 	rbit	r1, r3
 8006e48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e4c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006e50:	6019      	str	r1, [r3, #0]
  return result;
 8006e52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e56:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	fab3 f383 	clz	r3, r3
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	f003 031f 	and.w	r3, r3, #31
 8006e6c:	2101      	movs	r1, #1
 8006e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e72:	4013      	ands	r3, r2
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d09d      	beq.n	8006db4 <HAL_RCC_OscConfig+0x688>
 8006e78:	e08d      	b.n	8006f96 <HAL_RCC_OscConfig+0x86a>
 8006e7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e7e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006e82:	2201      	movs	r2, #1
 8006e84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e8a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	fa93 f2a3 	rbit	r2, r3
 8006e94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006e98:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006e9c:	601a      	str	r2, [r3, #0]
  return result;
 8006e9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ea2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8006ea6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ea8:	fab3 f383 	clz	r3, r3
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	461a      	mov	r2, r3
 8006eb0:	4b5d      	ldr	r3, [pc, #372]	; (8007028 <HAL_RCC_OscConfig+0x8fc>)
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	2300      	movs	r3, #0
 8006eba:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ebc:	f7fd f9bc 	bl	8004238 <HAL_GetTick>
 8006ec0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ec4:	e00a      	b.n	8006edc <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006ec6:	f7fd f9b7 	bl	8004238 <HAL_GetTick>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d902      	bls.n	8006edc <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	f000 bc75 	b.w	80077c6 <HAL_RCC_OscConfig+0x109a>
 8006edc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006ee0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ee8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006eec:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	fa93 f2a3 	rbit	r2, r3
 8006ef6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006efa:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8006efe:	601a      	str	r2, [r3, #0]
 8006f00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f04:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f08:	2202      	movs	r2, #2
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f10:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	fa93 f2a3 	rbit	r2, r3
 8006f1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f28:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	601a      	str	r2, [r3, #0]
 8006f30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f34:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	fa93 f2a3 	rbit	r2, r3
 8006f3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f42:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8006f46:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f48:	4b36      	ldr	r3, [pc, #216]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006f4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f50:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8006f54:	2102      	movs	r1, #2
 8006f56:	6019      	str	r1, [r3, #0]
 8006f58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f5c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	fa93 f1a3 	rbit	r1, r3
 8006f66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f6a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8006f6e:	6019      	str	r1, [r3, #0]
  return result;
 8006f70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f74:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	fab3 f383 	clz	r3, r3
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	f003 031f 	and.w	r3, r3, #31
 8006f8a:	2101      	movs	r1, #1
 8006f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f90:	4013      	ands	r3, r2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d197      	bne.n	8006ec6 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006f9a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f003 0304 	and.w	r3, r3, #4
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f000 81a5 	beq.w	80072f6 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fac:	2300      	movs	r3, #0
 8006fae:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fb2:	4b1c      	ldr	r3, [pc, #112]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d116      	bne.n	8006fec <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fbe:	4b19      	ldr	r3, [pc, #100]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	4a18      	ldr	r2, [pc, #96]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fc8:	61d3      	str	r3, [r2, #28]
 8006fca:	4b16      	ldr	r3, [pc, #88]	; (8007024 <HAL_RCC_OscConfig+0x8f8>)
 8006fcc:	69db      	ldr	r3, [r3, #28]
 8006fce:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8006fd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006fd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006fda:	601a      	str	r2, [r3, #0]
 8006fdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8006fe0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006fe4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fec:	4b0f      	ldr	r3, [pc, #60]	; (800702c <HAL_RCC_OscConfig+0x900>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d121      	bne.n	800703c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ff8:	4b0c      	ldr	r3, [pc, #48]	; (800702c <HAL_RCC_OscConfig+0x900>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a0b      	ldr	r2, [pc, #44]	; (800702c <HAL_RCC_OscConfig+0x900>)
 8006ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007002:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007004:	f7fd f918 	bl	8004238 <HAL_GetTick>
 8007008:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800700c:	e010      	b.n	8007030 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800700e:	f7fd f913 	bl	8004238 <HAL_GetTick>
 8007012:	4602      	mov	r2, r0
 8007014:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007018:	1ad3      	subs	r3, r2, r3
 800701a:	2b64      	cmp	r3, #100	; 0x64
 800701c:	d908      	bls.n	8007030 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e3d1      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
 8007022:	bf00      	nop
 8007024:	40021000 	.word	0x40021000
 8007028:	10908120 	.word	0x10908120
 800702c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007030:	4b8d      	ldr	r3, [pc, #564]	; (8007268 <HAL_RCC_OscConfig+0xb3c>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007038:	2b00      	cmp	r3, #0
 800703a:	d0e8      	beq.n	800700e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800703c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007040:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	2b01      	cmp	r3, #1
 800704a:	d106      	bne.n	800705a <HAL_RCC_OscConfig+0x92e>
 800704c:	4b87      	ldr	r3, [pc, #540]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	4a86      	ldr	r2, [pc, #536]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 8007052:	f043 0301 	orr.w	r3, r3, #1
 8007056:	6213      	str	r3, [r2, #32]
 8007058:	e035      	b.n	80070c6 <HAL_RCC_OscConfig+0x99a>
 800705a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800705e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10c      	bne.n	8007084 <HAL_RCC_OscConfig+0x958>
 800706a:	4b80      	ldr	r3, [pc, #512]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	4a7f      	ldr	r2, [pc, #508]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 8007070:	f023 0301 	bic.w	r3, r3, #1
 8007074:	6213      	str	r3, [r2, #32]
 8007076:	4b7d      	ldr	r3, [pc, #500]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	4a7c      	ldr	r2, [pc, #496]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 800707c:	f023 0304 	bic.w	r3, r3, #4
 8007080:	6213      	str	r3, [r2, #32]
 8007082:	e020      	b.n	80070c6 <HAL_RCC_OscConfig+0x99a>
 8007084:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007088:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	2b05      	cmp	r3, #5
 8007092:	d10c      	bne.n	80070ae <HAL_RCC_OscConfig+0x982>
 8007094:	4b75      	ldr	r3, [pc, #468]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	4a74      	ldr	r2, [pc, #464]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 800709a:	f043 0304 	orr.w	r3, r3, #4
 800709e:	6213      	str	r3, [r2, #32]
 80070a0:	4b72      	ldr	r3, [pc, #456]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	4a71      	ldr	r2, [pc, #452]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 80070a6:	f043 0301 	orr.w	r3, r3, #1
 80070aa:	6213      	str	r3, [r2, #32]
 80070ac:	e00b      	b.n	80070c6 <HAL_RCC_OscConfig+0x99a>
 80070ae:	4b6f      	ldr	r3, [pc, #444]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 80070b0:	6a1b      	ldr	r3, [r3, #32]
 80070b2:	4a6e      	ldr	r2, [pc, #440]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 80070b4:	f023 0301 	bic.w	r3, r3, #1
 80070b8:	6213      	str	r3, [r2, #32]
 80070ba:	4b6c      	ldr	r3, [pc, #432]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	4a6b      	ldr	r2, [pc, #428]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 80070c0:	f023 0304 	bic.w	r3, r3, #4
 80070c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80070c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80070ca:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	f000 8081 	beq.w	80071da <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070d8:	f7fd f8ae 	bl	8004238 <HAL_GetTick>
 80070dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070e0:	e00b      	b.n	80070fa <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070e2:	f7fd f8a9 	bl	8004238 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d901      	bls.n	80070fa <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	e365      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
 80070fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80070fe:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8007102:	2202      	movs	r2, #2
 8007104:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007106:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800710a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	fa93 f2a3 	rbit	r2, r3
 8007114:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007118:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007122:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007126:	2202      	movs	r2, #2
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800712e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	fa93 f2a3 	rbit	r2, r3
 8007138:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800713c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007140:	601a      	str	r2, [r3, #0]
  return result;
 8007142:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007146:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800714a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800714c:	fab3 f383 	clz	r3, r3
 8007150:	b2db      	uxtb	r3, r3
 8007152:	095b      	lsrs	r3, r3, #5
 8007154:	b2db      	uxtb	r3, r3
 8007156:	f043 0302 	orr.w	r3, r3, #2
 800715a:	b2db      	uxtb	r3, r3
 800715c:	2b02      	cmp	r3, #2
 800715e:	d102      	bne.n	8007166 <HAL_RCC_OscConfig+0xa3a>
 8007160:	4b42      	ldr	r3, [pc, #264]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	e013      	b.n	800718e <HAL_RCC_OscConfig+0xa62>
 8007166:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800716a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800716e:	2202      	movs	r2, #2
 8007170:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007172:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007176:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	fa93 f2a3 	rbit	r2, r3
 8007180:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007184:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8007188:	601a      	str	r2, [r3, #0]
 800718a:	4b38      	ldr	r3, [pc, #224]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 800718c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007192:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007196:	2102      	movs	r1, #2
 8007198:	6011      	str	r1, [r2, #0]
 800719a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800719e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80071a2:	6812      	ldr	r2, [r2, #0]
 80071a4:	fa92 f1a2 	rbit	r1, r2
 80071a8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80071ac:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80071b0:	6011      	str	r1, [r2, #0]
  return result;
 80071b2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80071b6:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80071ba:	6812      	ldr	r2, [r2, #0]
 80071bc:	fab2 f282 	clz	r2, r2
 80071c0:	b2d2      	uxtb	r2, r2
 80071c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071c6:	b2d2      	uxtb	r2, r2
 80071c8:	f002 021f 	and.w	r2, r2, #31
 80071cc:	2101      	movs	r1, #1
 80071ce:	fa01 f202 	lsl.w	r2, r1, r2
 80071d2:	4013      	ands	r3, r2
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d084      	beq.n	80070e2 <HAL_RCC_OscConfig+0x9b6>
 80071d8:	e083      	b.n	80072e2 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071da:	f7fd f82d 	bl	8004238 <HAL_GetTick>
 80071de:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071e2:	e00b      	b.n	80071fc <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071e4:	f7fd f828 	bl	8004238 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d901      	bls.n	80071fc <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e2e4      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
 80071fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007200:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007204:	2202      	movs	r2, #2
 8007206:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007208:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800720c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	fa93 f2a3 	rbit	r2, r3
 8007216:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800721a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800721e:	601a      	str	r2, [r3, #0]
 8007220:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007224:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007228:	2202      	movs	r2, #2
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007230:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	fa93 f2a3 	rbit	r2, r3
 800723a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800723e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8007242:	601a      	str	r2, [r3, #0]
  return result;
 8007244:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007248:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800724c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800724e:	fab3 f383 	clz	r3, r3
 8007252:	b2db      	uxtb	r3, r3
 8007254:	095b      	lsrs	r3, r3, #5
 8007256:	b2db      	uxtb	r3, r3
 8007258:	f043 0302 	orr.w	r3, r3, #2
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b02      	cmp	r3, #2
 8007260:	d106      	bne.n	8007270 <HAL_RCC_OscConfig+0xb44>
 8007262:	4b02      	ldr	r3, [pc, #8]	; (800726c <HAL_RCC_OscConfig+0xb40>)
 8007264:	6a1b      	ldr	r3, [r3, #32]
 8007266:	e017      	b.n	8007298 <HAL_RCC_OscConfig+0xb6c>
 8007268:	40007000 	.word	0x40007000
 800726c:	40021000 	.word	0x40021000
 8007270:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007274:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007278:	2202      	movs	r2, #2
 800727a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800727c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007280:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	fa93 f2a3 	rbit	r2, r3
 800728a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800728e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8007292:	601a      	str	r2, [r3, #0]
 8007294:	4bb3      	ldr	r3, [pc, #716]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 8007296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007298:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800729c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80072a0:	2102      	movs	r1, #2
 80072a2:	6011      	str	r1, [r2, #0]
 80072a4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80072a8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80072ac:	6812      	ldr	r2, [r2, #0]
 80072ae:	fa92 f1a2 	rbit	r1, r2
 80072b2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80072b6:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80072ba:	6011      	str	r1, [r2, #0]
  return result;
 80072bc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80072c0:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80072c4:	6812      	ldr	r2, [r2, #0]
 80072c6:	fab2 f282 	clz	r2, r2
 80072ca:	b2d2      	uxtb	r2, r2
 80072cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072d0:	b2d2      	uxtb	r2, r2
 80072d2:	f002 021f 	and.w	r2, r2, #31
 80072d6:	2101      	movs	r1, #1
 80072d8:	fa01 f202 	lsl.w	r2, r1, r2
 80072dc:	4013      	ands	r3, r2
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d180      	bne.n	80071e4 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80072e2:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d105      	bne.n	80072f6 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072ea:	4b9e      	ldr	r3, [pc, #632]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 80072ec:	69db      	ldr	r3, [r3, #28]
 80072ee:	4a9d      	ldr	r2, [pc, #628]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 80072f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072f4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80072fa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	2b00      	cmp	r3, #0
 8007304:	f000 825e 	beq.w	80077c4 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007308:	4b96      	ldr	r3, [pc, #600]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	f003 030c 	and.w	r3, r3, #12
 8007310:	2b08      	cmp	r3, #8
 8007312:	f000 821f 	beq.w	8007754 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007316:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800731a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	2b02      	cmp	r3, #2
 8007324:	f040 8170 	bne.w	8007608 <HAL_RCC_OscConfig+0xedc>
 8007328:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800732c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007330:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007334:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007336:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800733a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	fa93 f2a3 	rbit	r2, r3
 8007344:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007348:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800734c:	601a      	str	r2, [r3, #0]
  return result;
 800734e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007352:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8007356:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007358:	fab3 f383 	clz	r3, r3
 800735c:	b2db      	uxtb	r3, r3
 800735e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007362:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	461a      	mov	r2, r3
 800736a:	2300      	movs	r3, #0
 800736c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800736e:	f7fc ff63 	bl	8004238 <HAL_GetTick>
 8007372:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007376:	e009      	b.n	800738c <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007378:	f7fc ff5e 	bl	8004238 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	2b02      	cmp	r3, #2
 8007386:	d901      	bls.n	800738c <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e21c      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
 800738c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007390:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007394:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007398:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800739a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800739e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	fa93 f2a3 	rbit	r2, r3
 80073a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80073ac:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80073b0:	601a      	str	r2, [r3, #0]
  return result;
 80073b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80073b6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80073ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073bc:	fab3 f383 	clz	r3, r3
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	095b      	lsrs	r3, r3, #5
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	f043 0301 	orr.w	r3, r3, #1
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d102      	bne.n	80073d6 <HAL_RCC_OscConfig+0xcaa>
 80073d0:	4b64      	ldr	r3, [pc, #400]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	e027      	b.n	8007426 <HAL_RCC_OscConfig+0xcfa>
 80073d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80073da:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80073de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80073e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80073e8:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	fa93 f2a3 	rbit	r2, r3
 80073f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80073f6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007400:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8007404:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007408:	601a      	str	r2, [r3, #0]
 800740a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800740e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	fa93 f2a3 	rbit	r2, r3
 8007418:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800741c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8007420:	601a      	str	r2, [r3, #0]
 8007422:	4b50      	ldr	r3, [pc, #320]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 8007424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007426:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800742a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800742e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007432:	6011      	str	r1, [r2, #0]
 8007434:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007438:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800743c:	6812      	ldr	r2, [r2, #0]
 800743e:	fa92 f1a2 	rbit	r1, r2
 8007442:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007446:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800744a:	6011      	str	r1, [r2, #0]
  return result;
 800744c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007450:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8007454:	6812      	ldr	r2, [r2, #0]
 8007456:	fab2 f282 	clz	r2, r2
 800745a:	b2d2      	uxtb	r2, r2
 800745c:	f042 0220 	orr.w	r2, r2, #32
 8007460:	b2d2      	uxtb	r2, r2
 8007462:	f002 021f 	and.w	r2, r2, #31
 8007466:	2101      	movs	r1, #1
 8007468:	fa01 f202 	lsl.w	r2, r1, r2
 800746c:	4013      	ands	r3, r2
 800746e:	2b00      	cmp	r3, #0
 8007470:	d182      	bne.n	8007378 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007472:	4b3c      	ldr	r3, [pc, #240]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 8007474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007476:	f023 020f 	bic.w	r2, r3, #15
 800747a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800747e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	4937      	ldr	r1, [pc, #220]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 8007488:	4313      	orrs	r3, r2
 800748a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800748c:	4b35      	ldr	r3, [pc, #212]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8007494:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007498:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6a19      	ldr	r1, [r3, #32]
 80074a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80074a4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	69db      	ldr	r3, [r3, #28]
 80074ac:	430b      	orrs	r3, r1
 80074ae:	492d      	ldr	r1, [pc, #180]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	604b      	str	r3, [r1, #4]
 80074b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80074b8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80074bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80074c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80074c6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	fa93 f2a3 	rbit	r2, r3
 80074d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80074d4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80074d8:	601a      	str	r2, [r3, #0]
  return result;
 80074da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80074de:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80074e2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074e4:	fab3 f383 	clz	r3, r3
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80074ee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	461a      	mov	r2, r3
 80074f6:	2301      	movs	r3, #1
 80074f8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074fa:	f7fc fe9d 	bl	8004238 <HAL_GetTick>
 80074fe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007502:	e009      	b.n	8007518 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007504:	f7fc fe98 	bl	8004238 <HAL_GetTick>
 8007508:	4602      	mov	r2, r0
 800750a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b02      	cmp	r3, #2
 8007512:	d901      	bls.n	8007518 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e156      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
 8007518:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800751c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007520:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007524:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007526:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800752a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	fa93 f2a3 	rbit	r2, r3
 8007534:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007538:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800753c:	601a      	str	r2, [r3, #0]
  return result;
 800753e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007542:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007546:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007548:	fab3 f383 	clz	r3, r3
 800754c:	b2db      	uxtb	r3, r3
 800754e:	095b      	lsrs	r3, r3, #5
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	b2db      	uxtb	r3, r3
 8007558:	2b01      	cmp	r3, #1
 800755a:	d105      	bne.n	8007568 <HAL_RCC_OscConfig+0xe3c>
 800755c:	4b01      	ldr	r3, [pc, #4]	; (8007564 <HAL_RCC_OscConfig+0xe38>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	e02a      	b.n	80075b8 <HAL_RCC_OscConfig+0xe8c>
 8007562:	bf00      	nop
 8007564:	40021000 	.word	0x40021000
 8007568:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800756c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007570:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007576:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800757a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	fa93 f2a3 	rbit	r2, r3
 8007584:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007588:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007592:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8007596:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80075a0:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	fa93 f2a3 	rbit	r2, r3
 80075aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80075ae:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	4b86      	ldr	r3, [pc, #536]	; (80077d0 <HAL_RCC_OscConfig+0x10a4>)
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80075bc:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80075c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80075c4:	6011      	str	r1, [r2, #0]
 80075c6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80075ca:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80075ce:	6812      	ldr	r2, [r2, #0]
 80075d0:	fa92 f1a2 	rbit	r1, r2
 80075d4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80075d8:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80075dc:	6011      	str	r1, [r2, #0]
  return result;
 80075de:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80075e2:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80075e6:	6812      	ldr	r2, [r2, #0]
 80075e8:	fab2 f282 	clz	r2, r2
 80075ec:	b2d2      	uxtb	r2, r2
 80075ee:	f042 0220 	orr.w	r2, r2, #32
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	f002 021f 	and.w	r2, r2, #31
 80075f8:	2101      	movs	r1, #1
 80075fa:	fa01 f202 	lsl.w	r2, r1, r2
 80075fe:	4013      	ands	r3, r2
 8007600:	2b00      	cmp	r3, #0
 8007602:	f43f af7f 	beq.w	8007504 <HAL_RCC_OscConfig+0xdd8>
 8007606:	e0dd      	b.n	80077c4 <HAL_RCC_OscConfig+0x1098>
 8007608:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800760c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007610:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007614:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007616:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800761a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	fa93 f2a3 	rbit	r2, r3
 8007624:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007628:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800762c:	601a      	str	r2, [r3, #0]
  return result;
 800762e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007632:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007636:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007638:	fab3 f383 	clz	r3, r3
 800763c:	b2db      	uxtb	r3, r3
 800763e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007642:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007646:	009b      	lsls	r3, r3, #2
 8007648:	461a      	mov	r2, r3
 800764a:	2300      	movs	r3, #0
 800764c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800764e:	f7fc fdf3 	bl	8004238 <HAL_GetTick>
 8007652:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007656:	e009      	b.n	800766c <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007658:	f7fc fdee 	bl	8004238 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	2b02      	cmp	r3, #2
 8007666:	d901      	bls.n	800766c <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8007668:	2303      	movs	r3, #3
 800766a:	e0ac      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
 800766c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007670:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007678:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800767a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800767e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	fa93 f2a3 	rbit	r2, r3
 8007688:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800768c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007690:	601a      	str	r2, [r3, #0]
  return result;
 8007692:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007696:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800769a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800769c:	fab3 f383 	clz	r3, r3
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	095b      	lsrs	r3, r3, #5
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	f043 0301 	orr.w	r3, r3, #1
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d102      	bne.n	80076b6 <HAL_RCC_OscConfig+0xf8a>
 80076b0:	4b47      	ldr	r3, [pc, #284]	; (80077d0 <HAL_RCC_OscConfig+0x10a4>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	e027      	b.n	8007706 <HAL_RCC_OscConfig+0xfda>
 80076b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076ba:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80076be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80076c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076c8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	fa93 f2a3 	rbit	r2, r3
 80076d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076d6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80076da:	601a      	str	r2, [r3, #0]
 80076dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076e0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80076e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80076e8:	601a      	str	r2, [r3, #0]
 80076ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076ee:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	fa93 f2a3 	rbit	r2, r3
 80076f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076fc:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8007700:	601a      	str	r2, [r3, #0]
 8007702:	4b33      	ldr	r3, [pc, #204]	; (80077d0 <HAL_RCC_OscConfig+0x10a4>)
 8007704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007706:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800770a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800770e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007712:	6011      	str	r1, [r2, #0]
 8007714:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007718:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800771c:	6812      	ldr	r2, [r2, #0]
 800771e:	fa92 f1a2 	rbit	r1, r2
 8007722:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007726:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800772a:	6011      	str	r1, [r2, #0]
  return result;
 800772c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8007730:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8007734:	6812      	ldr	r2, [r2, #0]
 8007736:	fab2 f282 	clz	r2, r2
 800773a:	b2d2      	uxtb	r2, r2
 800773c:	f042 0220 	orr.w	r2, r2, #32
 8007740:	b2d2      	uxtb	r2, r2
 8007742:	f002 021f 	and.w	r2, r2, #31
 8007746:	2101      	movs	r1, #1
 8007748:	fa01 f202 	lsl.w	r2, r1, r2
 800774c:	4013      	ands	r3, r2
 800774e:	2b00      	cmp	r3, #0
 8007750:	d182      	bne.n	8007658 <HAL_RCC_OscConfig+0xf2c>
 8007752:	e037      	b.n	80077c4 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007754:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007758:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	699b      	ldr	r3, [r3, #24]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d101      	bne.n	8007768 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e02e      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007768:	4b19      	ldr	r3, [pc, #100]	; (80077d0 <HAL_RCC_OscConfig+0x10a4>)
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8007770:	4b17      	ldr	r3, [pc, #92]	; (80077d0 <HAL_RCC_OscConfig+0x10a4>)
 8007772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007774:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007778:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800777c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8007780:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007784:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	69db      	ldr	r3, [r3, #28]
 800778c:	429a      	cmp	r2, r3
 800778e:	d117      	bne.n	80077c0 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8007790:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007794:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007798:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800779c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d10b      	bne.n	80077c0 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80077a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80077ac:	f003 020f 	and.w	r2, r3, #15
 80077b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80077b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80077bc:	429a      	cmp	r2, r3
 80077be:	d001      	beq.n	80077c4 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	e000      	b.n	80077c6 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	40021000 	.word	0x40021000

080077d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b09e      	sub	sp, #120	; 0x78
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80077de:	2300      	movs	r3, #0
 80077e0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d101      	bne.n	80077ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	e162      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077ec:	4b90      	ldr	r3, [pc, #576]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 0307 	and.w	r3, r3, #7
 80077f4:	683a      	ldr	r2, [r7, #0]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d910      	bls.n	800781c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077fa:	4b8d      	ldr	r3, [pc, #564]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f023 0207 	bic.w	r2, r3, #7
 8007802:	498b      	ldr	r1, [pc, #556]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	4313      	orrs	r3, r2
 8007808:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800780a:	4b89      	ldr	r3, [pc, #548]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	683a      	ldr	r2, [r7, #0]
 8007814:	429a      	cmp	r2, r3
 8007816:	d001      	beq.n	800781c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e14a      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0302 	and.w	r3, r3, #2
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007828:	4b82      	ldr	r3, [pc, #520]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	497f      	ldr	r1, [pc, #508]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 8007836:	4313      	orrs	r3, r2
 8007838:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0301 	and.w	r3, r3, #1
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 80dc 	beq.w	8007a00 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d13c      	bne.n	80078ca <HAL_RCC_ClockConfig+0xf6>
 8007850:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007854:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007856:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007858:	fa93 f3a3 	rbit	r3, r3
 800785c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800785e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007860:	fab3 f383 	clz	r3, r3
 8007864:	b2db      	uxtb	r3, r3
 8007866:	095b      	lsrs	r3, r3, #5
 8007868:	b2db      	uxtb	r3, r3
 800786a:	f043 0301 	orr.w	r3, r3, #1
 800786e:	b2db      	uxtb	r3, r3
 8007870:	2b01      	cmp	r3, #1
 8007872:	d102      	bne.n	800787a <HAL_RCC_ClockConfig+0xa6>
 8007874:	4b6f      	ldr	r3, [pc, #444]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	e00f      	b.n	800789a <HAL_RCC_ClockConfig+0xc6>
 800787a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800787e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007880:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007882:	fa93 f3a3 	rbit	r3, r3
 8007886:	667b      	str	r3, [r7, #100]	; 0x64
 8007888:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800788c:	663b      	str	r3, [r7, #96]	; 0x60
 800788e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007890:	fa93 f3a3 	rbit	r3, r3
 8007894:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007896:	4b67      	ldr	r3, [pc, #412]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 8007898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800789e:	65ba      	str	r2, [r7, #88]	; 0x58
 80078a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80078a2:	fa92 f2a2 	rbit	r2, r2
 80078a6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80078a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80078aa:	fab2 f282 	clz	r2, r2
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	f042 0220 	orr.w	r2, r2, #32
 80078b4:	b2d2      	uxtb	r2, r2
 80078b6:	f002 021f 	and.w	r2, r2, #31
 80078ba:	2101      	movs	r1, #1
 80078bc:	fa01 f202 	lsl.w	r2, r1, r2
 80078c0:	4013      	ands	r3, r2
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d17b      	bne.n	80079be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e0f3      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d13c      	bne.n	800794c <HAL_RCC_ClockConfig+0x178>
 80078d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80078d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078da:	fa93 f3a3 	rbit	r3, r3
 80078de:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80078e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078e2:	fab3 f383 	clz	r3, r3
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	095b      	lsrs	r3, r3, #5
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	f043 0301 	orr.w	r3, r3, #1
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	2b01      	cmp	r3, #1
 80078f4:	d102      	bne.n	80078fc <HAL_RCC_ClockConfig+0x128>
 80078f6:	4b4f      	ldr	r3, [pc, #316]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	e00f      	b.n	800791c <HAL_RCC_ClockConfig+0x148>
 80078fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007900:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007904:	fa93 f3a3 	rbit	r3, r3
 8007908:	647b      	str	r3, [r7, #68]	; 0x44
 800790a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800790e:	643b      	str	r3, [r7, #64]	; 0x40
 8007910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007912:	fa93 f3a3 	rbit	r3, r3
 8007916:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007918:	4b46      	ldr	r3, [pc, #280]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 800791a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007920:	63ba      	str	r2, [r7, #56]	; 0x38
 8007922:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007924:	fa92 f2a2 	rbit	r2, r2
 8007928:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800792a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800792c:	fab2 f282 	clz	r2, r2
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	f042 0220 	orr.w	r2, r2, #32
 8007936:	b2d2      	uxtb	r2, r2
 8007938:	f002 021f 	and.w	r2, r2, #31
 800793c:	2101      	movs	r1, #1
 800793e:	fa01 f202 	lsl.w	r2, r1, r2
 8007942:	4013      	ands	r3, r2
 8007944:	2b00      	cmp	r3, #0
 8007946:	d13a      	bne.n	80079be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e0b2      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
 800794c:	2302      	movs	r3, #2
 800794e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007952:	fa93 f3a3 	rbit	r3, r3
 8007956:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800795a:	fab3 f383 	clz	r3, r3
 800795e:	b2db      	uxtb	r3, r3
 8007960:	095b      	lsrs	r3, r3, #5
 8007962:	b2db      	uxtb	r3, r3
 8007964:	f043 0301 	orr.w	r3, r3, #1
 8007968:	b2db      	uxtb	r3, r3
 800796a:	2b01      	cmp	r3, #1
 800796c:	d102      	bne.n	8007974 <HAL_RCC_ClockConfig+0x1a0>
 800796e:	4b31      	ldr	r3, [pc, #196]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	e00d      	b.n	8007990 <HAL_RCC_ClockConfig+0x1bc>
 8007974:	2302      	movs	r3, #2
 8007976:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800797a:	fa93 f3a3 	rbit	r3, r3
 800797e:	627b      	str	r3, [r7, #36]	; 0x24
 8007980:	2302      	movs	r3, #2
 8007982:	623b      	str	r3, [r7, #32]
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	fa93 f3a3 	rbit	r3, r3
 800798a:	61fb      	str	r3, [r7, #28]
 800798c:	4b29      	ldr	r3, [pc, #164]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 800798e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007990:	2202      	movs	r2, #2
 8007992:	61ba      	str	r2, [r7, #24]
 8007994:	69ba      	ldr	r2, [r7, #24]
 8007996:	fa92 f2a2 	rbit	r2, r2
 800799a:	617a      	str	r2, [r7, #20]
  return result;
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	fab2 f282 	clz	r2, r2
 80079a2:	b2d2      	uxtb	r2, r2
 80079a4:	f042 0220 	orr.w	r2, r2, #32
 80079a8:	b2d2      	uxtb	r2, r2
 80079aa:	f002 021f 	and.w	r2, r2, #31
 80079ae:	2101      	movs	r1, #1
 80079b0:	fa01 f202 	lsl.w	r2, r1, r2
 80079b4:	4013      	ands	r3, r2
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e079      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80079be:	4b1d      	ldr	r3, [pc, #116]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	f023 0203 	bic.w	r2, r3, #3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	491a      	ldr	r1, [pc, #104]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 80079cc:	4313      	orrs	r3, r2
 80079ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80079d0:	f7fc fc32 	bl	8004238 <HAL_GetTick>
 80079d4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079d6:	e00a      	b.n	80079ee <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079d8:	f7fc fc2e 	bl	8004238 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d901      	bls.n	80079ee <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80079ea:	2303      	movs	r3, #3
 80079ec:	e061      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079ee:	4b11      	ldr	r3, [pc, #68]	; (8007a34 <HAL_RCC_ClockConfig+0x260>)
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f003 020c 	and.w	r2, r3, #12
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d1eb      	bne.n	80079d8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a00:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0307 	and.w	r3, r3, #7
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d214      	bcs.n	8007a38 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a0e:	4b08      	ldr	r3, [pc, #32]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f023 0207 	bic.w	r2, r3, #7
 8007a16:	4906      	ldr	r1, [pc, #24]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a1e:	4b04      	ldr	r3, [pc, #16]	; (8007a30 <HAL_RCC_ClockConfig+0x25c>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0307 	and.w	r3, r3, #7
 8007a26:	683a      	ldr	r2, [r7, #0]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d005      	beq.n	8007a38 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e040      	b.n	8007ab2 <HAL_RCC_ClockConfig+0x2de>
 8007a30:	40022000 	.word	0x40022000
 8007a34:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0304 	and.w	r3, r3, #4
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d008      	beq.n	8007a56 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a44:	4b1d      	ldr	r3, [pc, #116]	; (8007abc <HAL_RCC_ClockConfig+0x2e8>)
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	491a      	ldr	r1, [pc, #104]	; (8007abc <HAL_RCC_ClockConfig+0x2e8>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0308 	and.w	r3, r3, #8
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d009      	beq.n	8007a76 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a62:	4b16      	ldr	r3, [pc, #88]	; (8007abc <HAL_RCC_ClockConfig+0x2e8>)
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	00db      	lsls	r3, r3, #3
 8007a70:	4912      	ldr	r1, [pc, #72]	; (8007abc <HAL_RCC_ClockConfig+0x2e8>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007a76:	f000 f829 	bl	8007acc <HAL_RCC_GetSysClockFreq>
 8007a7a:	4601      	mov	r1, r0
 8007a7c:	4b0f      	ldr	r3, [pc, #60]	; (8007abc <HAL_RCC_ClockConfig+0x2e8>)
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a84:	22f0      	movs	r2, #240	; 0xf0
 8007a86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	fa92 f2a2 	rbit	r2, r2
 8007a8e:	60fa      	str	r2, [r7, #12]
  return result;
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	fab2 f282 	clz	r2, r2
 8007a96:	b2d2      	uxtb	r2, r2
 8007a98:	40d3      	lsrs	r3, r2
 8007a9a:	4a09      	ldr	r2, [pc, #36]	; (8007ac0 <HAL_RCC_ClockConfig+0x2ec>)
 8007a9c:	5cd3      	ldrb	r3, [r2, r3]
 8007a9e:	fa21 f303 	lsr.w	r3, r1, r3
 8007aa2:	4a08      	ldr	r2, [pc, #32]	; (8007ac4 <HAL_RCC_ClockConfig+0x2f0>)
 8007aa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007aa6:	4b08      	ldr	r3, [pc, #32]	; (8007ac8 <HAL_RCC_ClockConfig+0x2f4>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7fc fb80 	bl	80041b0 <HAL_InitTick>
  
  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3778      	adds	r7, #120	; 0x78
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40021000 	.word	0x40021000
 8007ac0:	0800e1b4 	.word	0x0800e1b4
 8007ac4:	2000000c 	.word	0x2000000c
 8007ac8:	20000010 	.word	0x20000010

08007acc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b08b      	sub	sp, #44	; 0x2c
 8007ad0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	61fb      	str	r3, [r7, #28]
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	61bb      	str	r3, [r7, #24]
 8007ada:	2300      	movs	r3, #0
 8007adc:	627b      	str	r3, [r7, #36]	; 0x24
 8007ade:	2300      	movs	r3, #0
 8007ae0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8007ae6:	4b2a      	ldr	r3, [pc, #168]	; (8007b90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	f003 030c 	and.w	r3, r3, #12
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d002      	beq.n	8007afc <HAL_RCC_GetSysClockFreq+0x30>
 8007af6:	2b08      	cmp	r3, #8
 8007af8:	d003      	beq.n	8007b02 <HAL_RCC_GetSysClockFreq+0x36>
 8007afa:	e03f      	b.n	8007b7c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007afc:	4b25      	ldr	r3, [pc, #148]	; (8007b94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007afe:	623b      	str	r3, [r7, #32]
      break;
 8007b00:	e03f      	b.n	8007b82 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007b08:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007b0c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	fa92 f2a2 	rbit	r2, r2
 8007b14:	607a      	str	r2, [r7, #4]
  return result;
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	fab2 f282 	clz	r2, r2
 8007b1c:	b2d2      	uxtb	r2, r2
 8007b1e:	40d3      	lsrs	r3, r2
 8007b20:	4a1d      	ldr	r2, [pc, #116]	; (8007b98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007b22:	5cd3      	ldrb	r3, [r2, r3]
 8007b24:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007b26:	4b1a      	ldr	r3, [pc, #104]	; (8007b90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b2a:	f003 030f 	and.w	r3, r3, #15
 8007b2e:	220f      	movs	r2, #15
 8007b30:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b32:	693a      	ldr	r2, [r7, #16]
 8007b34:	fa92 f2a2 	rbit	r2, r2
 8007b38:	60fa      	str	r2, [r7, #12]
  return result;
 8007b3a:	68fa      	ldr	r2, [r7, #12]
 8007b3c:	fab2 f282 	clz	r2, r2
 8007b40:	b2d2      	uxtb	r2, r2
 8007b42:	40d3      	lsrs	r3, r2
 8007b44:	4a15      	ldr	r2, [pc, #84]	; (8007b9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8007b46:	5cd3      	ldrb	r3, [r2, r3]
 8007b48:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d008      	beq.n	8007b66 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007b54:	4a0f      	ldr	r2, [pc, #60]	; (8007b94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
 8007b62:	627b      	str	r3, [r7, #36]	; 0x24
 8007b64:	e007      	b.n	8007b76 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007b66:	4a0b      	ldr	r2, [pc, #44]	; (8007b94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007b68:	69bb      	ldr	r3, [r7, #24]
 8007b6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	fb02 f303 	mul.w	r3, r2, r3
 8007b74:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b78:	623b      	str	r3, [r7, #32]
      break;
 8007b7a:	e002      	b.n	8007b82 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007b7c:	4b05      	ldr	r3, [pc, #20]	; (8007b94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007b7e:	623b      	str	r3, [r7, #32]
      break;
 8007b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b82:	6a3b      	ldr	r3, [r7, #32]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	372c      	adds	r7, #44	; 0x2c
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	40021000 	.word	0x40021000
 8007b94:	007a1200 	.word	0x007a1200
 8007b98:	0800e1cc 	.word	0x0800e1cc
 8007b9c:	0800e1dc 	.word	0x0800e1dc

08007ba0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ba4:	4b03      	ldr	r3, [pc, #12]	; (8007bb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	2000000c 	.word	0x2000000c

08007bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007bbe:	f7ff ffef 	bl	8007ba0 <HAL_RCC_GetHCLKFreq>
 8007bc2:	4601      	mov	r1, r0
 8007bc4:	4b0b      	ldr	r3, [pc, #44]	; (8007bf4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007bcc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007bd0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	fa92 f2a2 	rbit	r2, r2
 8007bd8:	603a      	str	r2, [r7, #0]
  return result;
 8007bda:	683a      	ldr	r2, [r7, #0]
 8007bdc:	fab2 f282 	clz	r2, r2
 8007be0:	b2d2      	uxtb	r2, r2
 8007be2:	40d3      	lsrs	r3, r2
 8007be4:	4a04      	ldr	r2, [pc, #16]	; (8007bf8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007be6:	5cd3      	ldrb	r3, [r2, r3]
 8007be8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007bec:	4618      	mov	r0, r3
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	40021000 	.word	0x40021000
 8007bf8:	0800e1c4 	.word	0x0800e1c4

08007bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b082      	sub	sp, #8
 8007c00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007c02:	f7ff ffcd 	bl	8007ba0 <HAL_RCC_GetHCLKFreq>
 8007c06:	4601      	mov	r1, r0
 8007c08:	4b0b      	ldr	r3, [pc, #44]	; (8007c38 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007c10:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007c14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	fa92 f2a2 	rbit	r2, r2
 8007c1c:	603a      	str	r2, [r7, #0]
  return result;
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	fab2 f282 	clz	r2, r2
 8007c24:	b2d2      	uxtb	r2, r2
 8007c26:	40d3      	lsrs	r3, r2
 8007c28:	4a04      	ldr	r2, [pc, #16]	; (8007c3c <HAL_RCC_GetPCLK2Freq+0x40>)
 8007c2a:	5cd3      	ldrb	r3, [r2, r3]
 8007c2c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007c30:	4618      	mov	r0, r3
 8007c32:	3708      	adds	r7, #8
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	40021000 	.word	0x40021000
 8007c3c:	0800e1c4 	.word	0x0800e1c4

08007c40 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b092      	sub	sp, #72	; 0x48
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007c50:	2300      	movs	r3, #0
 8007c52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	f000 80d4 	beq.w	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c64:	4b4e      	ldr	r3, [pc, #312]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d10e      	bne.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c70:	4b4b      	ldr	r3, [pc, #300]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	4a4a      	ldr	r2, [pc, #296]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c7a:	61d3      	str	r3, [r2, #28]
 8007c7c:	4b48      	ldr	r3, [pc, #288]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c7e:	69db      	ldr	r3, [r3, #28]
 8007c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c84:	60bb      	str	r3, [r7, #8]
 8007c86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c8e:	4b45      	ldr	r3, [pc, #276]	; (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d118      	bne.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c9a:	4b42      	ldr	r3, [pc, #264]	; (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a41      	ldr	r2, [pc, #260]	; (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ca4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007ca6:	f7fc fac7 	bl	8004238 <HAL_GetTick>
 8007caa:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cac:	e008      	b.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cae:	f7fc fac3 	bl	8004238 <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	2b64      	cmp	r3, #100	; 0x64
 8007cba:	d901      	bls.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e1d6      	b.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cc0:	4b38      	ldr	r3, [pc, #224]	; (8007da4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d0f0      	beq.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ccc:	4b34      	ldr	r3, [pc, #208]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 8084 	beq.w	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ce6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d07c      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007cec:	4b2c      	ldr	r3, [pc, #176]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007cf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007cfa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfe:	fa93 f3a3 	rbit	r3, r3
 8007d02:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d06:	fab3 f383 	clz	r3, r3
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	4b26      	ldr	r3, [pc, #152]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007d10:	4413      	add	r3, r2
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	461a      	mov	r2, r3
 8007d16:	2301      	movs	r3, #1
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007d1e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d22:	fa93 f3a3 	rbit	r3, r3
 8007d26:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8007d28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007d2a:	fab3 f383 	clz	r3, r3
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	461a      	mov	r2, r3
 8007d32:	4b1d      	ldr	r3, [pc, #116]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007d34:	4413      	add	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	461a      	mov	r2, r3
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007d3e:	4a18      	ldr	r2, [pc, #96]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d42:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d04b      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d4e:	f7fc fa73 	bl	8004238 <HAL_GetTick>
 8007d52:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d54:	e00a      	b.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d56:	f7fc fa6f 	bl	8004238 <HAL_GetTick>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d5e:	1ad3      	subs	r3, r2, r3
 8007d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d901      	bls.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	e180      	b.n	800806e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d72:	fa93 f3a3 	rbit	r3, r3
 8007d76:	627b      	str	r3, [r7, #36]	; 0x24
 8007d78:	2302      	movs	r3, #2
 8007d7a:	623b      	str	r3, [r7, #32]
 8007d7c:	6a3b      	ldr	r3, [r7, #32]
 8007d7e:	fa93 f3a3 	rbit	r3, r3
 8007d82:	61fb      	str	r3, [r7, #28]
  return result;
 8007d84:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d86:	fab3 f383 	clz	r3, r3
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	095b      	lsrs	r3, r3, #5
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	f043 0302 	orr.w	r3, r3, #2
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d108      	bne.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007d9a:	4b01      	ldr	r3, [pc, #4]	; (8007da0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
 8007d9e:	e00d      	b.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8007da0:	40021000 	.word	0x40021000
 8007da4:	40007000 	.word	0x40007000
 8007da8:	10908100 	.word	0x10908100
 8007dac:	2302      	movs	r3, #2
 8007dae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	fa93 f3a3 	rbit	r3, r3
 8007db6:	617b      	str	r3, [r7, #20]
 8007db8:	4b9a      	ldr	r3, [pc, #616]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbc:	2202      	movs	r2, #2
 8007dbe:	613a      	str	r2, [r7, #16]
 8007dc0:	693a      	ldr	r2, [r7, #16]
 8007dc2:	fa92 f2a2 	rbit	r2, r2
 8007dc6:	60fa      	str	r2, [r7, #12]
  return result;
 8007dc8:	68fa      	ldr	r2, [r7, #12]
 8007dca:	fab2 f282 	clz	r2, r2
 8007dce:	b2d2      	uxtb	r2, r2
 8007dd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007dd4:	b2d2      	uxtb	r2, r2
 8007dd6:	f002 021f 	and.w	r2, r2, #31
 8007dda:	2101      	movs	r1, #1
 8007ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8007de0:	4013      	ands	r3, r2
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d0b7      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007de6:	4b8f      	ldr	r3, [pc, #572]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007de8:	6a1b      	ldr	r3, [r3, #32]
 8007dea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	498c      	ldr	r1, [pc, #560]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007df8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d105      	bne.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e00:	4b88      	ldr	r3, [pc, #544]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e02:	69db      	ldr	r3, [r3, #28]
 8007e04:	4a87      	ldr	r2, [pc, #540]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0301 	and.w	r3, r3, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d008      	beq.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e18:	4b82      	ldr	r3, [pc, #520]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e1c:	f023 0203 	bic.w	r2, r3, #3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	497f      	ldr	r1, [pc, #508]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e26:	4313      	orrs	r3, r2
 8007e28:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 0302 	and.w	r3, r3, #2
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d008      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007e36:	4b7b      	ldr	r3, [pc, #492]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e3a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	4978      	ldr	r1, [pc, #480]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e44:	4313      	orrs	r3, r2
 8007e46:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 0304 	and.w	r3, r3, #4
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d008      	beq.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007e54:	4b73      	ldr	r3, [pc, #460]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	4970      	ldr	r1, [pc, #448]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e62:	4313      	orrs	r3, r2
 8007e64:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	f003 0320 	and.w	r3, r3, #32
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d008      	beq.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007e72:	4b6c      	ldr	r3, [pc, #432]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e76:	f023 0210 	bic.w	r2, r3, #16
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	69db      	ldr	r3, [r3, #28]
 8007e7e:	4969      	ldr	r1, [pc, #420]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e80:	4313      	orrs	r3, r2
 8007e82:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d008      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8007e90:	4b64      	ldr	r3, [pc, #400]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e9c:	4961      	ldr	r1, [pc, #388]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d008      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007eae:	4b5d      	ldr	r3, [pc, #372]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eb2:	f023 0220 	bic.w	r2, r3, #32
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	495a      	ldr	r1, [pc, #360]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d008      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ecc:	4b55      	ldr	r3, [pc, #340]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed8:	4952      	ldr	r1, [pc, #328]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007eda:	4313      	orrs	r3, r2
 8007edc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0308 	and.w	r3, r3, #8
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d008      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007eea:	4b4e      	ldr	r3, [pc, #312]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	494b      	ldr	r1, [pc, #300]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f003 0310 	and.w	r3, r3, #16
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d008      	beq.n	8007f1a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f08:	4b46      	ldr	r3, [pc, #280]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f0c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	699b      	ldr	r3, [r3, #24]
 8007f14:	4943      	ldr	r1, [pc, #268]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f16:	4313      	orrs	r3, r2
 8007f18:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d008      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007f26:	4b3f      	ldr	r3, [pc, #252]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f32:	493c      	ldr	r1, [pc, #240]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d008      	beq.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007f44:	4b37      	ldr	r3, [pc, #220]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f48:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f50:	4934      	ldr	r1, [pc, #208]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f52:	4313      	orrs	r3, r2
 8007f54:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d008      	beq.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8007f62:	4b30      	ldr	r3, [pc, #192]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f66:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f6e:	492d      	ldr	r1, [pc, #180]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f70:	4313      	orrs	r3, r2
 8007f72:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d008      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007f80:	4b28      	ldr	r3, [pc, #160]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f8c:	4925      	ldr	r1, [pc, #148]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d008      	beq.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007f9e:	4b21      	ldr	r3, [pc, #132]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007faa:	491e      	ldr	r1, [pc, #120]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fac:	4313      	orrs	r3, r2
 8007fae:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d008      	beq.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8007fbc:	4b19      	ldr	r3, [pc, #100]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc8:	4916      	ldr	r1, [pc, #88]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d008      	beq.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8007fda:	4b12      	ldr	r3, [pc, #72]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fde:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe6:	490f      	ldr	r1, [pc, #60]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d008      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007ff8:	4b0a      	ldr	r3, [pc, #40]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008004:	4907      	ldr	r1, [pc, #28]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008006:	4313      	orrs	r3, r2
 8008008:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00c      	beq.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8008016:	4b03      	ldr	r3, [pc, #12]	; (8008024 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	e002      	b.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008022:	bf00      	nop
 8008024:	40021000 	.word	0x40021000
 8008028:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800802a:	4913      	ldr	r1, [pc, #76]	; (8008078 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800802c:	4313      	orrs	r3, r2
 800802e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008038:	2b00      	cmp	r3, #0
 800803a:	d008      	beq.n	800804e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800803c:	4b0e      	ldr	r3, [pc, #56]	; (8008078 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800803e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008040:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008048:	490b      	ldr	r1, [pc, #44]	; (8008078 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800804a:	4313      	orrs	r3, r2
 800804c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d008      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800805a:	4b07      	ldr	r3, [pc, #28]	; (8008078 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800805c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800805e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008066:	4904      	ldr	r1, [pc, #16]	; (8008078 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008068:	4313      	orrs	r3, r2
 800806a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800806c:	2300      	movs	r3, #0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3748      	adds	r7, #72	; 0x48
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	40021000 	.word	0x40021000

0800807c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b082      	sub	sp, #8
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d101      	bne.n	800808e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e049      	b.n	8008122 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008094:	b2db      	uxtb	r3, r3
 8008096:	2b00      	cmp	r3, #0
 8008098:	d106      	bne.n	80080a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f7fb fe78 	bl	8003d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2202      	movs	r2, #2
 80080ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	3304      	adds	r3, #4
 80080b8:	4619      	mov	r1, r3
 80080ba:	4610      	mov	r0, r2
 80080bc:	f000 fcd2 	bl	8008a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2201      	movs	r2, #1
 80080cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2201      	movs	r2, #1
 80080e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2201      	movs	r2, #1
 800811c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3708      	adds	r7, #8
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b082      	sub	sp, #8
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d101      	bne.n	800813c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	e049      	b.n	80081d0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008142:	b2db      	uxtb	r3, r3
 8008144:	2b00      	cmp	r3, #0
 8008146:	d106      	bne.n	8008156 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 f841 	bl	80081d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2202      	movs	r2, #2
 800815a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	3304      	adds	r3, #4
 8008166:	4619      	mov	r1, r3
 8008168:	4610      	mov	r0, r2
 800816a:	f000 fc7b 	bl	8008a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2201      	movs	r2, #1
 8008172:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2201      	movs	r2, #1
 800817a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2201      	movs	r2, #1
 8008182:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2201      	movs	r2, #1
 800818a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2201      	movs	r2, #1
 8008192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2201      	movs	r2, #1
 800819a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2201      	movs	r2, #1
 80081a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2201      	movs	r2, #1
 80081b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2201      	movs	r2, #1
 80081ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2201      	movs	r2, #1
 80081c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3708      	adds	r7, #8
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b084      	sub	sp, #16
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d109      	bne.n	8008210 <HAL_TIM_PWM_Start+0x24>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008202:	b2db      	uxtb	r3, r3
 8008204:	2b01      	cmp	r3, #1
 8008206:	bf14      	ite	ne
 8008208:	2301      	movne	r3, #1
 800820a:	2300      	moveq	r3, #0
 800820c:	b2db      	uxtb	r3, r3
 800820e:	e03c      	b.n	800828a <HAL_TIM_PWM_Start+0x9e>
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	2b04      	cmp	r3, #4
 8008214:	d109      	bne.n	800822a <HAL_TIM_PWM_Start+0x3e>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800821c:	b2db      	uxtb	r3, r3
 800821e:	2b01      	cmp	r3, #1
 8008220:	bf14      	ite	ne
 8008222:	2301      	movne	r3, #1
 8008224:	2300      	moveq	r3, #0
 8008226:	b2db      	uxtb	r3, r3
 8008228:	e02f      	b.n	800828a <HAL_TIM_PWM_Start+0x9e>
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	2b08      	cmp	r3, #8
 800822e:	d109      	bne.n	8008244 <HAL_TIM_PWM_Start+0x58>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008236:	b2db      	uxtb	r3, r3
 8008238:	2b01      	cmp	r3, #1
 800823a:	bf14      	ite	ne
 800823c:	2301      	movne	r3, #1
 800823e:	2300      	moveq	r3, #0
 8008240:	b2db      	uxtb	r3, r3
 8008242:	e022      	b.n	800828a <HAL_TIM_PWM_Start+0x9e>
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	2b0c      	cmp	r3, #12
 8008248:	d109      	bne.n	800825e <HAL_TIM_PWM_Start+0x72>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b01      	cmp	r3, #1
 8008254:	bf14      	ite	ne
 8008256:	2301      	movne	r3, #1
 8008258:	2300      	moveq	r3, #0
 800825a:	b2db      	uxtb	r3, r3
 800825c:	e015      	b.n	800828a <HAL_TIM_PWM_Start+0x9e>
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	2b10      	cmp	r3, #16
 8008262:	d109      	bne.n	8008278 <HAL_TIM_PWM_Start+0x8c>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800826a:	b2db      	uxtb	r3, r3
 800826c:	2b01      	cmp	r3, #1
 800826e:	bf14      	ite	ne
 8008270:	2301      	movne	r3, #1
 8008272:	2300      	moveq	r3, #0
 8008274:	b2db      	uxtb	r3, r3
 8008276:	e008      	b.n	800828a <HAL_TIM_PWM_Start+0x9e>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800827e:	b2db      	uxtb	r3, r3
 8008280:	2b01      	cmp	r3, #1
 8008282:	bf14      	ite	ne
 8008284:	2301      	movne	r3, #1
 8008286:	2300      	moveq	r3, #0
 8008288:	b2db      	uxtb	r3, r3
 800828a:	2b00      	cmp	r3, #0
 800828c:	d001      	beq.n	8008292 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e0a1      	b.n	80083d6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d104      	bne.n	80082a2 <HAL_TIM_PWM_Start+0xb6>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2202      	movs	r2, #2
 800829c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082a0:	e023      	b.n	80082ea <HAL_TIM_PWM_Start+0xfe>
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	2b04      	cmp	r3, #4
 80082a6:	d104      	bne.n	80082b2 <HAL_TIM_PWM_Start+0xc6>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2202      	movs	r2, #2
 80082ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082b0:	e01b      	b.n	80082ea <HAL_TIM_PWM_Start+0xfe>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d104      	bne.n	80082c2 <HAL_TIM_PWM_Start+0xd6>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2202      	movs	r2, #2
 80082bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082c0:	e013      	b.n	80082ea <HAL_TIM_PWM_Start+0xfe>
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	2b0c      	cmp	r3, #12
 80082c6:	d104      	bne.n	80082d2 <HAL_TIM_PWM_Start+0xe6>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2202      	movs	r2, #2
 80082cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80082d0:	e00b      	b.n	80082ea <HAL_TIM_PWM_Start+0xfe>
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	2b10      	cmp	r3, #16
 80082d6:	d104      	bne.n	80082e2 <HAL_TIM_PWM_Start+0xf6>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2202      	movs	r2, #2
 80082dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082e0:	e003      	b.n	80082ea <HAL_TIM_PWM_Start+0xfe>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2202      	movs	r2, #2
 80082e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2201      	movs	r2, #1
 80082f0:	6839      	ldr	r1, [r7, #0]
 80082f2:	4618      	mov	r0, r3
 80082f4:	f000 fff4 	bl	80092e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a38      	ldr	r2, [pc, #224]	; (80083e0 <HAL_TIM_PWM_Start+0x1f4>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d018      	beq.n	8008334 <HAL_TIM_PWM_Start+0x148>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a37      	ldr	r2, [pc, #220]	; (80083e4 <HAL_TIM_PWM_Start+0x1f8>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d013      	beq.n	8008334 <HAL_TIM_PWM_Start+0x148>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a35      	ldr	r2, [pc, #212]	; (80083e8 <HAL_TIM_PWM_Start+0x1fc>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d00e      	beq.n	8008334 <HAL_TIM_PWM_Start+0x148>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a34      	ldr	r2, [pc, #208]	; (80083ec <HAL_TIM_PWM_Start+0x200>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d009      	beq.n	8008334 <HAL_TIM_PWM_Start+0x148>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a32      	ldr	r2, [pc, #200]	; (80083f0 <HAL_TIM_PWM_Start+0x204>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d004      	beq.n	8008334 <HAL_TIM_PWM_Start+0x148>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a31      	ldr	r2, [pc, #196]	; (80083f4 <HAL_TIM_PWM_Start+0x208>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d101      	bne.n	8008338 <HAL_TIM_PWM_Start+0x14c>
 8008334:	2301      	movs	r3, #1
 8008336:	e000      	b.n	800833a <HAL_TIM_PWM_Start+0x14e>
 8008338:	2300      	movs	r3, #0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d007      	beq.n	800834e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800834c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a23      	ldr	r2, [pc, #140]	; (80083e0 <HAL_TIM_PWM_Start+0x1f4>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d01d      	beq.n	8008394 <HAL_TIM_PWM_Start+0x1a8>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008360:	d018      	beq.n	8008394 <HAL_TIM_PWM_Start+0x1a8>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a24      	ldr	r2, [pc, #144]	; (80083f8 <HAL_TIM_PWM_Start+0x20c>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d013      	beq.n	8008394 <HAL_TIM_PWM_Start+0x1a8>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a22      	ldr	r2, [pc, #136]	; (80083fc <HAL_TIM_PWM_Start+0x210>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d00e      	beq.n	8008394 <HAL_TIM_PWM_Start+0x1a8>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a1a      	ldr	r2, [pc, #104]	; (80083e4 <HAL_TIM_PWM_Start+0x1f8>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d009      	beq.n	8008394 <HAL_TIM_PWM_Start+0x1a8>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a18      	ldr	r2, [pc, #96]	; (80083e8 <HAL_TIM_PWM_Start+0x1fc>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d004      	beq.n	8008394 <HAL_TIM_PWM_Start+0x1a8>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a19      	ldr	r2, [pc, #100]	; (80083f4 <HAL_TIM_PWM_Start+0x208>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d115      	bne.n	80083c0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	689a      	ldr	r2, [r3, #8]
 800839a:	4b19      	ldr	r3, [pc, #100]	; (8008400 <HAL_TIM_PWM_Start+0x214>)
 800839c:	4013      	ands	r3, r2
 800839e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2b06      	cmp	r3, #6
 80083a4:	d015      	beq.n	80083d2 <HAL_TIM_PWM_Start+0x1e6>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083ac:	d011      	beq.n	80083d2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f042 0201 	orr.w	r2, r2, #1
 80083bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083be:	e008      	b.n	80083d2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f042 0201 	orr.w	r2, r2, #1
 80083ce:	601a      	str	r2, [r3, #0]
 80083d0:	e000      	b.n	80083d4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3710      	adds	r7, #16
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	40012c00 	.word	0x40012c00
 80083e4:	40013400 	.word	0x40013400
 80083e8:	40014000 	.word	0x40014000
 80083ec:	40014400 	.word	0x40014400
 80083f0:	40014800 	.word	0x40014800
 80083f4:	40015000 	.word	0x40015000
 80083f8:	40000400 	.word	0x40000400
 80083fc:	40000800 	.word	0x40000800
 8008400:	00010007 	.word	0x00010007

08008404 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	f003 0302 	and.w	r3, r3, #2
 8008416:	2b02      	cmp	r3, #2
 8008418:	d122      	bne.n	8008460 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	f003 0302 	and.w	r3, r3, #2
 8008424:	2b02      	cmp	r3, #2
 8008426:	d11b      	bne.n	8008460 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f06f 0202 	mvn.w	r2, #2
 8008430:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2201      	movs	r2, #1
 8008436:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	699b      	ldr	r3, [r3, #24]
 800843e:	f003 0303 	and.w	r3, r3, #3
 8008442:	2b00      	cmp	r3, #0
 8008444:	d003      	beq.n	800844e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 faed 	bl	8008a26 <HAL_TIM_IC_CaptureCallback>
 800844c:	e005      	b.n	800845a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 fadf 	bl	8008a12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 faf0 	bl	8008a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	f003 0304 	and.w	r3, r3, #4
 800846a:	2b04      	cmp	r3, #4
 800846c:	d122      	bne.n	80084b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	f003 0304 	and.w	r3, r3, #4
 8008478:	2b04      	cmp	r3, #4
 800847a:	d11b      	bne.n	80084b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f06f 0204 	mvn.w	r2, #4
 8008484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2202      	movs	r2, #2
 800848a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008496:	2b00      	cmp	r3, #0
 8008498:	d003      	beq.n	80084a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 fac3 	bl	8008a26 <HAL_TIM_IC_CaptureCallback>
 80084a0:	e005      	b.n	80084ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fab5 	bl	8008a12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 fac6 	bl	8008a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	691b      	ldr	r3, [r3, #16]
 80084ba:	f003 0308 	and.w	r3, r3, #8
 80084be:	2b08      	cmp	r3, #8
 80084c0:	d122      	bne.n	8008508 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	f003 0308 	and.w	r3, r3, #8
 80084cc:	2b08      	cmp	r3, #8
 80084ce:	d11b      	bne.n	8008508 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f06f 0208 	mvn.w	r2, #8
 80084d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2204      	movs	r2, #4
 80084de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	69db      	ldr	r3, [r3, #28]
 80084e6:	f003 0303 	and.w	r3, r3, #3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 fa99 	bl	8008a26 <HAL_TIM_IC_CaptureCallback>
 80084f4:	e005      	b.n	8008502 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 fa8b 	bl	8008a12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fa9c 	bl	8008a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	f003 0310 	and.w	r3, r3, #16
 8008512:	2b10      	cmp	r3, #16
 8008514:	d122      	bne.n	800855c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	f003 0310 	and.w	r3, r3, #16
 8008520:	2b10      	cmp	r3, #16
 8008522:	d11b      	bne.n	800855c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f06f 0210 	mvn.w	r2, #16
 800852c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2208      	movs	r2, #8
 8008532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	69db      	ldr	r3, [r3, #28]
 800853a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800853e:	2b00      	cmp	r3, #0
 8008540:	d003      	beq.n	800854a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 fa6f 	bl	8008a26 <HAL_TIM_IC_CaptureCallback>
 8008548:	e005      	b.n	8008556 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f000 fa61 	bl	8008a12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 fa72 	bl	8008a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	f003 0301 	and.w	r3, r3, #1
 8008566:	2b01      	cmp	r3, #1
 8008568:	d10e      	bne.n	8008588 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	f003 0301 	and.w	r3, r3, #1
 8008574:	2b01      	cmp	r3, #1
 8008576:	d107      	bne.n	8008588 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f06f 0201 	mvn.w	r2, #1
 8008580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fa3b 	bl	80089fe <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008592:	2b80      	cmp	r3, #128	; 0x80
 8008594:	d10e      	bne.n	80085b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085a0:	2b80      	cmp	r3, #128	; 0x80
 80085a2:	d107      	bne.n	80085b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80085ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 ff52 	bl	8009458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085c2:	d10e      	bne.n	80085e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085ce:	2b80      	cmp	r3, #128	; 0x80
 80085d0:	d107      	bne.n	80085e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80085da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 ff45 	bl	800946c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	691b      	ldr	r3, [r3, #16]
 80085e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085ec:	2b40      	cmp	r3, #64	; 0x40
 80085ee:	d10e      	bne.n	800860e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085fa:	2b40      	cmp	r3, #64	; 0x40
 80085fc:	d107      	bne.n	800860e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fa20 	bl	8008a4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	691b      	ldr	r3, [r3, #16]
 8008614:	f003 0320 	and.w	r3, r3, #32
 8008618:	2b20      	cmp	r3, #32
 800861a:	d10e      	bne.n	800863a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b20      	cmp	r3, #32
 8008628:	d107      	bne.n	800863a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f06f 0220 	mvn.w	r2, #32
 8008632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 ff05 	bl	8009444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800863a:	bf00      	nop
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
	...

08008644 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800865a:	2b01      	cmp	r3, #1
 800865c:	d101      	bne.n	8008662 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800865e:	2302      	movs	r3, #2
 8008660:	e0ff      	b.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2201      	movs	r2, #1
 8008666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b14      	cmp	r3, #20
 800866e:	f200 80f0 	bhi.w	8008852 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008672:	a201      	add	r2, pc, #4	; (adr r2, 8008678 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008678:	080086cd 	.word	0x080086cd
 800867c:	08008853 	.word	0x08008853
 8008680:	08008853 	.word	0x08008853
 8008684:	08008853 	.word	0x08008853
 8008688:	0800870d 	.word	0x0800870d
 800868c:	08008853 	.word	0x08008853
 8008690:	08008853 	.word	0x08008853
 8008694:	08008853 	.word	0x08008853
 8008698:	0800874f 	.word	0x0800874f
 800869c:	08008853 	.word	0x08008853
 80086a0:	08008853 	.word	0x08008853
 80086a4:	08008853 	.word	0x08008853
 80086a8:	0800878f 	.word	0x0800878f
 80086ac:	08008853 	.word	0x08008853
 80086b0:	08008853 	.word	0x08008853
 80086b4:	08008853 	.word	0x08008853
 80086b8:	080087d1 	.word	0x080087d1
 80086bc:	08008853 	.word	0x08008853
 80086c0:	08008853 	.word	0x08008853
 80086c4:	08008853 	.word	0x08008853
 80086c8:	08008811 	.word	0x08008811
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68b9      	ldr	r1, [r7, #8]
 80086d2:	4618      	mov	r0, r3
 80086d4:	f000 fa64 	bl	8008ba0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	699a      	ldr	r2, [r3, #24]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f042 0208 	orr.w	r2, r2, #8
 80086e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	699a      	ldr	r2, [r3, #24]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f022 0204 	bic.w	r2, r2, #4
 80086f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6999      	ldr	r1, [r3, #24]
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	691a      	ldr	r2, [r3, #16]
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	430a      	orrs	r2, r1
 8008708:	619a      	str	r2, [r3, #24]
      break;
 800870a:	e0a5      	b.n	8008858 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	68b9      	ldr	r1, [r7, #8]
 8008712:	4618      	mov	r0, r3
 8008714:	f000 fade 	bl	8008cd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	699a      	ldr	r2, [r3, #24]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008726:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	699a      	ldr	r2, [r3, #24]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008736:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	6999      	ldr	r1, [r3, #24]
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	021a      	lsls	r2, r3, #8
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	430a      	orrs	r2, r1
 800874a:	619a      	str	r2, [r3, #24]
      break;
 800874c:	e084      	b.n	8008858 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68b9      	ldr	r1, [r7, #8]
 8008754:	4618      	mov	r0, r3
 8008756:	f000 fb51 	bl	8008dfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	69da      	ldr	r2, [r3, #28]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f042 0208 	orr.w	r2, r2, #8
 8008768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	69da      	ldr	r2, [r3, #28]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f022 0204 	bic.w	r2, r2, #4
 8008778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	69d9      	ldr	r1, [r3, #28]
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	691a      	ldr	r2, [r3, #16]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	430a      	orrs	r2, r1
 800878a:	61da      	str	r2, [r3, #28]
      break;
 800878c:	e064      	b.n	8008858 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68b9      	ldr	r1, [r7, #8]
 8008794:	4618      	mov	r0, r3
 8008796:	f000 fbc3 	bl	8008f20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	69da      	ldr	r2, [r3, #28]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80087a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	69da      	ldr	r2, [r3, #28]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	69d9      	ldr	r1, [r3, #28]
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	691b      	ldr	r3, [r3, #16]
 80087c4:	021a      	lsls	r2, r3, #8
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	430a      	orrs	r2, r1
 80087cc:	61da      	str	r2, [r3, #28]
      break;
 80087ce:	e043      	b.n	8008858 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	68b9      	ldr	r1, [r7, #8]
 80087d6:	4618      	mov	r0, r3
 80087d8:	f000 fc12 	bl	8009000 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f042 0208 	orr.w	r2, r2, #8
 80087ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f022 0204 	bic.w	r2, r2, #4
 80087fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	691a      	ldr	r2, [r3, #16]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	430a      	orrs	r2, r1
 800880c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800880e:	e023      	b.n	8008858 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68b9      	ldr	r1, [r7, #8]
 8008816:	4618      	mov	r0, r3
 8008818:	f000 fc5c 	bl	80090d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800882a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800883a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	021a      	lsls	r2, r3, #8
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	430a      	orrs	r2, r1
 800884e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008850:	e002      	b.n	8008858 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	75fb      	strb	r3, [r7, #23]
      break;
 8008856:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008860:	7dfb      	ldrb	r3, [r7, #23]
}
 8008862:	4618      	mov	r0, r3
 8008864:	3718      	adds	r7, #24
 8008866:	46bd      	mov	sp, r7
 8008868:	bd80      	pop	{r7, pc}
 800886a:	bf00      	nop

0800886c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b084      	sub	sp, #16
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008880:	2b01      	cmp	r3, #1
 8008882:	d101      	bne.n	8008888 <HAL_TIM_ConfigClockSource+0x1c>
 8008884:	2302      	movs	r3, #2
 8008886:	e0b6      	b.n	80089f6 <HAL_TIM_ConfigClockSource+0x18a>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2201      	movs	r2, #1
 800888c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2202      	movs	r2, #2
 8008894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80088aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088c4:	d03e      	beq.n	8008944 <HAL_TIM_ConfigClockSource+0xd8>
 80088c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088ca:	f200 8087 	bhi.w	80089dc <HAL_TIM_ConfigClockSource+0x170>
 80088ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088d2:	f000 8086 	beq.w	80089e2 <HAL_TIM_ConfigClockSource+0x176>
 80088d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088da:	d87f      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 80088dc:	2b70      	cmp	r3, #112	; 0x70
 80088de:	d01a      	beq.n	8008916 <HAL_TIM_ConfigClockSource+0xaa>
 80088e0:	2b70      	cmp	r3, #112	; 0x70
 80088e2:	d87b      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 80088e4:	2b60      	cmp	r3, #96	; 0x60
 80088e6:	d050      	beq.n	800898a <HAL_TIM_ConfigClockSource+0x11e>
 80088e8:	2b60      	cmp	r3, #96	; 0x60
 80088ea:	d877      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 80088ec:	2b50      	cmp	r3, #80	; 0x50
 80088ee:	d03c      	beq.n	800896a <HAL_TIM_ConfigClockSource+0xfe>
 80088f0:	2b50      	cmp	r3, #80	; 0x50
 80088f2:	d873      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 80088f4:	2b40      	cmp	r3, #64	; 0x40
 80088f6:	d058      	beq.n	80089aa <HAL_TIM_ConfigClockSource+0x13e>
 80088f8:	2b40      	cmp	r3, #64	; 0x40
 80088fa:	d86f      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 80088fc:	2b30      	cmp	r3, #48	; 0x30
 80088fe:	d064      	beq.n	80089ca <HAL_TIM_ConfigClockSource+0x15e>
 8008900:	2b30      	cmp	r3, #48	; 0x30
 8008902:	d86b      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 8008904:	2b20      	cmp	r3, #32
 8008906:	d060      	beq.n	80089ca <HAL_TIM_ConfigClockSource+0x15e>
 8008908:	2b20      	cmp	r3, #32
 800890a:	d867      	bhi.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
 800890c:	2b00      	cmp	r3, #0
 800890e:	d05c      	beq.n	80089ca <HAL_TIM_ConfigClockSource+0x15e>
 8008910:	2b10      	cmp	r3, #16
 8008912:	d05a      	beq.n	80089ca <HAL_TIM_ConfigClockSource+0x15e>
 8008914:	e062      	b.n	80089dc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008926:	f000 fcbb 	bl	80092a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008938:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	68ba      	ldr	r2, [r7, #8]
 8008940:	609a      	str	r2, [r3, #8]
      break;
 8008942:	e04f      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008954:	f000 fca4 	bl	80092a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689a      	ldr	r2, [r3, #8]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008966:	609a      	str	r2, [r3, #8]
      break;
 8008968:	e03c      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008976:	461a      	mov	r2, r3
 8008978:	f000 fc18 	bl	80091ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2150      	movs	r1, #80	; 0x50
 8008982:	4618      	mov	r0, r3
 8008984:	f000 fc71 	bl	800926a <TIM_ITRx_SetConfig>
      break;
 8008988:	e02c      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008996:	461a      	mov	r2, r3
 8008998:	f000 fc37 	bl	800920a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	2160      	movs	r1, #96	; 0x60
 80089a2:	4618      	mov	r0, r3
 80089a4:	f000 fc61 	bl	800926a <TIM_ITRx_SetConfig>
      break;
 80089a8:	e01c      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089b6:	461a      	mov	r2, r3
 80089b8:	f000 fbf8 	bl	80091ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2140      	movs	r1, #64	; 0x40
 80089c2:	4618      	mov	r0, r3
 80089c4:	f000 fc51 	bl	800926a <TIM_ITRx_SetConfig>
      break;
 80089c8:	e00c      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	4619      	mov	r1, r3
 80089d4:	4610      	mov	r0, r2
 80089d6:	f000 fc48 	bl	800926a <TIM_ITRx_SetConfig>
      break;
 80089da:	e003      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	73fb      	strb	r3, [r7, #15]
      break;
 80089e0:	e000      	b.n	80089e4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80089e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089fe:	b480      	push	{r7}
 8008a00:	b083      	sub	sp, #12
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008a06:	bf00      	nop
 8008a08:	370c      	adds	r7, #12
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr

08008a12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a12:	b480      	push	{r7}
 8008a14:	b083      	sub	sp, #12
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008a1a:	bf00      	nop
 8008a1c:	370c      	adds	r7, #12
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr

08008a26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b083      	sub	sp, #12
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a2e:	bf00      	nop
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr

08008a3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a42:	bf00      	nop
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr

08008a4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a4e:	b480      	push	{r7}
 8008a50:	b083      	sub	sp, #12
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a56:	bf00      	nop
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
	...

08008a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	4a42      	ldr	r2, [pc, #264]	; (8008b80 <TIM_Base_SetConfig+0x11c>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d013      	beq.n	8008aa4 <TIM_Base_SetConfig+0x40>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a82:	d00f      	beq.n	8008aa4 <TIM_Base_SetConfig+0x40>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a3f      	ldr	r2, [pc, #252]	; (8008b84 <TIM_Base_SetConfig+0x120>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d00b      	beq.n	8008aa4 <TIM_Base_SetConfig+0x40>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a3e      	ldr	r2, [pc, #248]	; (8008b88 <TIM_Base_SetConfig+0x124>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d007      	beq.n	8008aa4 <TIM_Base_SetConfig+0x40>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a3d      	ldr	r2, [pc, #244]	; (8008b8c <TIM_Base_SetConfig+0x128>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d003      	beq.n	8008aa4 <TIM_Base_SetConfig+0x40>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a3c      	ldr	r2, [pc, #240]	; (8008b90 <TIM_Base_SetConfig+0x12c>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d108      	bne.n	8008ab6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008aaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a31      	ldr	r2, [pc, #196]	; (8008b80 <TIM_Base_SetConfig+0x11c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d01f      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ac4:	d01b      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a2e      	ldr	r2, [pc, #184]	; (8008b84 <TIM_Base_SetConfig+0x120>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d017      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a2d      	ldr	r2, [pc, #180]	; (8008b88 <TIM_Base_SetConfig+0x124>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d013      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a2c      	ldr	r2, [pc, #176]	; (8008b8c <TIM_Base_SetConfig+0x128>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d00f      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a2c      	ldr	r2, [pc, #176]	; (8008b94 <TIM_Base_SetConfig+0x130>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d00b      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a2b      	ldr	r2, [pc, #172]	; (8008b98 <TIM_Base_SetConfig+0x134>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d007      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a2a      	ldr	r2, [pc, #168]	; (8008b9c <TIM_Base_SetConfig+0x138>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d003      	beq.n	8008afe <TIM_Base_SetConfig+0x9a>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4a25      	ldr	r2, [pc, #148]	; (8008b90 <TIM_Base_SetConfig+0x12c>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d108      	bne.n	8008b10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	695b      	ldr	r3, [r3, #20]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	68fa      	ldr	r2, [r7, #12]
 8008b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	689a      	ldr	r2, [r3, #8]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a12      	ldr	r2, [pc, #72]	; (8008b80 <TIM_Base_SetConfig+0x11c>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d013      	beq.n	8008b64 <TIM_Base_SetConfig+0x100>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a13      	ldr	r2, [pc, #76]	; (8008b8c <TIM_Base_SetConfig+0x128>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d00f      	beq.n	8008b64 <TIM_Base_SetConfig+0x100>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a13      	ldr	r2, [pc, #76]	; (8008b94 <TIM_Base_SetConfig+0x130>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d00b      	beq.n	8008b64 <TIM_Base_SetConfig+0x100>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4a12      	ldr	r2, [pc, #72]	; (8008b98 <TIM_Base_SetConfig+0x134>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d007      	beq.n	8008b64 <TIM_Base_SetConfig+0x100>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a11      	ldr	r2, [pc, #68]	; (8008b9c <TIM_Base_SetConfig+0x138>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d003      	beq.n	8008b64 <TIM_Base_SetConfig+0x100>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a0c      	ldr	r2, [pc, #48]	; (8008b90 <TIM_Base_SetConfig+0x12c>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d103      	bne.n	8008b6c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	691a      	ldr	r2, [r3, #16]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	615a      	str	r2, [r3, #20]
}
 8008b72:	bf00      	nop
 8008b74:	3714      	adds	r7, #20
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	40012c00 	.word	0x40012c00
 8008b84:	40000400 	.word	0x40000400
 8008b88:	40000800 	.word	0x40000800
 8008b8c:	40013400 	.word	0x40013400
 8008b90:	40015000 	.word	0x40015000
 8008b94:	40014000 	.word	0x40014000
 8008b98:	40014400 	.word	0x40014400
 8008b9c:	40014800 	.word	0x40014800

08008ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b087      	sub	sp, #28
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6a1b      	ldr	r3, [r3, #32]
 8008bae:	f023 0201 	bic.w	r2, r3, #1
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6a1b      	ldr	r3, [r3, #32]
 8008bba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	699b      	ldr	r3, [r3, #24]
 8008bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f023 0303 	bic.w	r3, r3, #3
 8008bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	f023 0302 	bic.w	r3, r3, #2
 8008bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4a30      	ldr	r2, [pc, #192]	; (8008cbc <TIM_OC1_SetConfig+0x11c>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d013      	beq.n	8008c28 <TIM_OC1_SetConfig+0x88>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	4a2f      	ldr	r2, [pc, #188]	; (8008cc0 <TIM_OC1_SetConfig+0x120>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d00f      	beq.n	8008c28 <TIM_OC1_SetConfig+0x88>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a2e      	ldr	r2, [pc, #184]	; (8008cc4 <TIM_OC1_SetConfig+0x124>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d00b      	beq.n	8008c28 <TIM_OC1_SetConfig+0x88>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4a2d      	ldr	r2, [pc, #180]	; (8008cc8 <TIM_OC1_SetConfig+0x128>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d007      	beq.n	8008c28 <TIM_OC1_SetConfig+0x88>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a2c      	ldr	r2, [pc, #176]	; (8008ccc <TIM_OC1_SetConfig+0x12c>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d003      	beq.n	8008c28 <TIM_OC1_SetConfig+0x88>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	4a2b      	ldr	r2, [pc, #172]	; (8008cd0 <TIM_OC1_SetConfig+0x130>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d10c      	bne.n	8008c42 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	f023 0308 	bic.w	r3, r3, #8
 8008c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	f023 0304 	bic.w	r3, r3, #4
 8008c40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a1d      	ldr	r2, [pc, #116]	; (8008cbc <TIM_OC1_SetConfig+0x11c>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d013      	beq.n	8008c72 <TIM_OC1_SetConfig+0xd2>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a1c      	ldr	r2, [pc, #112]	; (8008cc0 <TIM_OC1_SetConfig+0x120>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d00f      	beq.n	8008c72 <TIM_OC1_SetConfig+0xd2>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a1b      	ldr	r2, [pc, #108]	; (8008cc4 <TIM_OC1_SetConfig+0x124>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d00b      	beq.n	8008c72 <TIM_OC1_SetConfig+0xd2>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a1a      	ldr	r2, [pc, #104]	; (8008cc8 <TIM_OC1_SetConfig+0x128>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d007      	beq.n	8008c72 <TIM_OC1_SetConfig+0xd2>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a19      	ldr	r2, [pc, #100]	; (8008ccc <TIM_OC1_SetConfig+0x12c>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d003      	beq.n	8008c72 <TIM_OC1_SetConfig+0xd2>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a18      	ldr	r2, [pc, #96]	; (8008cd0 <TIM_OC1_SetConfig+0x130>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d111      	bne.n	8008c96 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	693a      	ldr	r2, [r7, #16]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	699b      	ldr	r3, [r3, #24]
 8008c90:	693a      	ldr	r2, [r7, #16]
 8008c92:	4313      	orrs	r3, r2
 8008c94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	693a      	ldr	r2, [r7, #16]
 8008c9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	697a      	ldr	r2, [r7, #20]
 8008cae:	621a      	str	r2, [r3, #32]
}
 8008cb0:	bf00      	nop
 8008cb2:	371c      	adds	r7, #28
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr
 8008cbc:	40012c00 	.word	0x40012c00
 8008cc0:	40013400 	.word	0x40013400
 8008cc4:	40014000 	.word	0x40014000
 8008cc8:	40014400 	.word	0x40014400
 8008ccc:	40014800 	.word	0x40014800
 8008cd0:	40015000 	.word	0x40015000

08008cd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b087      	sub	sp, #28
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a1b      	ldr	r3, [r3, #32]
 8008ce2:	f023 0210 	bic.w	r2, r3, #16
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	021b      	lsls	r3, r3, #8
 8008d16:	68fa      	ldr	r2, [r7, #12]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	f023 0320 	bic.w	r3, r3, #32
 8008d22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	011b      	lsls	r3, r3, #4
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a2c      	ldr	r2, [pc, #176]	; (8008de4 <TIM_OC2_SetConfig+0x110>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d007      	beq.n	8008d48 <TIM_OC2_SetConfig+0x74>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a2b      	ldr	r2, [pc, #172]	; (8008de8 <TIM_OC2_SetConfig+0x114>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d003      	beq.n	8008d48 <TIM_OC2_SetConfig+0x74>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a2a      	ldr	r2, [pc, #168]	; (8008dec <TIM_OC2_SetConfig+0x118>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d10d      	bne.n	8008d64 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	011b      	lsls	r3, r3, #4
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a1f      	ldr	r2, [pc, #124]	; (8008de4 <TIM_OC2_SetConfig+0x110>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d013      	beq.n	8008d94 <TIM_OC2_SetConfig+0xc0>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	4a1e      	ldr	r2, [pc, #120]	; (8008de8 <TIM_OC2_SetConfig+0x114>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d00f      	beq.n	8008d94 <TIM_OC2_SetConfig+0xc0>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a1e      	ldr	r2, [pc, #120]	; (8008df0 <TIM_OC2_SetConfig+0x11c>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d00b      	beq.n	8008d94 <TIM_OC2_SetConfig+0xc0>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a1d      	ldr	r2, [pc, #116]	; (8008df4 <TIM_OC2_SetConfig+0x120>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d007      	beq.n	8008d94 <TIM_OC2_SetConfig+0xc0>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	4a1c      	ldr	r2, [pc, #112]	; (8008df8 <TIM_OC2_SetConfig+0x124>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d003      	beq.n	8008d94 <TIM_OC2_SetConfig+0xc0>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a17      	ldr	r2, [pc, #92]	; (8008dec <TIM_OC2_SetConfig+0x118>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d113      	bne.n	8008dbc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008d9a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008da2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	695b      	ldr	r3, [r3, #20]
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	693a      	ldr	r2, [r7, #16]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	699b      	ldr	r3, [r3, #24]
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	693a      	ldr	r2, [r7, #16]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	685a      	ldr	r2, [r3, #4]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	697a      	ldr	r2, [r7, #20]
 8008dd4:	621a      	str	r2, [r3, #32]
}
 8008dd6:	bf00      	nop
 8008dd8:	371c      	adds	r7, #28
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	40012c00 	.word	0x40012c00
 8008de8:	40013400 	.word	0x40013400
 8008dec:	40015000 	.word	0x40015000
 8008df0:	40014000 	.word	0x40014000
 8008df4:	40014400 	.word	0x40014400
 8008df8:	40014800 	.word	0x40014800

08008dfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b087      	sub	sp, #28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a1b      	ldr	r3, [r3, #32]
 8008e0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	69db      	ldr	r3, [r3, #28]
 8008e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f023 0303 	bic.w	r3, r3, #3
 8008e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	021b      	lsls	r3, r3, #8
 8008e50:	697a      	ldr	r2, [r7, #20]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a2b      	ldr	r2, [pc, #172]	; (8008f08 <TIM_OC3_SetConfig+0x10c>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d007      	beq.n	8008e6e <TIM_OC3_SetConfig+0x72>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a2a      	ldr	r2, [pc, #168]	; (8008f0c <TIM_OC3_SetConfig+0x110>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d003      	beq.n	8008e6e <TIM_OC3_SetConfig+0x72>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a29      	ldr	r2, [pc, #164]	; (8008f10 <TIM_OC3_SetConfig+0x114>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d10d      	bne.n	8008e8a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	68db      	ldr	r3, [r3, #12]
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	697a      	ldr	r2, [r7, #20]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e88:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	4a1e      	ldr	r2, [pc, #120]	; (8008f08 <TIM_OC3_SetConfig+0x10c>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d013      	beq.n	8008eba <TIM_OC3_SetConfig+0xbe>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4a1d      	ldr	r2, [pc, #116]	; (8008f0c <TIM_OC3_SetConfig+0x110>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d00f      	beq.n	8008eba <TIM_OC3_SetConfig+0xbe>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	4a1d      	ldr	r2, [pc, #116]	; (8008f14 <TIM_OC3_SetConfig+0x118>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d00b      	beq.n	8008eba <TIM_OC3_SetConfig+0xbe>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	4a1c      	ldr	r2, [pc, #112]	; (8008f18 <TIM_OC3_SetConfig+0x11c>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d007      	beq.n	8008eba <TIM_OC3_SetConfig+0xbe>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a1b      	ldr	r2, [pc, #108]	; (8008f1c <TIM_OC3_SetConfig+0x120>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d003      	beq.n	8008eba <TIM_OC3_SetConfig+0xbe>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4a16      	ldr	r2, [pc, #88]	; (8008f10 <TIM_OC3_SetConfig+0x114>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d113      	bne.n	8008ee2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	011b      	lsls	r3, r3, #4
 8008ed0:	693a      	ldr	r2, [r7, #16]
 8008ed2:	4313      	orrs	r3, r2
 8008ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	693a      	ldr	r2, [r7, #16]
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	693a      	ldr	r2, [r7, #16]
 8008ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	685a      	ldr	r2, [r3, #4]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	697a      	ldr	r2, [r7, #20]
 8008efa:	621a      	str	r2, [r3, #32]
}
 8008efc:	bf00      	nop
 8008efe:	371c      	adds	r7, #28
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr
 8008f08:	40012c00 	.word	0x40012c00
 8008f0c:	40013400 	.word	0x40013400
 8008f10:	40015000 	.word	0x40015000
 8008f14:	40014000 	.word	0x40014000
 8008f18:	40014400 	.word	0x40014400
 8008f1c:	40014800 	.word	0x40014800

08008f20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b087      	sub	sp, #28
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6a1b      	ldr	r3, [r3, #32]
 8008f2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6a1b      	ldr	r3, [r3, #32]
 8008f3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	021b      	lsls	r3, r3, #8
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	689b      	ldr	r3, [r3, #8]
 8008f74:	031b      	lsls	r3, r3, #12
 8008f76:	693a      	ldr	r2, [r7, #16]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a1a      	ldr	r2, [pc, #104]	; (8008fe8 <TIM_OC4_SetConfig+0xc8>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d013      	beq.n	8008fac <TIM_OC4_SetConfig+0x8c>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a19      	ldr	r2, [pc, #100]	; (8008fec <TIM_OC4_SetConfig+0xcc>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d00f      	beq.n	8008fac <TIM_OC4_SetConfig+0x8c>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	4a18      	ldr	r2, [pc, #96]	; (8008ff0 <TIM_OC4_SetConfig+0xd0>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d00b      	beq.n	8008fac <TIM_OC4_SetConfig+0x8c>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	4a17      	ldr	r2, [pc, #92]	; (8008ff4 <TIM_OC4_SetConfig+0xd4>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d007      	beq.n	8008fac <TIM_OC4_SetConfig+0x8c>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a16      	ldr	r2, [pc, #88]	; (8008ff8 <TIM_OC4_SetConfig+0xd8>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d003      	beq.n	8008fac <TIM_OC4_SetConfig+0x8c>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a15      	ldr	r2, [pc, #84]	; (8008ffc <TIM_OC4_SetConfig+0xdc>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d109      	bne.n	8008fc0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	695b      	ldr	r3, [r3, #20]
 8008fb8:	019b      	lsls	r3, r3, #6
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	697a      	ldr	r2, [r7, #20]
 8008fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	621a      	str	r2, [r3, #32]
}
 8008fda:	bf00      	nop
 8008fdc:	371c      	adds	r7, #28
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	40012c00 	.word	0x40012c00
 8008fec:	40013400 	.word	0x40013400
 8008ff0:	40014000 	.word	0x40014000
 8008ff4:	40014400 	.word	0x40014400
 8008ff8:	40014800 	.word	0x40014800
 8008ffc:	40015000 	.word	0x40015000

08009000 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009000:	b480      	push	{r7}
 8009002:	b087      	sub	sp, #28
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a1b      	ldr	r3, [r3, #32]
 800901a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800902e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009032:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	4313      	orrs	r3, r2
 800903c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009044:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	041b      	lsls	r3, r3, #16
 800904c:	693a      	ldr	r2, [r7, #16]
 800904e:	4313      	orrs	r3, r2
 8009050:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a19      	ldr	r2, [pc, #100]	; (80090bc <TIM_OC5_SetConfig+0xbc>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d013      	beq.n	8009082 <TIM_OC5_SetConfig+0x82>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a18      	ldr	r2, [pc, #96]	; (80090c0 <TIM_OC5_SetConfig+0xc0>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d00f      	beq.n	8009082 <TIM_OC5_SetConfig+0x82>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a17      	ldr	r2, [pc, #92]	; (80090c4 <TIM_OC5_SetConfig+0xc4>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d00b      	beq.n	8009082 <TIM_OC5_SetConfig+0x82>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a16      	ldr	r2, [pc, #88]	; (80090c8 <TIM_OC5_SetConfig+0xc8>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d007      	beq.n	8009082 <TIM_OC5_SetConfig+0x82>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a15      	ldr	r2, [pc, #84]	; (80090cc <TIM_OC5_SetConfig+0xcc>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d003      	beq.n	8009082 <TIM_OC5_SetConfig+0x82>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a14      	ldr	r2, [pc, #80]	; (80090d0 <TIM_OC5_SetConfig+0xd0>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d109      	bne.n	8009096 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009088:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	695b      	ldr	r3, [r3, #20]
 800908e:	021b      	lsls	r3, r3, #8
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	4313      	orrs	r3, r2
 8009094:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	697a      	ldr	r2, [r7, #20]
 800909a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	685a      	ldr	r2, [r3, #4]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	693a      	ldr	r2, [r7, #16]
 80090ae:	621a      	str	r2, [r3, #32]
}
 80090b0:	bf00      	nop
 80090b2:	371c      	adds	r7, #28
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	40012c00 	.word	0x40012c00
 80090c0:	40013400 	.word	0x40013400
 80090c4:	40014000 	.word	0x40014000
 80090c8:	40014400 	.word	0x40014400
 80090cc:	40014800 	.word	0x40014800
 80090d0:	40015000 	.word	0x40015000

080090d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b087      	sub	sp, #28
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a1b      	ldr	r3, [r3, #32]
 80090e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a1b      	ldr	r3, [r3, #32]
 80090ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	021b      	lsls	r3, r3, #8
 800910e:	68fa      	ldr	r2, [r7, #12]
 8009110:	4313      	orrs	r3, r2
 8009112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800911a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	051b      	lsls	r3, r3, #20
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	4313      	orrs	r3, r2
 8009126:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a1a      	ldr	r2, [pc, #104]	; (8009194 <TIM_OC6_SetConfig+0xc0>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d013      	beq.n	8009158 <TIM_OC6_SetConfig+0x84>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a19      	ldr	r2, [pc, #100]	; (8009198 <TIM_OC6_SetConfig+0xc4>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d00f      	beq.n	8009158 <TIM_OC6_SetConfig+0x84>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a18      	ldr	r2, [pc, #96]	; (800919c <TIM_OC6_SetConfig+0xc8>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d00b      	beq.n	8009158 <TIM_OC6_SetConfig+0x84>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a17      	ldr	r2, [pc, #92]	; (80091a0 <TIM_OC6_SetConfig+0xcc>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d007      	beq.n	8009158 <TIM_OC6_SetConfig+0x84>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a16      	ldr	r2, [pc, #88]	; (80091a4 <TIM_OC6_SetConfig+0xd0>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d003      	beq.n	8009158 <TIM_OC6_SetConfig+0x84>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a15      	ldr	r2, [pc, #84]	; (80091a8 <TIM_OC6_SetConfig+0xd4>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d109      	bne.n	800916c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800915e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	029b      	lsls	r3, r3, #10
 8009166:	697a      	ldr	r2, [r7, #20]
 8009168:	4313      	orrs	r3, r2
 800916a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	697a      	ldr	r2, [r7, #20]
 8009170:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	68fa      	ldr	r2, [r7, #12]
 8009176:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	621a      	str	r2, [r3, #32]
}
 8009186:	bf00      	nop
 8009188:	371c      	adds	r7, #28
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	40012c00 	.word	0x40012c00
 8009198:	40013400 	.word	0x40013400
 800919c:	40014000 	.word	0x40014000
 80091a0:	40014400 	.word	0x40014400
 80091a4:	40014800 	.word	0x40014800
 80091a8:	40015000 	.word	0x40015000

080091ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b087      	sub	sp, #28
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	6a1b      	ldr	r3, [r3, #32]
 80091bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6a1b      	ldr	r3, [r3, #32]
 80091c2:	f023 0201 	bic.w	r2, r3, #1
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	699b      	ldr	r3, [r3, #24]
 80091ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	011b      	lsls	r3, r3, #4
 80091dc:	693a      	ldr	r2, [r7, #16]
 80091de:	4313      	orrs	r3, r2
 80091e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	f023 030a 	bic.w	r3, r3, #10
 80091e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80091ea:	697a      	ldr	r2, [r7, #20]
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	693a      	ldr	r2, [r7, #16]
 80091f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	697a      	ldr	r2, [r7, #20]
 80091fc:	621a      	str	r2, [r3, #32]
}
 80091fe:	bf00      	nop
 8009200:	371c      	adds	r7, #28
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr

0800920a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800920a:	b480      	push	{r7}
 800920c:	b087      	sub	sp, #28
 800920e:	af00      	add	r7, sp, #0
 8009210:	60f8      	str	r0, [r7, #12]
 8009212:	60b9      	str	r1, [r7, #8]
 8009214:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	6a1b      	ldr	r3, [r3, #32]
 800921a:	f023 0210 	bic.w	r2, r3, #16
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	6a1b      	ldr	r3, [r3, #32]
 800922c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009234:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	031b      	lsls	r3, r3, #12
 800923a:	697a      	ldr	r2, [r7, #20]
 800923c:	4313      	orrs	r3, r2
 800923e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009246:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	011b      	lsls	r3, r3, #4
 800924c:	693a      	ldr	r2, [r7, #16]
 800924e:	4313      	orrs	r3, r2
 8009250:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	693a      	ldr	r2, [r7, #16]
 800925c:	621a      	str	r2, [r3, #32]
}
 800925e:	bf00      	nop
 8009260:	371c      	adds	r7, #28
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr

0800926a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800926a:	b480      	push	{r7}
 800926c:	b085      	sub	sp, #20
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
 8009272:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009280:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009282:	683a      	ldr	r2, [r7, #0]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	4313      	orrs	r3, r2
 8009288:	f043 0307 	orr.w	r3, r3, #7
 800928c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	609a      	str	r2, [r3, #8]
}
 8009294:	bf00      	nop
 8009296:	3714      	adds	r7, #20
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b087      	sub	sp, #28
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	60f8      	str	r0, [r7, #12]
 80092a8:	60b9      	str	r1, [r7, #8]
 80092aa:	607a      	str	r2, [r7, #4]
 80092ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	021a      	lsls	r2, r3, #8
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	431a      	orrs	r2, r3
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	697a      	ldr	r2, [r7, #20]
 80092d2:	609a      	str	r2, [r3, #8]
}
 80092d4:	bf00      	nop
 80092d6:	371c      	adds	r7, #28
 80092d8:	46bd      	mov	sp, r7
 80092da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092de:	4770      	bx	lr

080092e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b087      	sub	sp, #28
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	f003 031f 	and.w	r3, r3, #31
 80092f2:	2201      	movs	r2, #1
 80092f4:	fa02 f303 	lsl.w	r3, r2, r3
 80092f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6a1a      	ldr	r2, [r3, #32]
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	43db      	mvns	r3, r3
 8009302:	401a      	ands	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6a1a      	ldr	r2, [r3, #32]
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	f003 031f 	and.w	r3, r3, #31
 8009312:	6879      	ldr	r1, [r7, #4]
 8009314:	fa01 f303 	lsl.w	r3, r1, r3
 8009318:	431a      	orrs	r2, r3
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	621a      	str	r2, [r3, #32]
}
 800931e:	bf00      	nop
 8009320:	371c      	adds	r7, #28
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr
	...

0800932c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800932c:	b480      	push	{r7}
 800932e:	b085      	sub	sp, #20
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800933c:	2b01      	cmp	r3, #1
 800933e:	d101      	bne.n	8009344 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009340:	2302      	movs	r3, #2
 8009342:	e06d      	b.n	8009420 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2202      	movs	r2, #2
 8009350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	4a30      	ldr	r2, [pc, #192]	; (800942c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d009      	beq.n	8009382 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a2f      	ldr	r2, [pc, #188]	; (8009430 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d004      	beq.n	8009382 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4a2d      	ldr	r2, [pc, #180]	; (8009434 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d108      	bne.n	8009394 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009388:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	4313      	orrs	r3, r2
 8009392:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800939a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a1e      	ldr	r2, [pc, #120]	; (800942c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d01d      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093c0:	d018      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a1c      	ldr	r2, [pc, #112]	; (8009438 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d013      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a1a      	ldr	r2, [pc, #104]	; (800943c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d00e      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a15      	ldr	r2, [pc, #84]	; (8009430 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d009      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a16      	ldr	r2, [pc, #88]	; (8009440 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d004      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a11      	ldr	r2, [pc, #68]	; (8009434 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d10c      	bne.n	800940e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	689b      	ldr	r3, [r3, #8]
 8009400:	68ba      	ldr	r2, [r7, #8]
 8009402:	4313      	orrs	r3, r2
 8009404:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2201      	movs	r2, #1
 8009412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800941e:	2300      	movs	r3, #0
}
 8009420:	4618      	mov	r0, r3
 8009422:	3714      	adds	r7, #20
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	40012c00 	.word	0x40012c00
 8009430:	40013400 	.word	0x40013400
 8009434:	40015000 	.word	0x40015000
 8009438:	40000400 	.word	0x40000400
 800943c:	40000800 	.word	0x40000800
 8009440:	40014000 	.word	0x40014000

08009444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800944c:	bf00      	nop
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009460:	bf00      	nop
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009474:	bf00      	nop
 8009476:	370c      	adds	r7, #12
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d101      	bne.n	8009492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e040      	b.n	8009514 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009496:	2b00      	cmp	r3, #0
 8009498:	d106      	bne.n	80094a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f7fa fcd0 	bl	8003e48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2224      	movs	r2, #36	; 0x24
 80094ac:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f022 0201 	bic.w	r2, r2, #1
 80094bc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 f8b6 	bl	8009630 <UART_SetConfig>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d101      	bne.n	80094ce <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80094ca:	2301      	movs	r3, #1
 80094cc:	e022      	b.n	8009514 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d002      	beq.n	80094dc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fa7e 	bl	80099d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	685a      	ldr	r2, [r3, #4]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80094ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	689a      	ldr	r2, [r3, #8]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80094fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f042 0201 	orr.w	r2, r2, #1
 800950a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 fb05 	bl	8009b1c <UART_CheckIdleState>
 8009512:	4603      	mov	r3, r0
}
 8009514:	4618      	mov	r0, r3
 8009516:	3708      	adds	r7, #8
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b08a      	sub	sp, #40	; 0x28
 8009520:	af02      	add	r7, sp, #8
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	603b      	str	r3, [r7, #0]
 8009528:	4613      	mov	r3, r2
 800952a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009530:	2b20      	cmp	r3, #32
 8009532:	d178      	bne.n	8009626 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d002      	beq.n	8009540 <HAL_UART_Transmit+0x24>
 800953a:	88fb      	ldrh	r3, [r7, #6]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d101      	bne.n	8009544 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	e071      	b.n	8009628 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2200      	movs	r2, #0
 8009548:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2221      	movs	r2, #33	; 0x21
 8009550:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009552:	f7fa fe71 	bl	8004238 <HAL_GetTick>
 8009556:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	88fa      	ldrh	r2, [r7, #6]
 800955c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	88fa      	ldrh	r2, [r7, #6]
 8009564:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009570:	d108      	bne.n	8009584 <HAL_UART_Transmit+0x68>
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d104      	bne.n	8009584 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800957a:	2300      	movs	r3, #0
 800957c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	61bb      	str	r3, [r7, #24]
 8009582:	e003      	b.n	800958c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009588:	2300      	movs	r3, #0
 800958a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800958c:	e030      	b.n	80095f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	9300      	str	r3, [sp, #0]
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	2200      	movs	r2, #0
 8009596:	2180      	movs	r1, #128	; 0x80
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f000 fb67 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d004      	beq.n	80095ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2220      	movs	r2, #32
 80095a8:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80095aa:	2303      	movs	r3, #3
 80095ac:	e03c      	b.n	8009628 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d10b      	bne.n	80095cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	881a      	ldrh	r2, [r3, #0]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095c0:	b292      	uxth	r2, r2
 80095c2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80095c4:	69bb      	ldr	r3, [r7, #24]
 80095c6:	3302      	adds	r3, #2
 80095c8:	61bb      	str	r3, [r7, #24]
 80095ca:	e008      	b.n	80095de <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	781a      	ldrb	r2, [r3, #0]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	b292      	uxth	r2, r2
 80095d6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80095d8:	69fb      	ldr	r3, [r7, #28]
 80095da:	3301      	adds	r3, #1
 80095dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	3b01      	subs	r3, #1
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d1c8      	bne.n	800958e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	2200      	movs	r2, #0
 8009604:	2140      	movs	r1, #64	; 0x40
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fb30 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 800960c:	4603      	mov	r3, r0
 800960e:	2b00      	cmp	r3, #0
 8009610:	d004      	beq.n	800961c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2220      	movs	r2, #32
 8009616:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8009618:	2303      	movs	r3, #3
 800961a:	e005      	b.n	8009628 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2220      	movs	r2, #32
 8009620:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8009622:	2300      	movs	r3, #0
 8009624:	e000      	b.n	8009628 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009626:	2302      	movs	r3, #2
  }
}
 8009628:	4618      	mov	r0, r3
 800962a:	3720      	adds	r7, #32
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b088      	sub	sp, #32
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009638:	2300      	movs	r3, #0
 800963a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	689a      	ldr	r2, [r3, #8]
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	691b      	ldr	r3, [r3, #16]
 8009644:	431a      	orrs	r2, r3
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	431a      	orrs	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	69db      	ldr	r3, [r3, #28]
 8009650:	4313      	orrs	r3, r2
 8009652:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	4b92      	ldr	r3, [pc, #584]	; (80098a4 <UART_SetConfig+0x274>)
 800965c:	4013      	ands	r3, r2
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	6812      	ldr	r2, [r2, #0]
 8009662:	6979      	ldr	r1, [r7, #20]
 8009664:	430b      	orrs	r3, r1
 8009666:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	68da      	ldr	r2, [r3, #12]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	430a      	orrs	r2, r1
 800967c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	699b      	ldr	r3, [r3, #24]
 8009682:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6a1b      	ldr	r3, [r3, #32]
 8009688:	697a      	ldr	r2, [r7, #20]
 800968a:	4313      	orrs	r3, r2
 800968c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	697a      	ldr	r2, [r7, #20]
 800969e:	430a      	orrs	r2, r1
 80096a0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a80      	ldr	r2, [pc, #512]	; (80098a8 <UART_SetConfig+0x278>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d120      	bne.n	80096ee <UART_SetConfig+0xbe>
 80096ac:	4b7f      	ldr	r3, [pc, #508]	; (80098ac <UART_SetConfig+0x27c>)
 80096ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096b0:	f003 0303 	and.w	r3, r3, #3
 80096b4:	2b03      	cmp	r3, #3
 80096b6:	d817      	bhi.n	80096e8 <UART_SetConfig+0xb8>
 80096b8:	a201      	add	r2, pc, #4	; (adr r2, 80096c0 <UART_SetConfig+0x90>)
 80096ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096be:	bf00      	nop
 80096c0:	080096d1 	.word	0x080096d1
 80096c4:	080096dd 	.word	0x080096dd
 80096c8:	080096e3 	.word	0x080096e3
 80096cc:	080096d7 	.word	0x080096d7
 80096d0:	2301      	movs	r3, #1
 80096d2:	77fb      	strb	r3, [r7, #31]
 80096d4:	e0b5      	b.n	8009842 <UART_SetConfig+0x212>
 80096d6:	2302      	movs	r3, #2
 80096d8:	77fb      	strb	r3, [r7, #31]
 80096da:	e0b2      	b.n	8009842 <UART_SetConfig+0x212>
 80096dc:	2304      	movs	r3, #4
 80096de:	77fb      	strb	r3, [r7, #31]
 80096e0:	e0af      	b.n	8009842 <UART_SetConfig+0x212>
 80096e2:	2308      	movs	r3, #8
 80096e4:	77fb      	strb	r3, [r7, #31]
 80096e6:	e0ac      	b.n	8009842 <UART_SetConfig+0x212>
 80096e8:	2310      	movs	r3, #16
 80096ea:	77fb      	strb	r3, [r7, #31]
 80096ec:	e0a9      	b.n	8009842 <UART_SetConfig+0x212>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a6f      	ldr	r2, [pc, #444]	; (80098b0 <UART_SetConfig+0x280>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d124      	bne.n	8009742 <UART_SetConfig+0x112>
 80096f8:	4b6c      	ldr	r3, [pc, #432]	; (80098ac <UART_SetConfig+0x27c>)
 80096fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009700:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009704:	d011      	beq.n	800972a <UART_SetConfig+0xfa>
 8009706:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800970a:	d817      	bhi.n	800973c <UART_SetConfig+0x10c>
 800970c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009710:	d011      	beq.n	8009736 <UART_SetConfig+0x106>
 8009712:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009716:	d811      	bhi.n	800973c <UART_SetConfig+0x10c>
 8009718:	2b00      	cmp	r3, #0
 800971a:	d003      	beq.n	8009724 <UART_SetConfig+0xf4>
 800971c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009720:	d006      	beq.n	8009730 <UART_SetConfig+0x100>
 8009722:	e00b      	b.n	800973c <UART_SetConfig+0x10c>
 8009724:	2300      	movs	r3, #0
 8009726:	77fb      	strb	r3, [r7, #31]
 8009728:	e08b      	b.n	8009842 <UART_SetConfig+0x212>
 800972a:	2302      	movs	r3, #2
 800972c:	77fb      	strb	r3, [r7, #31]
 800972e:	e088      	b.n	8009842 <UART_SetConfig+0x212>
 8009730:	2304      	movs	r3, #4
 8009732:	77fb      	strb	r3, [r7, #31]
 8009734:	e085      	b.n	8009842 <UART_SetConfig+0x212>
 8009736:	2308      	movs	r3, #8
 8009738:	77fb      	strb	r3, [r7, #31]
 800973a:	e082      	b.n	8009842 <UART_SetConfig+0x212>
 800973c:	2310      	movs	r3, #16
 800973e:	77fb      	strb	r3, [r7, #31]
 8009740:	e07f      	b.n	8009842 <UART_SetConfig+0x212>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a5b      	ldr	r2, [pc, #364]	; (80098b4 <UART_SetConfig+0x284>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d124      	bne.n	8009796 <UART_SetConfig+0x166>
 800974c:	4b57      	ldr	r3, [pc, #348]	; (80098ac <UART_SetConfig+0x27c>)
 800974e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009750:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009754:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009758:	d011      	beq.n	800977e <UART_SetConfig+0x14e>
 800975a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800975e:	d817      	bhi.n	8009790 <UART_SetConfig+0x160>
 8009760:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009764:	d011      	beq.n	800978a <UART_SetConfig+0x15a>
 8009766:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800976a:	d811      	bhi.n	8009790 <UART_SetConfig+0x160>
 800976c:	2b00      	cmp	r3, #0
 800976e:	d003      	beq.n	8009778 <UART_SetConfig+0x148>
 8009770:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009774:	d006      	beq.n	8009784 <UART_SetConfig+0x154>
 8009776:	e00b      	b.n	8009790 <UART_SetConfig+0x160>
 8009778:	2300      	movs	r3, #0
 800977a:	77fb      	strb	r3, [r7, #31]
 800977c:	e061      	b.n	8009842 <UART_SetConfig+0x212>
 800977e:	2302      	movs	r3, #2
 8009780:	77fb      	strb	r3, [r7, #31]
 8009782:	e05e      	b.n	8009842 <UART_SetConfig+0x212>
 8009784:	2304      	movs	r3, #4
 8009786:	77fb      	strb	r3, [r7, #31]
 8009788:	e05b      	b.n	8009842 <UART_SetConfig+0x212>
 800978a:	2308      	movs	r3, #8
 800978c:	77fb      	strb	r3, [r7, #31]
 800978e:	e058      	b.n	8009842 <UART_SetConfig+0x212>
 8009790:	2310      	movs	r3, #16
 8009792:	77fb      	strb	r3, [r7, #31]
 8009794:	e055      	b.n	8009842 <UART_SetConfig+0x212>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4a47      	ldr	r2, [pc, #284]	; (80098b8 <UART_SetConfig+0x288>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d124      	bne.n	80097ea <UART_SetConfig+0x1ba>
 80097a0:	4b42      	ldr	r3, [pc, #264]	; (80098ac <UART_SetConfig+0x27c>)
 80097a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097a4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80097a8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80097ac:	d011      	beq.n	80097d2 <UART_SetConfig+0x1a2>
 80097ae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80097b2:	d817      	bhi.n	80097e4 <UART_SetConfig+0x1b4>
 80097b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80097b8:	d011      	beq.n	80097de <UART_SetConfig+0x1ae>
 80097ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80097be:	d811      	bhi.n	80097e4 <UART_SetConfig+0x1b4>
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d003      	beq.n	80097cc <UART_SetConfig+0x19c>
 80097c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80097c8:	d006      	beq.n	80097d8 <UART_SetConfig+0x1a8>
 80097ca:	e00b      	b.n	80097e4 <UART_SetConfig+0x1b4>
 80097cc:	2300      	movs	r3, #0
 80097ce:	77fb      	strb	r3, [r7, #31]
 80097d0:	e037      	b.n	8009842 <UART_SetConfig+0x212>
 80097d2:	2302      	movs	r3, #2
 80097d4:	77fb      	strb	r3, [r7, #31]
 80097d6:	e034      	b.n	8009842 <UART_SetConfig+0x212>
 80097d8:	2304      	movs	r3, #4
 80097da:	77fb      	strb	r3, [r7, #31]
 80097dc:	e031      	b.n	8009842 <UART_SetConfig+0x212>
 80097de:	2308      	movs	r3, #8
 80097e0:	77fb      	strb	r3, [r7, #31]
 80097e2:	e02e      	b.n	8009842 <UART_SetConfig+0x212>
 80097e4:	2310      	movs	r3, #16
 80097e6:	77fb      	strb	r3, [r7, #31]
 80097e8:	e02b      	b.n	8009842 <UART_SetConfig+0x212>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a33      	ldr	r2, [pc, #204]	; (80098bc <UART_SetConfig+0x28c>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d124      	bne.n	800983e <UART_SetConfig+0x20e>
 80097f4:	4b2d      	ldr	r3, [pc, #180]	; (80098ac <UART_SetConfig+0x27c>)
 80097f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097f8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80097fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009800:	d011      	beq.n	8009826 <UART_SetConfig+0x1f6>
 8009802:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009806:	d817      	bhi.n	8009838 <UART_SetConfig+0x208>
 8009808:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800980c:	d011      	beq.n	8009832 <UART_SetConfig+0x202>
 800980e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009812:	d811      	bhi.n	8009838 <UART_SetConfig+0x208>
 8009814:	2b00      	cmp	r3, #0
 8009816:	d003      	beq.n	8009820 <UART_SetConfig+0x1f0>
 8009818:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800981c:	d006      	beq.n	800982c <UART_SetConfig+0x1fc>
 800981e:	e00b      	b.n	8009838 <UART_SetConfig+0x208>
 8009820:	2300      	movs	r3, #0
 8009822:	77fb      	strb	r3, [r7, #31]
 8009824:	e00d      	b.n	8009842 <UART_SetConfig+0x212>
 8009826:	2302      	movs	r3, #2
 8009828:	77fb      	strb	r3, [r7, #31]
 800982a:	e00a      	b.n	8009842 <UART_SetConfig+0x212>
 800982c:	2304      	movs	r3, #4
 800982e:	77fb      	strb	r3, [r7, #31]
 8009830:	e007      	b.n	8009842 <UART_SetConfig+0x212>
 8009832:	2308      	movs	r3, #8
 8009834:	77fb      	strb	r3, [r7, #31]
 8009836:	e004      	b.n	8009842 <UART_SetConfig+0x212>
 8009838:	2310      	movs	r3, #16
 800983a:	77fb      	strb	r3, [r7, #31]
 800983c:	e001      	b.n	8009842 <UART_SetConfig+0x212>
 800983e:	2310      	movs	r3, #16
 8009840:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	69db      	ldr	r3, [r3, #28]
 8009846:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800984a:	d16b      	bne.n	8009924 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800984c:	7ffb      	ldrb	r3, [r7, #31]
 800984e:	2b08      	cmp	r3, #8
 8009850:	d838      	bhi.n	80098c4 <UART_SetConfig+0x294>
 8009852:	a201      	add	r2, pc, #4	; (adr r2, 8009858 <UART_SetConfig+0x228>)
 8009854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009858:	0800987d 	.word	0x0800987d
 800985c:	08009885 	.word	0x08009885
 8009860:	0800988d 	.word	0x0800988d
 8009864:	080098c5 	.word	0x080098c5
 8009868:	08009893 	.word	0x08009893
 800986c:	080098c5 	.word	0x080098c5
 8009870:	080098c5 	.word	0x080098c5
 8009874:	080098c5 	.word	0x080098c5
 8009878:	0800989b 	.word	0x0800989b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800987c:	f7fe f99c 	bl	8007bb8 <HAL_RCC_GetPCLK1Freq>
 8009880:	61b8      	str	r0, [r7, #24]
        break;
 8009882:	e024      	b.n	80098ce <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009884:	f7fe f9ba 	bl	8007bfc <HAL_RCC_GetPCLK2Freq>
 8009888:	61b8      	str	r0, [r7, #24]
        break;
 800988a:	e020      	b.n	80098ce <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800988c:	4b0c      	ldr	r3, [pc, #48]	; (80098c0 <UART_SetConfig+0x290>)
 800988e:	61bb      	str	r3, [r7, #24]
        break;
 8009890:	e01d      	b.n	80098ce <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009892:	f7fe f91b 	bl	8007acc <HAL_RCC_GetSysClockFreq>
 8009896:	61b8      	str	r0, [r7, #24]
        break;
 8009898:	e019      	b.n	80098ce <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800989a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800989e:	61bb      	str	r3, [r7, #24]
        break;
 80098a0:	e015      	b.n	80098ce <UART_SetConfig+0x29e>
 80098a2:	bf00      	nop
 80098a4:	efff69f3 	.word	0xefff69f3
 80098a8:	40013800 	.word	0x40013800
 80098ac:	40021000 	.word	0x40021000
 80098b0:	40004400 	.word	0x40004400
 80098b4:	40004800 	.word	0x40004800
 80098b8:	40004c00 	.word	0x40004c00
 80098bc:	40005000 	.word	0x40005000
 80098c0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80098c4:	2300      	movs	r3, #0
 80098c6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80098c8:	2301      	movs	r3, #1
 80098ca:	77bb      	strb	r3, [r7, #30]
        break;
 80098cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d073      	beq.n	80099bc <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80098d4:	69bb      	ldr	r3, [r7, #24]
 80098d6:	005a      	lsls	r2, r3, #1
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	085b      	lsrs	r3, r3, #1
 80098de:	441a      	add	r2, r3
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	2b0f      	cmp	r3, #15
 80098ee:	d916      	bls.n	800991e <UART_SetConfig+0x2ee>
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098f6:	d212      	bcs.n	800991e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	f023 030f 	bic.w	r3, r3, #15
 8009900:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	085b      	lsrs	r3, r3, #1
 8009906:	b29b      	uxth	r3, r3
 8009908:	f003 0307 	and.w	r3, r3, #7
 800990c:	b29a      	uxth	r2, r3
 800990e:	89fb      	ldrh	r3, [r7, #14]
 8009910:	4313      	orrs	r3, r2
 8009912:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	89fa      	ldrh	r2, [r7, #14]
 800991a:	60da      	str	r2, [r3, #12]
 800991c:	e04e      	b.n	80099bc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800991e:	2301      	movs	r3, #1
 8009920:	77bb      	strb	r3, [r7, #30]
 8009922:	e04b      	b.n	80099bc <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009924:	7ffb      	ldrb	r3, [r7, #31]
 8009926:	2b08      	cmp	r3, #8
 8009928:	d827      	bhi.n	800997a <UART_SetConfig+0x34a>
 800992a:	a201      	add	r2, pc, #4	; (adr r2, 8009930 <UART_SetConfig+0x300>)
 800992c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009930:	08009955 	.word	0x08009955
 8009934:	0800995d 	.word	0x0800995d
 8009938:	08009965 	.word	0x08009965
 800993c:	0800997b 	.word	0x0800997b
 8009940:	0800996b 	.word	0x0800996b
 8009944:	0800997b 	.word	0x0800997b
 8009948:	0800997b 	.word	0x0800997b
 800994c:	0800997b 	.word	0x0800997b
 8009950:	08009973 	.word	0x08009973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009954:	f7fe f930 	bl	8007bb8 <HAL_RCC_GetPCLK1Freq>
 8009958:	61b8      	str	r0, [r7, #24]
        break;
 800995a:	e013      	b.n	8009984 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800995c:	f7fe f94e 	bl	8007bfc <HAL_RCC_GetPCLK2Freq>
 8009960:	61b8      	str	r0, [r7, #24]
        break;
 8009962:	e00f      	b.n	8009984 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009964:	4b1b      	ldr	r3, [pc, #108]	; (80099d4 <UART_SetConfig+0x3a4>)
 8009966:	61bb      	str	r3, [r7, #24]
        break;
 8009968:	e00c      	b.n	8009984 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800996a:	f7fe f8af 	bl	8007acc <HAL_RCC_GetSysClockFreq>
 800996e:	61b8      	str	r0, [r7, #24]
        break;
 8009970:	e008      	b.n	8009984 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009976:	61bb      	str	r3, [r7, #24]
        break;
 8009978:	e004      	b.n	8009984 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800997a:	2300      	movs	r3, #0
 800997c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800997e:	2301      	movs	r3, #1
 8009980:	77bb      	strb	r3, [r7, #30]
        break;
 8009982:	bf00      	nop
    }

    if (pclk != 0U)
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d018      	beq.n	80099bc <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	085a      	lsrs	r2, r3, #1
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	441a      	add	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	fbb2 f3f3 	udiv	r3, r2, r3
 800999c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	2b0f      	cmp	r3, #15
 80099a2:	d909      	bls.n	80099b8 <UART_SetConfig+0x388>
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099aa:	d205      	bcs.n	80099b8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	b29a      	uxth	r2, r3
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	60da      	str	r2, [r3, #12]
 80099b6:	e001      	b.n	80099bc <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80099c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3720      	adds	r7, #32
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	007a1200 	.word	0x007a1200

080099d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099e4:	f003 0301 	and.w	r3, r3, #1
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00a      	beq.n	8009a02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	430a      	orrs	r2, r1
 8009a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a06:	f003 0302 	and.w	r3, r3, #2
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00a      	beq.n	8009a24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	430a      	orrs	r2, r1
 8009a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a28:	f003 0304 	and.w	r3, r3, #4
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00a      	beq.n	8009a46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	430a      	orrs	r2, r1
 8009a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a4a:	f003 0308 	and.w	r3, r3, #8
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d00a      	beq.n	8009a68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	430a      	orrs	r2, r1
 8009a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6c:	f003 0310 	and.w	r3, r3, #16
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d00a      	beq.n	8009a8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	430a      	orrs	r2, r1
 8009a88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8e:	f003 0320 	and.w	r3, r3, #32
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00a      	beq.n	8009aac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	430a      	orrs	r2, r1
 8009aaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d01a      	beq.n	8009aee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	430a      	orrs	r2, r1
 8009acc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ad2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ad6:	d10a      	bne.n	8009aee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	430a      	orrs	r2, r1
 8009aec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d00a      	beq.n	8009b10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	605a      	str	r2, [r3, #4]
  }
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b098      	sub	sp, #96	; 0x60
 8009b20:	af02      	add	r7, sp, #8
 8009b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b2c:	f7fa fb84 	bl	8004238 <HAL_GetTick>
 8009b30:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 0308 	and.w	r3, r3, #8
 8009b3c:	2b08      	cmp	r3, #8
 8009b3e:	d12e      	bne.n	8009b9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 f88c 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d021      	beq.n	8009b9e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b62:	e853 3f00 	ldrex	r3, [r3]
 8009b66:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b6e:	653b      	str	r3, [r7, #80]	; 0x50
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	461a      	mov	r2, r3
 8009b76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b78:	647b      	str	r3, [r7, #68]	; 0x44
 8009b7a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b80:	e841 2300 	strex	r3, r2, [r1]
 8009b84:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e6      	bne.n	8009b5a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2220      	movs	r2, #32
 8009b90:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b9a:	2303      	movs	r3, #3
 8009b9c:	e062      	b.n	8009c64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f003 0304 	and.w	r3, r3, #4
 8009ba8:	2b04      	cmp	r3, #4
 8009baa:	d149      	bne.n	8009c40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009bb0:	9300      	str	r3, [sp, #0]
 8009bb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f856 	bl	8009c6c <UART_WaitOnFlagUntilTimeout>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d03c      	beq.n	8009c40 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bce:	e853 3f00 	ldrex	r3, [r3]
 8009bd2:	623b      	str	r3, [r7, #32]
   return(result);
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	461a      	mov	r2, r3
 8009be2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009be4:	633b      	str	r3, [r7, #48]	; 0x30
 8009be6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bec:	e841 2300 	strex	r3, r2, [r1]
 8009bf0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e6      	bne.n	8009bc6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	3308      	adds	r3, #8
 8009bfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	e853 3f00 	ldrex	r3, [r3]
 8009c06:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f023 0301 	bic.w	r3, r3, #1
 8009c0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	3308      	adds	r3, #8
 8009c16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c18:	61fa      	str	r2, [r7, #28]
 8009c1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1c:	69b9      	ldr	r1, [r7, #24]
 8009c1e:	69fa      	ldr	r2, [r7, #28]
 8009c20:	e841 2300 	strex	r3, r2, [r1]
 8009c24:	617b      	str	r3, [r7, #20]
   return(result);
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d1e5      	bne.n	8009bf8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2220      	movs	r2, #32
 8009c30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c3c:	2303      	movs	r3, #3
 8009c3e:	e011      	b.n	8009c64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2220      	movs	r2, #32
 8009c44:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2220      	movs	r2, #32
 8009c4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009c62:	2300      	movs	r3, #0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3758      	adds	r7, #88	; 0x58
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b084      	sub	sp, #16
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60f8      	str	r0, [r7, #12]
 8009c74:	60b9      	str	r1, [r7, #8]
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	4613      	mov	r3, r2
 8009c7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c7c:	e049      	b.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c7e:	69bb      	ldr	r3, [r7, #24]
 8009c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c84:	d045      	beq.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c86:	f7fa fad7 	bl	8004238 <HAL_GetTick>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	1ad3      	subs	r3, r2, r3
 8009c90:	69ba      	ldr	r2, [r7, #24]
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d302      	bcc.n	8009c9c <UART_WaitOnFlagUntilTimeout+0x30>
 8009c96:	69bb      	ldr	r3, [r7, #24]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d101      	bne.n	8009ca0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c9c:	2303      	movs	r3, #3
 8009c9e:	e048      	b.n	8009d32 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f003 0304 	and.w	r3, r3, #4
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d031      	beq.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	69db      	ldr	r3, [r3, #28]
 8009cb4:	f003 0308 	and.w	r3, r3, #8
 8009cb8:	2b08      	cmp	r3, #8
 8009cba:	d110      	bne.n	8009cde <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2208      	movs	r2, #8
 8009cc2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f000 f838 	bl	8009d3a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2208      	movs	r2, #8
 8009cce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e029      	b.n	8009d32 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	69db      	ldr	r3, [r3, #28]
 8009ce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cec:	d111      	bne.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f000 f81e 	bl	8009d3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2220      	movs	r2, #32
 8009d02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e00f      	b.n	8009d32 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	69da      	ldr	r2, [r3, #28]
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	4013      	ands	r3, r2
 8009d1c:	68ba      	ldr	r2, [r7, #8]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	bf0c      	ite	eq
 8009d22:	2301      	moveq	r3, #1
 8009d24:	2300      	movne	r3, #0
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	461a      	mov	r2, r3
 8009d2a:	79fb      	ldrb	r3, [r7, #7]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d0a6      	beq.n	8009c7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3710      	adds	r7, #16
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}

08009d3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d3a:	b480      	push	{r7}
 8009d3c:	b095      	sub	sp, #84	; 0x54
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d4a:	e853 3f00 	ldrex	r3, [r3]
 8009d4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d60:	643b      	str	r3, [r7, #64]	; 0x40
 8009d62:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009d68:	e841 2300 	strex	r3, r2, [r1]
 8009d6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1e6      	bne.n	8009d42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	3308      	adds	r3, #8
 8009d7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7c:	6a3b      	ldr	r3, [r7, #32]
 8009d7e:	e853 3f00 	ldrex	r3, [r3]
 8009d82:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d84:	69fb      	ldr	r3, [r7, #28]
 8009d86:	f023 0301 	bic.w	r3, r3, #1
 8009d8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	3308      	adds	r3, #8
 8009d92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d94:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d9c:	e841 2300 	strex	r3, r2, [r1]
 8009da0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d1e5      	bne.n	8009d74 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d118      	bne.n	8009de2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	e853 3f00 	ldrex	r3, [r3]
 8009dbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	f023 0310 	bic.w	r3, r3, #16
 8009dc4:	647b      	str	r3, [r7, #68]	; 0x44
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	461a      	mov	r2, r3
 8009dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dce:	61bb      	str	r3, [r7, #24]
 8009dd0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd2:	6979      	ldr	r1, [r7, #20]
 8009dd4:	69ba      	ldr	r2, [r7, #24]
 8009dd6:	e841 2300 	strex	r3, r2, [r1]
 8009dda:	613b      	str	r3, [r7, #16]
   return(result);
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1e6      	bne.n	8009db0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2220      	movs	r2, #32
 8009de6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009df6:	bf00      	nop
 8009df8:	3754      	adds	r7, #84	; 0x54
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr
	...

08009e04 <_ZN4blib6ButtonC1Ev>:
#include "Button.h"

#include "TestLcd.h"
namespace blib
{
    Button::Button()
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b082      	sub	sp, #8
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f000 f850 	bl	8009eb4 <_ZN4blib2dp9SingletonINS_6ButtonEEC1Ev>
 8009e14:	4a03      	ldr	r2, [pc, #12]	; (8009e24 <_ZN4blib6ButtonC1Ev+0x20>)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	601a      	str	r2, [r3, #0]
    {

    }
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3708      	adds	r7, #8
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	0800e1f4 	.word	0x0800e1f4

08009e28 <_ZN4blib6ButtonD1Ev>:
    Button::~Button()
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	4a05      	ldr	r2, [pc, #20]	; (8009e48 <_ZN4blib6ButtonD1Ev+0x20>)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	601a      	str	r2, [r3, #0]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f000 f84b 	bl	8009ed4 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev>
    {

    }
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	4618      	mov	r0, r3
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	0800e1f4 	.word	0x0800e1f4

08009e4c <_ZN4blib6ButtonD0Ev>:
    Button::~Button()
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b082      	sub	sp, #8
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
    }
 8009e54:	6878      	ldr	r0, [r7, #4]
 8009e56:	f7ff ffe7 	bl	8009e28 <_ZN4blib6ButtonD1Ev>
 8009e5a:	2108      	movs	r1, #8
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 fb4f 	bl	800a500 <_ZdlPvj>
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	4618      	mov	r0, r3
 8009e66:	3708      	adds	r7, #8
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <_ZN4blib6Button22setLatestPressedButtonENS0_10ButtonNameE>:
    void Button::setLatestPressedButton(const Button::ButtonName button)
    {
 8009e6c:	b480      	push	{r7}
 8009e6e:	b083      	sub	sp, #12
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
        mLatestPressedButton = button;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	683a      	ldr	r2, [r7, #0]
 8009e7a:	605a      	str	r2, [r3, #4]
    }
 8009e7c:	bf00      	nop
 8009e7e:	370c      	adds	r7, #12
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr

08009e88 <_ZNK4blib6Button22getLatestPressedButtonEv>:
    Button::ButtonName Button::getLatestPressedButton() const
    {
 8009e88:	b480      	push	{r7}
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
        return mLatestPressedButton;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	685b      	ldr	r3, [r3, #4]
    }
 8009e94:	4618      	mov	r0, r3
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <_ZN4blib6Button12handleSignalEv>:
    void Button::handleSignal()
    {
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
//        LcdSimulate::getInstance().impl_ClearScreen();
    }
 8009ea8:	bf00      	nop
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <_ZN4blib2dp9SingletonINS_6ButtonEEC1Ev>:
                Singleton()
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
                {
 8009ebc:	4a04      	ldr	r2, [pc, #16]	; (8009ed0 <_ZN4blib2dp9SingletonINS_6ButtonEEC1Ev+0x1c>)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	601a      	str	r2, [r3, #0]
                }
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr
 8009ed0:	0800e204 	.word	0x0800e204

08009ed4 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev>:
                virtual ~Singleton()
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
                }
 8009edc:	4a04      	ldr	r2, [pc, #16]	; (8009ef0 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev+0x1c>)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	601a      	str	r2, [r3, #0]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	370c      	adds	r7, #12
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr
 8009ef0:	0800e204 	.word	0x0800e204

08009ef4 <_ZN4blib2dp9SingletonINS_6ButtonEED0Ev>:
                virtual ~Singleton()
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b082      	sub	sp, #8
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
                }
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7ff ffe9 	bl	8009ed4 <_ZN4blib2dp9SingletonINS_6ButtonEED1Ev>
 8009f02:	2104      	movs	r1, #4
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fafb 	bl	800a500 <_ZdlPvj>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3708      	adds	r7, #8
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <_ZN4blib3LcdC1ENS0_7LcdTypeEP19__I2C_HandleTypeDefh>:
#include "Lcd.h"

namespace blib
{

    Lcd::Lcd(LcdType type, I2C_HandleTypeDef *hi2c, uint8_t address) : mLcdType(type), mHi2c(hi2c), mLcdAddress(
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
 8009f20:	70fb      	strb	r3, [r7, #3]
            address)
 8009f22:	4a0a      	ldr	r2, [pc, #40]	; (8009f4c <_ZN4blib3LcdC1ENS0_7LcdTypeEP19__I2C_HandleTypeDefh+0x38>)
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	601a      	str	r2, [r3, #0]
    Lcd::Lcd(LcdType type, I2C_HandleTypeDef *hi2c, uint8_t address) : mLcdType(type), mHi2c(hi2c), mLcdAddress(
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	605a      	str	r2, [r3, #4]
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	609a      	str	r2, [r3, #8]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	78fa      	ldrb	r2, [r7, #3]
 8009f38:	731a      	strb	r2, [r3, #12]
    {
        init();
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	f000 f9d2 	bl	800a2e4 <_ZN4blib3Lcd4initEv>
    }
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	4618      	mov	r0, r3
 8009f44:	3710      	adds	r7, #16
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	0800e214 	.word	0x0800e214

08009f50 <_ZN4blib3LcdD1Ev>:
    Lcd::~Lcd()
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
 8009f58:	4a04      	ldr	r2, [pc, #16]	; (8009f6c <_ZN4blib3LcdD1Ev+0x1c>)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	601a      	str	r2, [r3, #0]
    {

    }
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	4618      	mov	r0, r3
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr
 8009f6c:	0800e214 	.word	0x0800e214

08009f70 <_ZN4blib3LcdD0Ev>:
    Lcd::~Lcd()
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
    }
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff ffe9 	bl	8009f50 <_ZN4blib3LcdD1Ev>
 8009f7e:	2114      	movs	r1, #20
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 fabd 	bl	800a500 <_ZdlPvj>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3708      	adds	r7, #8
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <_ZN4blib3Lcd7sendCmdEh>:
    void Lcd::sendCmd(uint8_t command)
    {
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b086      	sub	sp, #24
 8009f94:	af02      	add	r7, sp, #8
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	460b      	mov	r3, r1
 8009f9a:	70fb      	strb	r3, [r7, #3]
        uint8_t dataHigh = 0, dataLow = 0;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	73fb      	strb	r3, [r7, #15]
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	73bb      	strb	r3, [r7, #14]
        uint8_t data[4];
        dataHigh = (command & 0xF0);
 8009fa4:	78fb      	ldrb	r3, [r7, #3]
 8009fa6:	f023 030f 	bic.w	r3, r3, #15
 8009faa:	73fb      	strb	r3, [r7, #15]
        dataLow = ((command << 4) & 0xF0);
 8009fac:	78fb      	ldrb	r3, [r7, #3]
 8009fae:	011b      	lsls	r3, r3, #4
 8009fb0:	73bb      	strb	r3, [r7, #14]
        data[0] = dataHigh | 0x0C;    //en = 1, rw = 0, rs = 0;
 8009fb2:	7bfb      	ldrb	r3, [r7, #15]
 8009fb4:	f043 030c 	orr.w	r3, r3, #12
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	723b      	strb	r3, [r7, #8]
        data[1] = dataHigh | 0x08;    //en = 0, rw = 0, rs = 0;
 8009fbc:	7bfb      	ldrb	r3, [r7, #15]
 8009fbe:	f043 0308 	orr.w	r3, r3, #8
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	727b      	strb	r3, [r7, #9]
        data[2] = dataLow | 0x0C;
 8009fc6:	7bbb      	ldrb	r3, [r7, #14]
 8009fc8:	f043 030c 	orr.w	r3, r3, #12
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	72bb      	strb	r3, [r7, #10]
        data[3] = dataLow | 0x08;
 8009fd0:	7bbb      	ldrb	r3, [r7, #14]
 8009fd2:	f043 0308 	orr.w	r3, r3, #8
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	72fb      	strb	r3, [r7, #11]
        HAL_I2C_Master_Transmit(mHi2c, mLcdAddress, (uint8_t*) data, sizeof(data), 100);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6898      	ldr	r0, [r3, #8]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	7b1b      	ldrb	r3, [r3, #12]
 8009fe2:	b299      	uxth	r1, r3
 8009fe4:	f107 0208 	add.w	r2, r7, #8
 8009fe8:	2364      	movs	r3, #100	; 0x64
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	2304      	movs	r3, #4
 8009fee:	f7fc f801 	bl	8005ff4 <HAL_I2C_Master_Transmit>
    }
 8009ff2:	bf00      	nop
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <_ZN4blib3Lcd8sendDataEh>:
    void Lcd::sendData(uint8_t data)
    {
 8009ffa:	b580      	push	{r7, lr}
 8009ffc:	b086      	sub	sp, #24
 8009ffe:	af02      	add	r7, sp, #8
 800a000:	6078      	str	r0, [r7, #4]
 800a002:	460b      	mov	r3, r1
 800a004:	70fb      	strb	r3, [r7, #3]
        uint8_t dataHigh = 0, dataLow = 0;
 800a006:	2300      	movs	r3, #0
 800a008:	73fb      	strb	r3, [r7, #15]
 800a00a:	2300      	movs	r3, #0
 800a00c:	73bb      	strb	r3, [r7, #14]
        uint8_t dataBuf[4];
        dataHigh = (data & 0xF0);
 800a00e:	78fb      	ldrb	r3, [r7, #3]
 800a010:	f023 030f 	bic.w	r3, r3, #15
 800a014:	73fb      	strb	r3, [r7, #15]
        dataLow = ((data << 4) & 0xF0);
 800a016:	78fb      	ldrb	r3, [r7, #3]
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	73bb      	strb	r3, [r7, #14]
        dataBuf[0] = dataHigh | 0x0D;    //en = 1, rw = 0, rs = 1;
 800a01c:	7bfb      	ldrb	r3, [r7, #15]
 800a01e:	f043 030d 	orr.w	r3, r3, #13
 800a022:	b2db      	uxtb	r3, r3
 800a024:	723b      	strb	r3, [r7, #8]
        dataBuf[1] = dataHigh | 0x09;    //en = 0, rw = 0, rs = 1;
 800a026:	7bfb      	ldrb	r3, [r7, #15]
 800a028:	f043 0309 	orr.w	r3, r3, #9
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	727b      	strb	r3, [r7, #9]
        dataBuf[2] = dataLow | 0x0D;
 800a030:	7bbb      	ldrb	r3, [r7, #14]
 800a032:	f043 030d 	orr.w	r3, r3, #13
 800a036:	b2db      	uxtb	r3, r3
 800a038:	72bb      	strb	r3, [r7, #10]
        dataBuf[3] = dataLow | 0x09;
 800a03a:	7bbb      	ldrb	r3, [r7, #14]
 800a03c:	f043 0309 	orr.w	r3, r3, #9
 800a040:	b2db      	uxtb	r3, r3
 800a042:	72fb      	strb	r3, [r7, #11]
        HAL_I2C_Master_Transmit(mHi2c, mLcdAddress, (uint8_t*) dataBuf, sizeof(dataBuf), 100);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6898      	ldr	r0, [r3, #8]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	7b1b      	ldrb	r3, [r3, #12]
 800a04c:	b299      	uxth	r1, r3
 800a04e:	f107 0208 	add.w	r2, r7, #8
 800a052:	2364      	movs	r3, #100	; 0x64
 800a054:	9300      	str	r3, [sp, #0]
 800a056:	2304      	movs	r3, #4
 800a058:	f7fb ffcc 	bl	8005ff4 <HAL_I2C_Master_Transmit>
    }
 800a05c:	bf00      	nop
 800a05e:	3710      	adds	r7, #16
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <_ZN4blib6ischarEPKc>:
    {

    }

    char ischar(const char *string)
    {
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
        return (string != nullptr) ? *(string) : ' ';
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d002      	beq.n	800a078 <_ZN4blib6ischarEPKc+0x14>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	e000      	b.n	800a07a <_ZN4blib6ischarEPKc+0x16>
 800a078:	2320      	movs	r3, #32
    }
 800a07a:	4618      	mov	r0, r3
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
	...

0800a088 <_ZN4blib3Lcd11displayLineEhhPKc>:
    void Lcd::displayLine(uint8_t row, uint8_t col, const char *string)
    {
 800a088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a08a:	b0ab      	sub	sp, #172	; 0xac
 800a08c:	af14      	add	r7, sp, #80	; 0x50
 800a08e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800a090:	647b      	str	r3, [r7, #68]	; 0x44
 800a092:	460b      	mov	r3, r1
 800a094:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800a098:	4613      	mov	r3, r2
 800a09a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
        LOGI("|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|%c|", ischar(string),
 800a09e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800a0a0:	f7ff ffe0 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	643b      	str	r3, [r7, #64]	; 0x40
 800a0a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f7ff ffd9 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a0b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0b8:	3302      	adds	r3, #2
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff ffd2 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	63bb      	str	r3, [r7, #56]	; 0x38
 800a0c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0c6:	3303      	adds	r3, #3
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f7ff ffcb 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	637b      	str	r3, [r7, #52]	; 0x34
 800a0d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7ff ffc4 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	633b      	str	r3, [r7, #48]	; 0x30
 800a0e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0e2:	3305      	adds	r3, #5
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f7ff ffbd 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0f0:	3306      	adds	r3, #6
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7ff ffb6 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	62bb      	str	r3, [r7, #40]	; 0x28
 800a0fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0fe:	3307      	adds	r3, #7
 800a100:	4618      	mov	r0, r3
 800a102:	f7ff ffaf 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a106:	4603      	mov	r3, r0
 800a108:	627b      	str	r3, [r7, #36]	; 0x24
 800a10a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a10c:	3308      	adds	r3, #8
 800a10e:	4618      	mov	r0, r3
 800a110:	f7ff ffa8 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a114:	4603      	mov	r3, r0
 800a116:	623b      	str	r3, [r7, #32]
 800a118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a11a:	3309      	adds	r3, #9
 800a11c:	4618      	mov	r0, r3
 800a11e:	f7ff ffa1 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a122:	4603      	mov	r3, r0
 800a124:	61fb      	str	r3, [r7, #28]
 800a126:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a128:	330a      	adds	r3, #10
 800a12a:	4618      	mov	r0, r3
 800a12c:	f7ff ff9a 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a130:	4603      	mov	r3, r0
 800a132:	61bb      	str	r3, [r7, #24]
 800a134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a136:	330b      	adds	r3, #11
 800a138:	4618      	mov	r0, r3
 800a13a:	f7ff ff93 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a13e:	4603      	mov	r3, r0
 800a140:	617b      	str	r3, [r7, #20]
 800a142:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a144:	330c      	adds	r3, #12
 800a146:	4618      	mov	r0, r3
 800a148:	f7ff ff8c 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a14c:	4603      	mov	r3, r0
 800a14e:	613b      	str	r3, [r7, #16]
 800a150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a152:	330d      	adds	r3, #13
 800a154:	4618      	mov	r0, r3
 800a156:	f7ff ff85 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a15a:	4603      	mov	r3, r0
 800a15c:	60fb      	str	r3, [r7, #12]
 800a15e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a160:	330e      	adds	r3, #14
 800a162:	4618      	mov	r0, r3
 800a164:	f7ff ff7e 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a168:	4603      	mov	r3, r0
 800a16a:	60bb      	str	r3, [r7, #8]
 800a16c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a16e:	330f      	adds	r3, #15
 800a170:	4618      	mov	r0, r3
 800a172:	f7ff ff77 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a176:	4603      	mov	r3, r0
 800a178:	607b      	str	r3, [r7, #4]
 800a17a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a17c:	3310      	adds	r3, #16
 800a17e:	4618      	mov	r0, r3
 800a180:	f7ff ff70 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a184:	4603      	mov	r3, r0
 800a186:	461e      	mov	r6, r3
 800a188:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a18a:	3311      	adds	r3, #17
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7ff ff69 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a192:	4603      	mov	r3, r0
 800a194:	461d      	mov	r5, r3
 800a196:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a198:	3312      	adds	r3, #18
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7ff ff62 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	461c      	mov	r4, r3
 800a1a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1a6:	3313      	adds	r3, #19
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	f7ff ff5b 	bl	800a064 <_ZN4blib6ischarEPKc>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	9313      	str	r3, [sp, #76]	; 0x4c
 800a1b2:	9412      	str	r4, [sp, #72]	; 0x48
 800a1b4:	9511      	str	r5, [sp, #68]	; 0x44
 800a1b6:	9610      	str	r6, [sp, #64]	; 0x40
 800a1b8:	687a      	ldr	r2, [r7, #4]
 800a1ba:	920f      	str	r2, [sp, #60]	; 0x3c
 800a1bc:	68ba      	ldr	r2, [r7, #8]
 800a1be:	920e      	str	r2, [sp, #56]	; 0x38
 800a1c0:	68fa      	ldr	r2, [r7, #12]
 800a1c2:	920d      	str	r2, [sp, #52]	; 0x34
 800a1c4:	693a      	ldr	r2, [r7, #16]
 800a1c6:	920c      	str	r2, [sp, #48]	; 0x30
 800a1c8:	697a      	ldr	r2, [r7, #20]
 800a1ca:	920b      	str	r2, [sp, #44]	; 0x2c
 800a1cc:	69ba      	ldr	r2, [r7, #24]
 800a1ce:	920a      	str	r2, [sp, #40]	; 0x28
 800a1d0:	69fa      	ldr	r2, [r7, #28]
 800a1d2:	9209      	str	r2, [sp, #36]	; 0x24
 800a1d4:	6a3a      	ldr	r2, [r7, #32]
 800a1d6:	9208      	str	r2, [sp, #32]
 800a1d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1da:	9207      	str	r2, [sp, #28]
 800a1dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a1de:	9206      	str	r2, [sp, #24]
 800a1e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1e2:	9205      	str	r2, [sp, #20]
 800a1e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1e6:	9204      	str	r2, [sp, #16]
 800a1e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1ea:	9203      	str	r2, [sp, #12]
 800a1ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1ee:	9202      	str	r2, [sp, #8]
 800a1f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1f2:	9201      	str	r2, [sp, #4]
 800a1f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	4b31      	ldr	r3, [pc, #196]	; (800a2c0 <_ZN4blib3Lcd11displayLineEhhPKc+0x238>)
 800a1fa:	225d      	movs	r2, #93	; 0x5d
 800a1fc:	4931      	ldr	r1, [pc, #196]	; (800a2c4 <_ZN4blib3Lcd11displayLineEhhPKc+0x23c>)
 800a1fe:	4832      	ldr	r0, [pc, #200]	; (800a2c8 <_ZN4blib3Lcd11displayLineEhhPKc+0x240>)
 800a200:	f000 f8fc 	bl	800a3fc <_ZN4blib6Logger3LogIJPKciS3_ccccccccccccccccccccEEEvS3_DpT_>
                ischar(string + 5), ischar(string + 6), ischar(string + 7), ischar(string + 8),
                ischar(string + 9), ischar(string + 10), ischar(string + 11), ischar(string + 12),
                ischar(string + 13), ischar(string + 14), ischar(string + 15), ischar(string + 16),
                ischar(string + 17), ischar(string + 18), ischar(string + 19));

        uint8_t command = 0;
 800a204:	2300      	movs	r3, #0
 800a206:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        switch (mLcdType)
 800a20a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d03c      	beq.n	800a28c <_ZN4blib3Lcd11displayLineEhhPKc+0x204>
 800a212:	2b01      	cmp	r3, #1
 800a214:	d000      	beq.n	800a218 <_ZN4blib3Lcd11displayLineEhhPKc+0x190>
                    default:
                        break;
                }
                break;
            default:
                break;
 800a216:	e03a      	b.n	800a28e <_ZN4blib3Lcd11displayLineEhhPKc+0x206>
                switch (row)
 800a218:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800a21c:	2b03      	cmp	r3, #3
 800a21e:	d833      	bhi.n	800a288 <_ZN4blib3Lcd11displayLineEhhPKc+0x200>
 800a220:	a201      	add	r2, pc, #4	; (adr r2, 800a228 <_ZN4blib3Lcd11displayLineEhhPKc+0x1a0>)
 800a222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a226:	bf00      	nop
 800a228:	0800a239 	.word	0x0800a239
 800a22c:	0800a247 	.word	0x0800a247
 800a230:	0800a25d 	.word	0x0800a25d
 800a234:	0800a273 	.word	0x0800a273
                        command = 0x80 | (col + 0x00);
 800a238:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800a23c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a240:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                        break;
 800a244:	e021      	b.n	800a28a <_ZN4blib3Lcd11displayLineEhhPKc+0x202>
                        command = 0x80 | (col + 0x40);
 800a246:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800a24a:	3340      	adds	r3, #64	; 0x40
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	b25b      	sxtb	r3, r3
 800a250:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a254:	b25b      	sxtb	r3, r3
 800a256:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                        break;
 800a25a:	e016      	b.n	800a28a <_ZN4blib3Lcd11displayLineEhhPKc+0x202>
                        command = 0x80 | (col + 0x14);
 800a25c:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800a260:	3314      	adds	r3, #20
 800a262:	b2db      	uxtb	r3, r3
 800a264:	b25b      	sxtb	r3, r3
 800a266:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a26a:	b25b      	sxtb	r3, r3
 800a26c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                        break;
 800a270:	e00b      	b.n	800a28a <_ZN4blib3Lcd11displayLineEhhPKc+0x202>
                        command = 0x80 | (col + 0x54);
 800a272:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800a276:	3354      	adds	r3, #84	; 0x54
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	b25b      	sxtb	r3, r3
 800a27c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a280:	b25b      	sxtb	r3, r3
 800a282:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                        break;
 800a286:	e000      	b.n	800a28a <_ZN4blib3Lcd11displayLineEhhPKc+0x202>
                        break;
 800a288:	bf00      	nop
                break;
 800a28a:	e000      	b.n	800a28e <_ZN4blib3Lcd11displayLineEhhPKc+0x206>
                break;
 800a28c:	bf00      	nop
        }

        sendCmd(command);
 800a28e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a292:	4619      	mov	r1, r3
 800a294:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a296:	f7ff fe7b 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>

        while (*string)
 800a29a:	e008      	b.n	800a2ae <_ZN4blib3Lcd11displayLineEhhPKc+0x226>
        {
            sendData(*string);
 800a29c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a29e:	781b      	ldrb	r3, [r3, #0]
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a2a4:	f7ff fea9 	bl	8009ffa <_ZN4blib3Lcd8sendDataEh>
            string++;
 800a2a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	647b      	str	r3, [r7, #68]	; 0x44
        while (*string)
 800a2ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2b0:	781b      	ldrb	r3, [r3, #0]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d1f2      	bne.n	800a29c <_ZN4blib3Lcd11displayLineEhhPKc+0x214>
        }
    }
 800a2b6:	bf00      	nop
 800a2b8:	bf00      	nop
 800a2ba:	375c      	adds	r7, #92	; 0x5c
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2c0:	0800e0c8 	.word	0x0800e0c8
 800a2c4:	0800e0d4 	.word	0x0800e0d4
 800a2c8:	0800e0dc 	.word	0x0800e0dc

0800a2cc <_ZN4blib3Lcd12clearDisplayEv>:
    void Lcd::clearDisplay()
    {
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
        sendCmd(0x01);
 800a2d4:	2101      	movs	r1, #1
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f7ff fe5a 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
    }
 800a2dc:	bf00      	nop
 800a2de:	3708      	adds	r7, #8
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <_ZN4blib3Lcd4initEv>:
    void Lcd::init()
    {
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b082      	sub	sp, #8
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
        mEntryMode = LCD_ENTRY_MODE_SET | LCD_CURSOR_ID_RIGHT | LCD_SHIFT_S_UNABLE;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2206      	movs	r2, #6
 800a2f0:	735a      	strb	r2, [r3, #13]
        mFunctionSet = LCD_FUNCTION_SET | LCD_DATA_DL_4BITS | LCD_LINE_N_2 | LCD_FONT_F_58;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2228      	movs	r2, #40	; 0x28
 800a2f6:	73da      	strb	r2, [r3, #15]
        mDisplayControl = LCD_DISPLAY_ON_OFF | LCD_DISPLAY_D_OFF | LCD_CURSOR_C_OFF
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2208      	movs	r2, #8
 800a2fc:	739a      	strb	r2, [r3, #14]
                | LCD_BLINK_B_OFF;
        mBlackLight = LCD_NOBLACKLIGHT;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2200      	movs	r2, #0
 800a302:	741a      	strb	r2, [r3, #16]

        HAL_Delay(50);
 800a304:	2032      	movs	r0, #50	; 0x32
 800a306:	f7f9 ffa3 	bl	8004250 <HAL_Delay>
        sendCmd(0x30);
 800a30a:	2130      	movs	r1, #48	; 0x30
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f7ff fe3f 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(5);
 800a312:	2005      	movs	r0, #5
 800a314:	f7f9 ff9c 	bl	8004250 <HAL_Delay>
        sendCmd(0x30);
 800a318:	2130      	movs	r1, #48	; 0x30
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f7ff fe38 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(1);
 800a320:	2001      	movs	r0, #1
 800a322:	f7f9 ff95 	bl	8004250 <HAL_Delay>
        sendCmd(0x30);
 800a326:	2130      	movs	r1, #48	; 0x30
 800a328:	6878      	ldr	r0, [r7, #4]
 800a32a:	f7ff fe31 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(10);
 800a32e:	200a      	movs	r0, #10
 800a330:	f7f9 ff8e 	bl	8004250 <HAL_Delay>
        sendCmd(0x20);
 800a334:	2120      	movs	r1, #32
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f7ff fe2a 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(10);
 800a33c:	200a      	movs	r0, #10
 800a33e:	f7f9 ff87 	bl	8004250 <HAL_Delay>

        sendCmd(mFunctionSet);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	7bdb      	ldrb	r3, [r3, #15]
 800a346:	4619      	mov	r1, r3
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7ff fe21 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(1);
 800a34e:	2001      	movs	r0, #1
 800a350:	f7f9 ff7e 	bl	8004250 <HAL_Delay>
        sendCmd(mDisplayControl);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	7b9b      	ldrb	r3, [r3, #14]
 800a358:	4619      	mov	r1, r3
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	f7ff fe18 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(1);
 800a360:	2001      	movs	r0, #1
 800a362:	f7f9 ff75 	bl	8004250 <HAL_Delay>
        sendCmd(0x01);    //clear display
 800a366:	2101      	movs	r1, #1
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f7ff fe11 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(2);
 800a36e:	2002      	movs	r0, #2
 800a370:	f7f9 ff6e 	bl	8004250 <HAL_Delay>
        sendCmd(mEntryMode);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	7b5b      	ldrb	r3, [r3, #13]
 800a378:	4619      	mov	r1, r3
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f7ff fe08 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(1);
 800a380:	2001      	movs	r0, #1
 800a382:	f7f9 ff65 	bl	8004250 <HAL_Delay>
        sendCmd(mDisplayControl | LCD_DISPLAY_D_ON);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	7b9b      	ldrb	r3, [r3, #14]
 800a38a:	f043 0304 	orr.w	r3, r3, #4
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	4619      	mov	r1, r3
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f7ff fdfc 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(1);
 800a398:	2001      	movs	r0, #1
 800a39a:	f7f9 ff59 	bl	8004250 <HAL_Delay>
        sendCmd(mBlackLight);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	7c1b      	ldrb	r3, [r3, #16]
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f7ff fdf3 	bl	8009f90 <_ZN4blib3Lcd7sendCmdEh>
        HAL_Delay(1);
 800a3aa:	2001      	movs	r0, #1
 800a3ac:	f7f9 ff50 	bl	8004250 <HAL_Delay>
    }
 800a3b0:	bf00      	nop
 800a3b2:	3708      	adds	r7, #8
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <_ZN4blib3Lcd11noBackligthEv>:

    void Lcd::noBackligth()
    {
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b082      	sub	sp, #8
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
        mBlackLight = LCD_NOBLACKLIGHT;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	741a      	strb	r2, [r3, #16]
        sendData(mBlackLight);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	7c1b      	ldrb	r3, [r3, #16]
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f7ff fe14 	bl	8009ffa <_ZN4blib3Lcd8sendDataEh>
    }
 800a3d2:	bf00      	nop
 800a3d4:	3708      	adds	r7, #8
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <_ZN4blib3Lcd9backlightEv>:

    void Lcd::backlight()
    {
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	b082      	sub	sp, #8
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
        mBlackLight = LCD_BLACKLIGHT;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2208      	movs	r2, #8
 800a3e6:	741a      	strb	r2, [r3, #16]
        sendData(mBlackLight);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	7c1b      	ldrb	r3, [r3, #16]
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f7ff fe03 	bl	8009ffa <_ZN4blib3Lcd8sendDataEh>
    }
 800a3f4:	bf00      	nop
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <_ZN4blib6Logger3LogIJPKciS3_ccccccccccccccccccccEEEvS3_DpT_>:
            static void Log(const char *message, Args ... args)
 800a3fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3fe:	b0a9      	sub	sp, #164	; 0xa4
 800a400:	af16      	add	r7, sp, #88	; 0x58
 800a402:	6478      	str	r0, [r7, #68]	; 0x44
 800a404:	6439      	str	r1, [r7, #64]	; 0x40
 800a406:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a408:	63bb      	str	r3, [r7, #56]	; 0x38
                print("[>]  ");
 800a40a:	483a      	ldr	r0, [pc, #232]	; (800a4f4 <_ZN4blib6Logger3LogIJPKciS3_ccccccccccccccccccccEEEvS3_DpT_+0xf8>)
 800a40c:	f7f6 ff26 	bl	800125c <_ZN4blib6Logger5printEPKc>
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 800a410:	f897 6060 	ldrb.w	r6, [r7, #96]	; 0x60
 800a414:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800a418:	637b      	str	r3, [r7, #52]	; 0x34
 800a41a:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 800a41e:	633a      	str	r2, [r7, #48]	; 0x30
 800a420:	f897 106c 	ldrb.w	r1, [r7, #108]	; 0x6c
 800a424:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a426:	f897 0070 	ldrb.w	r0, [r7, #112]	; 0x70
 800a42a:	62b8      	str	r0, [r7, #40]	; 0x28
 800a42c:	f897 4074 	ldrb.w	r4, [r7, #116]	; 0x74
 800a430:	627c      	str	r4, [r7, #36]	; 0x24
 800a432:	f897 5078 	ldrb.w	r5, [r7, #120]	; 0x78
 800a436:	623d      	str	r5, [r7, #32]
 800a438:	f897 c07c 	ldrb.w	ip, [r7, #124]	; 0x7c
 800a43c:	4663      	mov	r3, ip
 800a43e:	61fb      	str	r3, [r7, #28]
 800a440:	f897 c080 	ldrb.w	ip, [r7, #128]	; 0x80
 800a444:	4662      	mov	r2, ip
 800a446:	61ba      	str	r2, [r7, #24]
 800a448:	f897 c084 	ldrb.w	ip, [r7, #132]	; 0x84
 800a44c:	4661      	mov	r1, ip
 800a44e:	6179      	str	r1, [r7, #20]
 800a450:	f897 c088 	ldrb.w	ip, [r7, #136]	; 0x88
 800a454:	4660      	mov	r0, ip
 800a456:	6138      	str	r0, [r7, #16]
 800a458:	f897 c08c 	ldrb.w	ip, [r7, #140]	; 0x8c
 800a45c:	4664      	mov	r4, ip
 800a45e:	60fc      	str	r4, [r7, #12]
 800a460:	f897 c090 	ldrb.w	ip, [r7, #144]	; 0x90
 800a464:	4665      	mov	r5, ip
 800a466:	60bd      	str	r5, [r7, #8]
 800a468:	f897 c094 	ldrb.w	ip, [r7, #148]	; 0x94
 800a46c:	4663      	mov	r3, ip
 800a46e:	607b      	str	r3, [r7, #4]
 800a470:	f897 5098 	ldrb.w	r5, [r7, #152]	; 0x98
 800a474:	f897 409c 	ldrb.w	r4, [r7, #156]	; 0x9c
 800a478:	f897 00a0 	ldrb.w	r0, [r7, #160]	; 0xa0
 800a47c:	f897 10a4 	ldrb.w	r1, [r7, #164]	; 0xa4
 800a480:	f897 20a8 	ldrb.w	r2, [r7, #168]	; 0xa8
 800a484:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 800a488:	9315      	str	r3, [sp, #84]	; 0x54
 800a48a:	9214      	str	r2, [sp, #80]	; 0x50
 800a48c:	9113      	str	r1, [sp, #76]	; 0x4c
 800a48e:	9012      	str	r0, [sp, #72]	; 0x48
 800a490:	9411      	str	r4, [sp, #68]	; 0x44
 800a492:	9510      	str	r5, [sp, #64]	; 0x40
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	930f      	str	r3, [sp, #60]	; 0x3c
 800a498:	68bd      	ldr	r5, [r7, #8]
 800a49a:	950e      	str	r5, [sp, #56]	; 0x38
 800a49c:	68fc      	ldr	r4, [r7, #12]
 800a49e:	940d      	str	r4, [sp, #52]	; 0x34
 800a4a0:	6938      	ldr	r0, [r7, #16]
 800a4a2:	900c      	str	r0, [sp, #48]	; 0x30
 800a4a4:	6979      	ldr	r1, [r7, #20]
 800a4a6:	910b      	str	r1, [sp, #44]	; 0x2c
 800a4a8:	69ba      	ldr	r2, [r7, #24]
 800a4aa:	920a      	str	r2, [sp, #40]	; 0x28
 800a4ac:	69fb      	ldr	r3, [r7, #28]
 800a4ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a4b0:	6a3d      	ldr	r5, [r7, #32]
 800a4b2:	9508      	str	r5, [sp, #32]
 800a4b4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800a4b6:	9407      	str	r4, [sp, #28]
 800a4b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a4ba:	9006      	str	r0, [sp, #24]
 800a4bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a4be:	9105      	str	r1, [sp, #20]
 800a4c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4c2:	9204      	str	r2, [sp, #16]
 800a4c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4c6:	9303      	str	r3, [sp, #12]
 800a4c8:	9602      	str	r6, [sp, #8]
 800a4ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4cc:	9301      	str	r3, [sp, #4]
 800a4ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a4da:	4807      	ldr	r0, [pc, #28]	; (800a4f8 <_ZN4blib6Logger3LogIJPKciS3_ccccccccccccccccccccEEEvS3_DpT_+0xfc>)
 800a4dc:	f001 f81e 	bl	800b51c <sniprintf>
                print(mBuffer);
 800a4e0:	4805      	ldr	r0, [pc, #20]	; (800a4f8 <_ZN4blib6Logger3LogIJPKciS3_ccccccccccccccccccccEEEvS3_DpT_+0xfc>)
 800a4e2:	f7f6 febb 	bl	800125c <_ZN4blib6Logger5printEPKc>
                print("\n");
 800a4e6:	4805      	ldr	r0, [pc, #20]	; (800a4fc <_ZN4blib6Logger3LogIJPKciS3_ccccccccccccccccccccEEEvS3_DpT_+0x100>)
 800a4e8:	f7f6 feb8 	bl	800125c <_ZN4blib6Logger5printEPKc>
            }
 800a4ec:	bf00      	nop
 800a4ee:	374c      	adds	r7, #76	; 0x4c
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4f4:	0800e128 	.word	0x0800e128
 800a4f8:	200003f4 	.word	0x200003f4
 800a4fc:	0800e130 	.word	0x0800e130

0800a500 <_ZdlPvj>:
 800a500:	f000 b811 	b.w	800a526 <_ZdlPv>

0800a504 <_Znwj>:
 800a504:	2801      	cmp	r0, #1
 800a506:	bf38      	it	cc
 800a508:	2001      	movcc	r0, #1
 800a50a:	b510      	push	{r4, lr}
 800a50c:	4604      	mov	r4, r0
 800a50e:	4620      	mov	r0, r4
 800a510:	f000 fa20 	bl	800a954 <malloc>
 800a514:	b100      	cbz	r0, 800a518 <_Znwj+0x14>
 800a516:	bd10      	pop	{r4, pc}
 800a518:	f000 f808 	bl	800a52c <_ZSt15get_new_handlerv>
 800a51c:	b908      	cbnz	r0, 800a522 <_Znwj+0x1e>
 800a51e:	f000 fa11 	bl	800a944 <abort>
 800a522:	4780      	blx	r0
 800a524:	e7f3      	b.n	800a50e <_Znwj+0xa>

0800a526 <_ZdlPv>:
 800a526:	f000 ba1d 	b.w	800a964 <free>
	...

0800a52c <_ZSt15get_new_handlerv>:
 800a52c:	4b02      	ldr	r3, [pc, #8]	; (800a538 <_ZSt15get_new_handlerv+0xc>)
 800a52e:	6818      	ldr	r0, [r3, #0]
 800a530:	f3bf 8f5b 	dmb	ish
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop
 800a538:	200007f4 	.word	0x200007f4
 800a53c:	00000000 	.word	0x00000000

0800a540 <log>:
 800a540:	b538      	push	{r3, r4, r5, lr}
 800a542:	ed2d 8b02 	vpush	{d8}
 800a546:	ec55 4b10 	vmov	r4, r5, d0
 800a54a:	f000 f841 	bl	800a5d0 <__ieee754_log>
 800a54e:	4622      	mov	r2, r4
 800a550:	462b      	mov	r3, r5
 800a552:	4620      	mov	r0, r4
 800a554:	4629      	mov	r1, r5
 800a556:	eeb0 8a40 	vmov.f32	s16, s0
 800a55a:	eef0 8a60 	vmov.f32	s17, s1
 800a55e:	f7f6 faed 	bl	8000b3c <__aeabi_dcmpun>
 800a562:	b998      	cbnz	r0, 800a58c <log+0x4c>
 800a564:	2200      	movs	r2, #0
 800a566:	2300      	movs	r3, #0
 800a568:	4620      	mov	r0, r4
 800a56a:	4629      	mov	r1, r5
 800a56c:	f7f6 fadc 	bl	8000b28 <__aeabi_dcmpgt>
 800a570:	b960      	cbnz	r0, 800a58c <log+0x4c>
 800a572:	2200      	movs	r2, #0
 800a574:	2300      	movs	r3, #0
 800a576:	4620      	mov	r0, r4
 800a578:	4629      	mov	r1, r5
 800a57a:	f7f6 faad 	bl	8000ad8 <__aeabi_dcmpeq>
 800a57e:	b160      	cbz	r0, 800a59a <log+0x5a>
 800a580:	f001 f8ea 	bl	800b758 <__errno>
 800a584:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800a5b0 <log+0x70>
 800a588:	2322      	movs	r3, #34	; 0x22
 800a58a:	6003      	str	r3, [r0, #0]
 800a58c:	eeb0 0a48 	vmov.f32	s0, s16
 800a590:	eef0 0a68 	vmov.f32	s1, s17
 800a594:	ecbd 8b02 	vpop	{d8}
 800a598:	bd38      	pop	{r3, r4, r5, pc}
 800a59a:	f001 f8dd 	bl	800b758 <__errno>
 800a59e:	ecbd 8b02 	vpop	{d8}
 800a5a2:	2321      	movs	r3, #33	; 0x21
 800a5a4:	6003      	str	r3, [r0, #0]
 800a5a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5aa:	4803      	ldr	r0, [pc, #12]	; (800a5b8 <log+0x78>)
 800a5ac:	f000 b808 	b.w	800a5c0 <nan>
 800a5b0:	00000000 	.word	0x00000000
 800a5b4:	fff00000 	.word	0xfff00000
 800a5b8:	0800e48a 	.word	0x0800e48a
 800a5bc:	00000000 	.word	0x00000000

0800a5c0 <nan>:
 800a5c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a5c8 <nan+0x8>
 800a5c4:	4770      	bx	lr
 800a5c6:	bf00      	nop
 800a5c8:	00000000 	.word	0x00000000
 800a5cc:	7ff80000 	.word	0x7ff80000

0800a5d0 <__ieee754_log>:
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	ec51 0b10 	vmov	r0, r1, d0
 800a5d8:	ed2d 8b04 	vpush	{d8-d9}
 800a5dc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a5e0:	b083      	sub	sp, #12
 800a5e2:	460d      	mov	r5, r1
 800a5e4:	da29      	bge.n	800a63a <__ieee754_log+0x6a>
 800a5e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a5ea:	4303      	orrs	r3, r0
 800a5ec:	ee10 2a10 	vmov	r2, s0
 800a5f0:	d10c      	bne.n	800a60c <__ieee754_log+0x3c>
 800a5f2:	49cf      	ldr	r1, [pc, #828]	; (800a930 <__ieee754_log+0x360>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	f7f6 f92f 	bl	800085c <__aeabi_ddiv>
 800a5fe:	ec41 0b10 	vmov	d0, r0, r1
 800a602:	b003      	add	sp, #12
 800a604:	ecbd 8b04 	vpop	{d8-d9}
 800a608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a60c:	2900      	cmp	r1, #0
 800a60e:	da05      	bge.n	800a61c <__ieee754_log+0x4c>
 800a610:	460b      	mov	r3, r1
 800a612:	f7f5 fe41 	bl	8000298 <__aeabi_dsub>
 800a616:	2200      	movs	r2, #0
 800a618:	2300      	movs	r3, #0
 800a61a:	e7ee      	b.n	800a5fa <__ieee754_log+0x2a>
 800a61c:	4bc5      	ldr	r3, [pc, #788]	; (800a934 <__ieee754_log+0x364>)
 800a61e:	2200      	movs	r2, #0
 800a620:	f7f5 fff2 	bl	8000608 <__aeabi_dmul>
 800a624:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a628:	460d      	mov	r5, r1
 800a62a:	4ac3      	ldr	r2, [pc, #780]	; (800a938 <__ieee754_log+0x368>)
 800a62c:	4295      	cmp	r5, r2
 800a62e:	dd06      	ble.n	800a63e <__ieee754_log+0x6e>
 800a630:	4602      	mov	r2, r0
 800a632:	460b      	mov	r3, r1
 800a634:	f7f5 fe32 	bl	800029c <__adddf3>
 800a638:	e7e1      	b.n	800a5fe <__ieee754_log+0x2e>
 800a63a:	2300      	movs	r3, #0
 800a63c:	e7f5      	b.n	800a62a <__ieee754_log+0x5a>
 800a63e:	152c      	asrs	r4, r5, #20
 800a640:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a644:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a648:	441c      	add	r4, r3
 800a64a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a64e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a652:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a656:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a65a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a65e:	ea42 0105 	orr.w	r1, r2, r5
 800a662:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a666:	2200      	movs	r2, #0
 800a668:	4bb4      	ldr	r3, [pc, #720]	; (800a93c <__ieee754_log+0x36c>)
 800a66a:	f7f5 fe15 	bl	8000298 <__aeabi_dsub>
 800a66e:	1cab      	adds	r3, r5, #2
 800a670:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a674:	2b02      	cmp	r3, #2
 800a676:	4682      	mov	sl, r0
 800a678:	468b      	mov	fp, r1
 800a67a:	f04f 0200 	mov.w	r2, #0
 800a67e:	dc53      	bgt.n	800a728 <__ieee754_log+0x158>
 800a680:	2300      	movs	r3, #0
 800a682:	f7f6 fa29 	bl	8000ad8 <__aeabi_dcmpeq>
 800a686:	b1d0      	cbz	r0, 800a6be <__ieee754_log+0xee>
 800a688:	2c00      	cmp	r4, #0
 800a68a:	f000 8122 	beq.w	800a8d2 <__ieee754_log+0x302>
 800a68e:	4620      	mov	r0, r4
 800a690:	f7f5 ff50 	bl	8000534 <__aeabi_i2d>
 800a694:	a390      	add	r3, pc, #576	; (adr r3, 800a8d8 <__ieee754_log+0x308>)
 800a696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a69a:	4606      	mov	r6, r0
 800a69c:	460f      	mov	r7, r1
 800a69e:	f7f5 ffb3 	bl	8000608 <__aeabi_dmul>
 800a6a2:	a38f      	add	r3, pc, #572	; (adr r3, 800a8e0 <__ieee754_log+0x310>)
 800a6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a8:	4604      	mov	r4, r0
 800a6aa:	460d      	mov	r5, r1
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	4639      	mov	r1, r7
 800a6b0:	f7f5 ffaa 	bl	8000608 <__aeabi_dmul>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	4629      	mov	r1, r5
 800a6bc:	e7ba      	b.n	800a634 <__ieee754_log+0x64>
 800a6be:	a38a      	add	r3, pc, #552	; (adr r3, 800a8e8 <__ieee754_log+0x318>)
 800a6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c4:	4650      	mov	r0, sl
 800a6c6:	4659      	mov	r1, fp
 800a6c8:	f7f5 ff9e 	bl	8000608 <__aeabi_dmul>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	460b      	mov	r3, r1
 800a6d0:	2000      	movs	r0, #0
 800a6d2:	499b      	ldr	r1, [pc, #620]	; (800a940 <__ieee754_log+0x370>)
 800a6d4:	f7f5 fde0 	bl	8000298 <__aeabi_dsub>
 800a6d8:	4652      	mov	r2, sl
 800a6da:	4606      	mov	r6, r0
 800a6dc:	460f      	mov	r7, r1
 800a6de:	465b      	mov	r3, fp
 800a6e0:	4650      	mov	r0, sl
 800a6e2:	4659      	mov	r1, fp
 800a6e4:	f7f5 ff90 	bl	8000608 <__aeabi_dmul>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	4639      	mov	r1, r7
 800a6f0:	f7f5 ff8a 	bl	8000608 <__aeabi_dmul>
 800a6f4:	4606      	mov	r6, r0
 800a6f6:	460f      	mov	r7, r1
 800a6f8:	b914      	cbnz	r4, 800a700 <__ieee754_log+0x130>
 800a6fa:	4632      	mov	r2, r6
 800a6fc:	463b      	mov	r3, r7
 800a6fe:	e0a2      	b.n	800a846 <__ieee754_log+0x276>
 800a700:	4620      	mov	r0, r4
 800a702:	f7f5 ff17 	bl	8000534 <__aeabi_i2d>
 800a706:	a374      	add	r3, pc, #464	; (adr r3, 800a8d8 <__ieee754_log+0x308>)
 800a708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a70c:	4680      	mov	r8, r0
 800a70e:	4689      	mov	r9, r1
 800a710:	f7f5 ff7a 	bl	8000608 <__aeabi_dmul>
 800a714:	a372      	add	r3, pc, #456	; (adr r3, 800a8e0 <__ieee754_log+0x310>)
 800a716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a71a:	4604      	mov	r4, r0
 800a71c:	460d      	mov	r5, r1
 800a71e:	4640      	mov	r0, r8
 800a720:	4649      	mov	r1, r9
 800a722:	f7f5 ff71 	bl	8000608 <__aeabi_dmul>
 800a726:	e0a7      	b.n	800a878 <__ieee754_log+0x2a8>
 800a728:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a72c:	f7f5 fdb6 	bl	800029c <__adddf3>
 800a730:	4602      	mov	r2, r0
 800a732:	460b      	mov	r3, r1
 800a734:	4650      	mov	r0, sl
 800a736:	4659      	mov	r1, fp
 800a738:	f7f6 f890 	bl	800085c <__aeabi_ddiv>
 800a73c:	ec41 0b18 	vmov	d8, r0, r1
 800a740:	4620      	mov	r0, r4
 800a742:	f7f5 fef7 	bl	8000534 <__aeabi_i2d>
 800a746:	ec53 2b18 	vmov	r2, r3, d8
 800a74a:	ec41 0b19 	vmov	d9, r0, r1
 800a74e:	ec51 0b18 	vmov	r0, r1, d8
 800a752:	f7f5 ff59 	bl	8000608 <__aeabi_dmul>
 800a756:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800a75a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800a75e:	9301      	str	r3, [sp, #4]
 800a760:	4602      	mov	r2, r0
 800a762:	460b      	mov	r3, r1
 800a764:	4680      	mov	r8, r0
 800a766:	4689      	mov	r9, r1
 800a768:	f7f5 ff4e 	bl	8000608 <__aeabi_dmul>
 800a76c:	a360      	add	r3, pc, #384	; (adr r3, 800a8f0 <__ieee754_log+0x320>)
 800a76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a772:	4606      	mov	r6, r0
 800a774:	460f      	mov	r7, r1
 800a776:	f7f5 ff47 	bl	8000608 <__aeabi_dmul>
 800a77a:	a35f      	add	r3, pc, #380	; (adr r3, 800a8f8 <__ieee754_log+0x328>)
 800a77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a780:	f7f5 fd8c 	bl	800029c <__adddf3>
 800a784:	4632      	mov	r2, r6
 800a786:	463b      	mov	r3, r7
 800a788:	f7f5 ff3e 	bl	8000608 <__aeabi_dmul>
 800a78c:	a35c      	add	r3, pc, #368	; (adr r3, 800a900 <__ieee754_log+0x330>)
 800a78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a792:	f7f5 fd83 	bl	800029c <__adddf3>
 800a796:	4632      	mov	r2, r6
 800a798:	463b      	mov	r3, r7
 800a79a:	f7f5 ff35 	bl	8000608 <__aeabi_dmul>
 800a79e:	a35a      	add	r3, pc, #360	; (adr r3, 800a908 <__ieee754_log+0x338>)
 800a7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a4:	f7f5 fd7a 	bl	800029c <__adddf3>
 800a7a8:	4642      	mov	r2, r8
 800a7aa:	464b      	mov	r3, r9
 800a7ac:	f7f5 ff2c 	bl	8000608 <__aeabi_dmul>
 800a7b0:	a357      	add	r3, pc, #348	; (adr r3, 800a910 <__ieee754_log+0x340>)
 800a7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b6:	4680      	mov	r8, r0
 800a7b8:	4689      	mov	r9, r1
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	4639      	mov	r1, r7
 800a7be:	f7f5 ff23 	bl	8000608 <__aeabi_dmul>
 800a7c2:	a355      	add	r3, pc, #340	; (adr r3, 800a918 <__ieee754_log+0x348>)
 800a7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c8:	f7f5 fd68 	bl	800029c <__adddf3>
 800a7cc:	4632      	mov	r2, r6
 800a7ce:	463b      	mov	r3, r7
 800a7d0:	f7f5 ff1a 	bl	8000608 <__aeabi_dmul>
 800a7d4:	a352      	add	r3, pc, #328	; (adr r3, 800a920 <__ieee754_log+0x350>)
 800a7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7da:	f7f5 fd5f 	bl	800029c <__adddf3>
 800a7de:	4632      	mov	r2, r6
 800a7e0:	463b      	mov	r3, r7
 800a7e2:	f7f5 ff11 	bl	8000608 <__aeabi_dmul>
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	4649      	mov	r1, r9
 800a7ec:	4640      	mov	r0, r8
 800a7ee:	f7f5 fd55 	bl	800029c <__adddf3>
 800a7f2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a7f6:	9b01      	ldr	r3, [sp, #4]
 800a7f8:	3551      	adds	r5, #81	; 0x51
 800a7fa:	431d      	orrs	r5, r3
 800a7fc:	2d00      	cmp	r5, #0
 800a7fe:	4680      	mov	r8, r0
 800a800:	4689      	mov	r9, r1
 800a802:	dd48      	ble.n	800a896 <__ieee754_log+0x2c6>
 800a804:	4b4e      	ldr	r3, [pc, #312]	; (800a940 <__ieee754_log+0x370>)
 800a806:	2200      	movs	r2, #0
 800a808:	4650      	mov	r0, sl
 800a80a:	4659      	mov	r1, fp
 800a80c:	f7f5 fefc 	bl	8000608 <__aeabi_dmul>
 800a810:	4652      	mov	r2, sl
 800a812:	465b      	mov	r3, fp
 800a814:	f7f5 fef8 	bl	8000608 <__aeabi_dmul>
 800a818:	4602      	mov	r2, r0
 800a81a:	460b      	mov	r3, r1
 800a81c:	4606      	mov	r6, r0
 800a81e:	460f      	mov	r7, r1
 800a820:	4640      	mov	r0, r8
 800a822:	4649      	mov	r1, r9
 800a824:	f7f5 fd3a 	bl	800029c <__adddf3>
 800a828:	ec53 2b18 	vmov	r2, r3, d8
 800a82c:	f7f5 feec 	bl	8000608 <__aeabi_dmul>
 800a830:	4680      	mov	r8, r0
 800a832:	4689      	mov	r9, r1
 800a834:	b964      	cbnz	r4, 800a850 <__ieee754_log+0x280>
 800a836:	4602      	mov	r2, r0
 800a838:	460b      	mov	r3, r1
 800a83a:	4630      	mov	r0, r6
 800a83c:	4639      	mov	r1, r7
 800a83e:	f7f5 fd2b 	bl	8000298 <__aeabi_dsub>
 800a842:	4602      	mov	r2, r0
 800a844:	460b      	mov	r3, r1
 800a846:	4650      	mov	r0, sl
 800a848:	4659      	mov	r1, fp
 800a84a:	f7f5 fd25 	bl	8000298 <__aeabi_dsub>
 800a84e:	e6d6      	b.n	800a5fe <__ieee754_log+0x2e>
 800a850:	a321      	add	r3, pc, #132	; (adr r3, 800a8d8 <__ieee754_log+0x308>)
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	ec51 0b19 	vmov	r0, r1, d9
 800a85a:	f7f5 fed5 	bl	8000608 <__aeabi_dmul>
 800a85e:	a320      	add	r3, pc, #128	; (adr r3, 800a8e0 <__ieee754_log+0x310>)
 800a860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a864:	4604      	mov	r4, r0
 800a866:	460d      	mov	r5, r1
 800a868:	ec51 0b19 	vmov	r0, r1, d9
 800a86c:	f7f5 fecc 	bl	8000608 <__aeabi_dmul>
 800a870:	4642      	mov	r2, r8
 800a872:	464b      	mov	r3, r9
 800a874:	f7f5 fd12 	bl	800029c <__adddf3>
 800a878:	4602      	mov	r2, r0
 800a87a:	460b      	mov	r3, r1
 800a87c:	4630      	mov	r0, r6
 800a87e:	4639      	mov	r1, r7
 800a880:	f7f5 fd0a 	bl	8000298 <__aeabi_dsub>
 800a884:	4652      	mov	r2, sl
 800a886:	465b      	mov	r3, fp
 800a888:	f7f5 fd06 	bl	8000298 <__aeabi_dsub>
 800a88c:	4602      	mov	r2, r0
 800a88e:	460b      	mov	r3, r1
 800a890:	4620      	mov	r0, r4
 800a892:	4629      	mov	r1, r5
 800a894:	e7d9      	b.n	800a84a <__ieee754_log+0x27a>
 800a896:	4602      	mov	r2, r0
 800a898:	460b      	mov	r3, r1
 800a89a:	4650      	mov	r0, sl
 800a89c:	4659      	mov	r1, fp
 800a89e:	f7f5 fcfb 	bl	8000298 <__aeabi_dsub>
 800a8a2:	ec53 2b18 	vmov	r2, r3, d8
 800a8a6:	f7f5 feaf 	bl	8000608 <__aeabi_dmul>
 800a8aa:	4606      	mov	r6, r0
 800a8ac:	460f      	mov	r7, r1
 800a8ae:	2c00      	cmp	r4, #0
 800a8b0:	f43f af23 	beq.w	800a6fa <__ieee754_log+0x12a>
 800a8b4:	a308      	add	r3, pc, #32	; (adr r3, 800a8d8 <__ieee754_log+0x308>)
 800a8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ba:	ec51 0b19 	vmov	r0, r1, d9
 800a8be:	f7f5 fea3 	bl	8000608 <__aeabi_dmul>
 800a8c2:	a307      	add	r3, pc, #28	; (adr r3, 800a8e0 <__ieee754_log+0x310>)
 800a8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c8:	4604      	mov	r4, r0
 800a8ca:	460d      	mov	r5, r1
 800a8cc:	ec51 0b19 	vmov	r0, r1, d9
 800a8d0:	e727      	b.n	800a722 <__ieee754_log+0x152>
 800a8d2:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800a928 <__ieee754_log+0x358>
 800a8d6:	e694      	b.n	800a602 <__ieee754_log+0x32>
 800a8d8:	fee00000 	.word	0xfee00000
 800a8dc:	3fe62e42 	.word	0x3fe62e42
 800a8e0:	35793c76 	.word	0x35793c76
 800a8e4:	3dea39ef 	.word	0x3dea39ef
 800a8e8:	55555555 	.word	0x55555555
 800a8ec:	3fd55555 	.word	0x3fd55555
 800a8f0:	df3e5244 	.word	0xdf3e5244
 800a8f4:	3fc2f112 	.word	0x3fc2f112
 800a8f8:	96cb03de 	.word	0x96cb03de
 800a8fc:	3fc74664 	.word	0x3fc74664
 800a900:	94229359 	.word	0x94229359
 800a904:	3fd24924 	.word	0x3fd24924
 800a908:	55555593 	.word	0x55555593
 800a90c:	3fe55555 	.word	0x3fe55555
 800a910:	d078c69f 	.word	0xd078c69f
 800a914:	3fc39a09 	.word	0x3fc39a09
 800a918:	1d8e78af 	.word	0x1d8e78af
 800a91c:	3fcc71c5 	.word	0x3fcc71c5
 800a920:	9997fa04 	.word	0x9997fa04
 800a924:	3fd99999 	.word	0x3fd99999
	...
 800a930:	c3500000 	.word	0xc3500000
 800a934:	43500000 	.word	0x43500000
 800a938:	7fefffff 	.word	0x7fefffff
 800a93c:	3ff00000 	.word	0x3ff00000
 800a940:	3fe00000 	.word	0x3fe00000

0800a944 <abort>:
 800a944:	b508      	push	{r3, lr}
 800a946:	2006      	movs	r0, #6
 800a948:	f000 fe90 	bl	800b66c <raise>
 800a94c:	2001      	movs	r0, #1
 800a94e:	f7f9 fb2f 	bl	8003fb0 <_exit>
	...

0800a954 <malloc>:
 800a954:	4b02      	ldr	r3, [pc, #8]	; (800a960 <malloc+0xc>)
 800a956:	4601      	mov	r1, r0
 800a958:	6818      	ldr	r0, [r3, #0]
 800a95a:	f000 b82b 	b.w	800a9b4 <_malloc_r>
 800a95e:	bf00      	nop
 800a960:	20000074 	.word	0x20000074

0800a964 <free>:
 800a964:	4b02      	ldr	r3, [pc, #8]	; (800a970 <free+0xc>)
 800a966:	4601      	mov	r1, r0
 800a968:	6818      	ldr	r0, [r3, #0]
 800a96a:	f001 bdab 	b.w	800c4c4 <_free_r>
 800a96e:	bf00      	nop
 800a970:	20000074 	.word	0x20000074

0800a974 <sbrk_aligned>:
 800a974:	b570      	push	{r4, r5, r6, lr}
 800a976:	4e0e      	ldr	r6, [pc, #56]	; (800a9b0 <sbrk_aligned+0x3c>)
 800a978:	460c      	mov	r4, r1
 800a97a:	6831      	ldr	r1, [r6, #0]
 800a97c:	4605      	mov	r5, r0
 800a97e:	b911      	cbnz	r1, 800a986 <sbrk_aligned+0x12>
 800a980:	f000 fec8 	bl	800b714 <_sbrk_r>
 800a984:	6030      	str	r0, [r6, #0]
 800a986:	4621      	mov	r1, r4
 800a988:	4628      	mov	r0, r5
 800a98a:	f000 fec3 	bl	800b714 <_sbrk_r>
 800a98e:	1c43      	adds	r3, r0, #1
 800a990:	d00a      	beq.n	800a9a8 <sbrk_aligned+0x34>
 800a992:	1cc4      	adds	r4, r0, #3
 800a994:	f024 0403 	bic.w	r4, r4, #3
 800a998:	42a0      	cmp	r0, r4
 800a99a:	d007      	beq.n	800a9ac <sbrk_aligned+0x38>
 800a99c:	1a21      	subs	r1, r4, r0
 800a99e:	4628      	mov	r0, r5
 800a9a0:	f000 feb8 	bl	800b714 <_sbrk_r>
 800a9a4:	3001      	adds	r0, #1
 800a9a6:	d101      	bne.n	800a9ac <sbrk_aligned+0x38>
 800a9a8:	f04f 34ff 	mov.w	r4, #4294967295
 800a9ac:	4620      	mov	r0, r4
 800a9ae:	bd70      	pop	{r4, r5, r6, pc}
 800a9b0:	200007fc 	.word	0x200007fc

0800a9b4 <_malloc_r>:
 800a9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9b8:	1ccd      	adds	r5, r1, #3
 800a9ba:	f025 0503 	bic.w	r5, r5, #3
 800a9be:	3508      	adds	r5, #8
 800a9c0:	2d0c      	cmp	r5, #12
 800a9c2:	bf38      	it	cc
 800a9c4:	250c      	movcc	r5, #12
 800a9c6:	2d00      	cmp	r5, #0
 800a9c8:	4607      	mov	r7, r0
 800a9ca:	db01      	blt.n	800a9d0 <_malloc_r+0x1c>
 800a9cc:	42a9      	cmp	r1, r5
 800a9ce:	d905      	bls.n	800a9dc <_malloc_r+0x28>
 800a9d0:	230c      	movs	r3, #12
 800a9d2:	603b      	str	r3, [r7, #0]
 800a9d4:	2600      	movs	r6, #0
 800a9d6:	4630      	mov	r0, r6
 800a9d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9dc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aab0 <_malloc_r+0xfc>
 800a9e0:	f000 f868 	bl	800aab4 <__malloc_lock>
 800a9e4:	f8d8 3000 	ldr.w	r3, [r8]
 800a9e8:	461c      	mov	r4, r3
 800a9ea:	bb5c      	cbnz	r4, 800aa44 <_malloc_r+0x90>
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	4638      	mov	r0, r7
 800a9f0:	f7ff ffc0 	bl	800a974 <sbrk_aligned>
 800a9f4:	1c43      	adds	r3, r0, #1
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	d155      	bne.n	800aaa6 <_malloc_r+0xf2>
 800a9fa:	f8d8 4000 	ldr.w	r4, [r8]
 800a9fe:	4626      	mov	r6, r4
 800aa00:	2e00      	cmp	r6, #0
 800aa02:	d145      	bne.n	800aa90 <_malloc_r+0xdc>
 800aa04:	2c00      	cmp	r4, #0
 800aa06:	d048      	beq.n	800aa9a <_malloc_r+0xe6>
 800aa08:	6823      	ldr	r3, [r4, #0]
 800aa0a:	4631      	mov	r1, r6
 800aa0c:	4638      	mov	r0, r7
 800aa0e:	eb04 0903 	add.w	r9, r4, r3
 800aa12:	f000 fe7f 	bl	800b714 <_sbrk_r>
 800aa16:	4581      	cmp	r9, r0
 800aa18:	d13f      	bne.n	800aa9a <_malloc_r+0xe6>
 800aa1a:	6821      	ldr	r1, [r4, #0]
 800aa1c:	1a6d      	subs	r5, r5, r1
 800aa1e:	4629      	mov	r1, r5
 800aa20:	4638      	mov	r0, r7
 800aa22:	f7ff ffa7 	bl	800a974 <sbrk_aligned>
 800aa26:	3001      	adds	r0, #1
 800aa28:	d037      	beq.n	800aa9a <_malloc_r+0xe6>
 800aa2a:	6823      	ldr	r3, [r4, #0]
 800aa2c:	442b      	add	r3, r5
 800aa2e:	6023      	str	r3, [r4, #0]
 800aa30:	f8d8 3000 	ldr.w	r3, [r8]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d038      	beq.n	800aaaa <_malloc_r+0xf6>
 800aa38:	685a      	ldr	r2, [r3, #4]
 800aa3a:	42a2      	cmp	r2, r4
 800aa3c:	d12b      	bne.n	800aa96 <_malloc_r+0xe2>
 800aa3e:	2200      	movs	r2, #0
 800aa40:	605a      	str	r2, [r3, #4]
 800aa42:	e00f      	b.n	800aa64 <_malloc_r+0xb0>
 800aa44:	6822      	ldr	r2, [r4, #0]
 800aa46:	1b52      	subs	r2, r2, r5
 800aa48:	d41f      	bmi.n	800aa8a <_malloc_r+0xd6>
 800aa4a:	2a0b      	cmp	r2, #11
 800aa4c:	d917      	bls.n	800aa7e <_malloc_r+0xca>
 800aa4e:	1961      	adds	r1, r4, r5
 800aa50:	42a3      	cmp	r3, r4
 800aa52:	6025      	str	r5, [r4, #0]
 800aa54:	bf18      	it	ne
 800aa56:	6059      	strne	r1, [r3, #4]
 800aa58:	6863      	ldr	r3, [r4, #4]
 800aa5a:	bf08      	it	eq
 800aa5c:	f8c8 1000 	streq.w	r1, [r8]
 800aa60:	5162      	str	r2, [r4, r5]
 800aa62:	604b      	str	r3, [r1, #4]
 800aa64:	4638      	mov	r0, r7
 800aa66:	f104 060b 	add.w	r6, r4, #11
 800aa6a:	f000 f829 	bl	800aac0 <__malloc_unlock>
 800aa6e:	f026 0607 	bic.w	r6, r6, #7
 800aa72:	1d23      	adds	r3, r4, #4
 800aa74:	1af2      	subs	r2, r6, r3
 800aa76:	d0ae      	beq.n	800a9d6 <_malloc_r+0x22>
 800aa78:	1b9b      	subs	r3, r3, r6
 800aa7a:	50a3      	str	r3, [r4, r2]
 800aa7c:	e7ab      	b.n	800a9d6 <_malloc_r+0x22>
 800aa7e:	42a3      	cmp	r3, r4
 800aa80:	6862      	ldr	r2, [r4, #4]
 800aa82:	d1dd      	bne.n	800aa40 <_malloc_r+0x8c>
 800aa84:	f8c8 2000 	str.w	r2, [r8]
 800aa88:	e7ec      	b.n	800aa64 <_malloc_r+0xb0>
 800aa8a:	4623      	mov	r3, r4
 800aa8c:	6864      	ldr	r4, [r4, #4]
 800aa8e:	e7ac      	b.n	800a9ea <_malloc_r+0x36>
 800aa90:	4634      	mov	r4, r6
 800aa92:	6876      	ldr	r6, [r6, #4]
 800aa94:	e7b4      	b.n	800aa00 <_malloc_r+0x4c>
 800aa96:	4613      	mov	r3, r2
 800aa98:	e7cc      	b.n	800aa34 <_malloc_r+0x80>
 800aa9a:	230c      	movs	r3, #12
 800aa9c:	603b      	str	r3, [r7, #0]
 800aa9e:	4638      	mov	r0, r7
 800aaa0:	f000 f80e 	bl	800aac0 <__malloc_unlock>
 800aaa4:	e797      	b.n	800a9d6 <_malloc_r+0x22>
 800aaa6:	6025      	str	r5, [r4, #0]
 800aaa8:	e7dc      	b.n	800aa64 <_malloc_r+0xb0>
 800aaaa:	605b      	str	r3, [r3, #4]
 800aaac:	deff      	udf	#255	; 0xff
 800aaae:	bf00      	nop
 800aab0:	200007f8 	.word	0x200007f8

0800aab4 <__malloc_lock>:
 800aab4:	4801      	ldr	r0, [pc, #4]	; (800aabc <__malloc_lock+0x8>)
 800aab6:	f000 be7a 	b.w	800b7ae <__retarget_lock_acquire_recursive>
 800aaba:	bf00      	nop
 800aabc:	20000940 	.word	0x20000940

0800aac0 <__malloc_unlock>:
 800aac0:	4801      	ldr	r0, [pc, #4]	; (800aac8 <__malloc_unlock+0x8>)
 800aac2:	f000 be75 	b.w	800b7b0 <__retarget_lock_release_recursive>
 800aac6:	bf00      	nop
 800aac8:	20000940 	.word	0x20000940

0800aacc <__cvt>:
 800aacc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aad0:	ec55 4b10 	vmov	r4, r5, d0
 800aad4:	2d00      	cmp	r5, #0
 800aad6:	460e      	mov	r6, r1
 800aad8:	4619      	mov	r1, r3
 800aada:	462b      	mov	r3, r5
 800aadc:	bfbb      	ittet	lt
 800aade:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aae2:	461d      	movlt	r5, r3
 800aae4:	2300      	movge	r3, #0
 800aae6:	232d      	movlt	r3, #45	; 0x2d
 800aae8:	700b      	strb	r3, [r1, #0]
 800aaea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aaf0:	4691      	mov	r9, r2
 800aaf2:	f023 0820 	bic.w	r8, r3, #32
 800aaf6:	bfbc      	itt	lt
 800aaf8:	4622      	movlt	r2, r4
 800aafa:	4614      	movlt	r4, r2
 800aafc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab00:	d005      	beq.n	800ab0e <__cvt+0x42>
 800ab02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ab06:	d100      	bne.n	800ab0a <__cvt+0x3e>
 800ab08:	3601      	adds	r6, #1
 800ab0a:	2102      	movs	r1, #2
 800ab0c:	e000      	b.n	800ab10 <__cvt+0x44>
 800ab0e:	2103      	movs	r1, #3
 800ab10:	ab03      	add	r3, sp, #12
 800ab12:	9301      	str	r3, [sp, #4]
 800ab14:	ab02      	add	r3, sp, #8
 800ab16:	9300      	str	r3, [sp, #0]
 800ab18:	ec45 4b10 	vmov	d0, r4, r5
 800ab1c:	4653      	mov	r3, sl
 800ab1e:	4632      	mov	r2, r6
 800ab20:	f000 fede 	bl	800b8e0 <_dtoa_r>
 800ab24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ab28:	4607      	mov	r7, r0
 800ab2a:	d102      	bne.n	800ab32 <__cvt+0x66>
 800ab2c:	f019 0f01 	tst.w	r9, #1
 800ab30:	d022      	beq.n	800ab78 <__cvt+0xac>
 800ab32:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab36:	eb07 0906 	add.w	r9, r7, r6
 800ab3a:	d110      	bne.n	800ab5e <__cvt+0x92>
 800ab3c:	783b      	ldrb	r3, [r7, #0]
 800ab3e:	2b30      	cmp	r3, #48	; 0x30
 800ab40:	d10a      	bne.n	800ab58 <__cvt+0x8c>
 800ab42:	2200      	movs	r2, #0
 800ab44:	2300      	movs	r3, #0
 800ab46:	4620      	mov	r0, r4
 800ab48:	4629      	mov	r1, r5
 800ab4a:	f7f5 ffc5 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab4e:	b918      	cbnz	r0, 800ab58 <__cvt+0x8c>
 800ab50:	f1c6 0601 	rsb	r6, r6, #1
 800ab54:	f8ca 6000 	str.w	r6, [sl]
 800ab58:	f8da 3000 	ldr.w	r3, [sl]
 800ab5c:	4499      	add	r9, r3
 800ab5e:	2200      	movs	r2, #0
 800ab60:	2300      	movs	r3, #0
 800ab62:	4620      	mov	r0, r4
 800ab64:	4629      	mov	r1, r5
 800ab66:	f7f5 ffb7 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab6a:	b108      	cbz	r0, 800ab70 <__cvt+0xa4>
 800ab6c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ab70:	2230      	movs	r2, #48	; 0x30
 800ab72:	9b03      	ldr	r3, [sp, #12]
 800ab74:	454b      	cmp	r3, r9
 800ab76:	d307      	bcc.n	800ab88 <__cvt+0xbc>
 800ab78:	9b03      	ldr	r3, [sp, #12]
 800ab7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab7c:	1bdb      	subs	r3, r3, r7
 800ab7e:	4638      	mov	r0, r7
 800ab80:	6013      	str	r3, [r2, #0]
 800ab82:	b004      	add	sp, #16
 800ab84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab88:	1c59      	adds	r1, r3, #1
 800ab8a:	9103      	str	r1, [sp, #12]
 800ab8c:	701a      	strb	r2, [r3, #0]
 800ab8e:	e7f0      	b.n	800ab72 <__cvt+0xa6>

0800ab90 <__exponent>:
 800ab90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab92:	4603      	mov	r3, r0
 800ab94:	2900      	cmp	r1, #0
 800ab96:	bfb8      	it	lt
 800ab98:	4249      	neglt	r1, r1
 800ab9a:	f803 2b02 	strb.w	r2, [r3], #2
 800ab9e:	bfb4      	ite	lt
 800aba0:	222d      	movlt	r2, #45	; 0x2d
 800aba2:	222b      	movge	r2, #43	; 0x2b
 800aba4:	2909      	cmp	r1, #9
 800aba6:	7042      	strb	r2, [r0, #1]
 800aba8:	dd2a      	ble.n	800ac00 <__exponent+0x70>
 800abaa:	f10d 0207 	add.w	r2, sp, #7
 800abae:	4617      	mov	r7, r2
 800abb0:	260a      	movs	r6, #10
 800abb2:	4694      	mov	ip, r2
 800abb4:	fb91 f5f6 	sdiv	r5, r1, r6
 800abb8:	fb06 1415 	mls	r4, r6, r5, r1
 800abbc:	3430      	adds	r4, #48	; 0x30
 800abbe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800abc2:	460c      	mov	r4, r1
 800abc4:	2c63      	cmp	r4, #99	; 0x63
 800abc6:	f102 32ff 	add.w	r2, r2, #4294967295
 800abca:	4629      	mov	r1, r5
 800abcc:	dcf1      	bgt.n	800abb2 <__exponent+0x22>
 800abce:	3130      	adds	r1, #48	; 0x30
 800abd0:	f1ac 0402 	sub.w	r4, ip, #2
 800abd4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800abd8:	1c41      	adds	r1, r0, #1
 800abda:	4622      	mov	r2, r4
 800abdc:	42ba      	cmp	r2, r7
 800abde:	d30a      	bcc.n	800abf6 <__exponent+0x66>
 800abe0:	f10d 0209 	add.w	r2, sp, #9
 800abe4:	eba2 020c 	sub.w	r2, r2, ip
 800abe8:	42bc      	cmp	r4, r7
 800abea:	bf88      	it	hi
 800abec:	2200      	movhi	r2, #0
 800abee:	4413      	add	r3, r2
 800abf0:	1a18      	subs	r0, r3, r0
 800abf2:	b003      	add	sp, #12
 800abf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abf6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800abfa:	f801 5f01 	strb.w	r5, [r1, #1]!
 800abfe:	e7ed      	b.n	800abdc <__exponent+0x4c>
 800ac00:	2330      	movs	r3, #48	; 0x30
 800ac02:	3130      	adds	r1, #48	; 0x30
 800ac04:	7083      	strb	r3, [r0, #2]
 800ac06:	70c1      	strb	r1, [r0, #3]
 800ac08:	1d03      	adds	r3, r0, #4
 800ac0a:	e7f1      	b.n	800abf0 <__exponent+0x60>

0800ac0c <_printf_float>:
 800ac0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac10:	ed2d 8b02 	vpush	{d8}
 800ac14:	b08d      	sub	sp, #52	; 0x34
 800ac16:	460c      	mov	r4, r1
 800ac18:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ac1c:	4616      	mov	r6, r2
 800ac1e:	461f      	mov	r7, r3
 800ac20:	4605      	mov	r5, r0
 800ac22:	f000 fd2b 	bl	800b67c <_localeconv_r>
 800ac26:	f8d0 a000 	ldr.w	sl, [r0]
 800ac2a:	4650      	mov	r0, sl
 800ac2c:	f7f5 fb28 	bl	8000280 <strlen>
 800ac30:	2300      	movs	r3, #0
 800ac32:	930a      	str	r3, [sp, #40]	; 0x28
 800ac34:	6823      	ldr	r3, [r4, #0]
 800ac36:	9305      	str	r3, [sp, #20]
 800ac38:	f8d8 3000 	ldr.w	r3, [r8]
 800ac3c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ac40:	3307      	adds	r3, #7
 800ac42:	f023 0307 	bic.w	r3, r3, #7
 800ac46:	f103 0208 	add.w	r2, r3, #8
 800ac4a:	f8c8 2000 	str.w	r2, [r8]
 800ac4e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac56:	9307      	str	r3, [sp, #28]
 800ac58:	f8cd 8018 	str.w	r8, [sp, #24]
 800ac5c:	ee08 0a10 	vmov	s16, r0
 800ac60:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800ac64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac68:	4b9e      	ldr	r3, [pc, #632]	; (800aee4 <_printf_float+0x2d8>)
 800ac6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ac6e:	f7f5 ff65 	bl	8000b3c <__aeabi_dcmpun>
 800ac72:	bb88      	cbnz	r0, 800acd8 <_printf_float+0xcc>
 800ac74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac78:	4b9a      	ldr	r3, [pc, #616]	; (800aee4 <_printf_float+0x2d8>)
 800ac7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ac7e:	f7f5 ff3f 	bl	8000b00 <__aeabi_dcmple>
 800ac82:	bb48      	cbnz	r0, 800acd8 <_printf_float+0xcc>
 800ac84:	2200      	movs	r2, #0
 800ac86:	2300      	movs	r3, #0
 800ac88:	4640      	mov	r0, r8
 800ac8a:	4649      	mov	r1, r9
 800ac8c:	f7f5 ff2e 	bl	8000aec <__aeabi_dcmplt>
 800ac90:	b110      	cbz	r0, 800ac98 <_printf_float+0x8c>
 800ac92:	232d      	movs	r3, #45	; 0x2d
 800ac94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac98:	4a93      	ldr	r2, [pc, #588]	; (800aee8 <_printf_float+0x2dc>)
 800ac9a:	4b94      	ldr	r3, [pc, #592]	; (800aeec <_printf_float+0x2e0>)
 800ac9c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800aca0:	bf94      	ite	ls
 800aca2:	4690      	movls	r8, r2
 800aca4:	4698      	movhi	r8, r3
 800aca6:	2303      	movs	r3, #3
 800aca8:	6123      	str	r3, [r4, #16]
 800acaa:	9b05      	ldr	r3, [sp, #20]
 800acac:	f023 0304 	bic.w	r3, r3, #4
 800acb0:	6023      	str	r3, [r4, #0]
 800acb2:	f04f 0900 	mov.w	r9, #0
 800acb6:	9700      	str	r7, [sp, #0]
 800acb8:	4633      	mov	r3, r6
 800acba:	aa0b      	add	r2, sp, #44	; 0x2c
 800acbc:	4621      	mov	r1, r4
 800acbe:	4628      	mov	r0, r5
 800acc0:	f000 f9da 	bl	800b078 <_printf_common>
 800acc4:	3001      	adds	r0, #1
 800acc6:	f040 8090 	bne.w	800adea <_printf_float+0x1de>
 800acca:	f04f 30ff 	mov.w	r0, #4294967295
 800acce:	b00d      	add	sp, #52	; 0x34
 800acd0:	ecbd 8b02 	vpop	{d8}
 800acd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acd8:	4642      	mov	r2, r8
 800acda:	464b      	mov	r3, r9
 800acdc:	4640      	mov	r0, r8
 800acde:	4649      	mov	r1, r9
 800ace0:	f7f5 ff2c 	bl	8000b3c <__aeabi_dcmpun>
 800ace4:	b140      	cbz	r0, 800acf8 <_printf_float+0xec>
 800ace6:	464b      	mov	r3, r9
 800ace8:	2b00      	cmp	r3, #0
 800acea:	bfbc      	itt	lt
 800acec:	232d      	movlt	r3, #45	; 0x2d
 800acee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800acf2:	4a7f      	ldr	r2, [pc, #508]	; (800aef0 <_printf_float+0x2e4>)
 800acf4:	4b7f      	ldr	r3, [pc, #508]	; (800aef4 <_printf_float+0x2e8>)
 800acf6:	e7d1      	b.n	800ac9c <_printf_float+0x90>
 800acf8:	6863      	ldr	r3, [r4, #4]
 800acfa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800acfe:	9206      	str	r2, [sp, #24]
 800ad00:	1c5a      	adds	r2, r3, #1
 800ad02:	d13f      	bne.n	800ad84 <_printf_float+0x178>
 800ad04:	2306      	movs	r3, #6
 800ad06:	6063      	str	r3, [r4, #4]
 800ad08:	9b05      	ldr	r3, [sp, #20]
 800ad0a:	6861      	ldr	r1, [r4, #4]
 800ad0c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ad10:	2300      	movs	r3, #0
 800ad12:	9303      	str	r3, [sp, #12]
 800ad14:	ab0a      	add	r3, sp, #40	; 0x28
 800ad16:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ad1a:	ab09      	add	r3, sp, #36	; 0x24
 800ad1c:	ec49 8b10 	vmov	d0, r8, r9
 800ad20:	9300      	str	r3, [sp, #0]
 800ad22:	6022      	str	r2, [r4, #0]
 800ad24:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ad28:	4628      	mov	r0, r5
 800ad2a:	f7ff fecf 	bl	800aacc <__cvt>
 800ad2e:	9b06      	ldr	r3, [sp, #24]
 800ad30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad32:	2b47      	cmp	r3, #71	; 0x47
 800ad34:	4680      	mov	r8, r0
 800ad36:	d108      	bne.n	800ad4a <_printf_float+0x13e>
 800ad38:	1cc8      	adds	r0, r1, #3
 800ad3a:	db02      	blt.n	800ad42 <_printf_float+0x136>
 800ad3c:	6863      	ldr	r3, [r4, #4]
 800ad3e:	4299      	cmp	r1, r3
 800ad40:	dd41      	ble.n	800adc6 <_printf_float+0x1ba>
 800ad42:	f1ab 0302 	sub.w	r3, fp, #2
 800ad46:	fa5f fb83 	uxtb.w	fp, r3
 800ad4a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad4e:	d820      	bhi.n	800ad92 <_printf_float+0x186>
 800ad50:	3901      	subs	r1, #1
 800ad52:	465a      	mov	r2, fp
 800ad54:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ad58:	9109      	str	r1, [sp, #36]	; 0x24
 800ad5a:	f7ff ff19 	bl	800ab90 <__exponent>
 800ad5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad60:	1813      	adds	r3, r2, r0
 800ad62:	2a01      	cmp	r2, #1
 800ad64:	4681      	mov	r9, r0
 800ad66:	6123      	str	r3, [r4, #16]
 800ad68:	dc02      	bgt.n	800ad70 <_printf_float+0x164>
 800ad6a:	6822      	ldr	r2, [r4, #0]
 800ad6c:	07d2      	lsls	r2, r2, #31
 800ad6e:	d501      	bpl.n	800ad74 <_printf_float+0x168>
 800ad70:	3301      	adds	r3, #1
 800ad72:	6123      	str	r3, [r4, #16]
 800ad74:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d09c      	beq.n	800acb6 <_printf_float+0xaa>
 800ad7c:	232d      	movs	r3, #45	; 0x2d
 800ad7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad82:	e798      	b.n	800acb6 <_printf_float+0xaa>
 800ad84:	9a06      	ldr	r2, [sp, #24]
 800ad86:	2a47      	cmp	r2, #71	; 0x47
 800ad88:	d1be      	bne.n	800ad08 <_printf_float+0xfc>
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1bc      	bne.n	800ad08 <_printf_float+0xfc>
 800ad8e:	2301      	movs	r3, #1
 800ad90:	e7b9      	b.n	800ad06 <_printf_float+0xfa>
 800ad92:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ad96:	d118      	bne.n	800adca <_printf_float+0x1be>
 800ad98:	2900      	cmp	r1, #0
 800ad9a:	6863      	ldr	r3, [r4, #4]
 800ad9c:	dd0b      	ble.n	800adb6 <_printf_float+0x1aa>
 800ad9e:	6121      	str	r1, [r4, #16]
 800ada0:	b913      	cbnz	r3, 800ada8 <_printf_float+0x19c>
 800ada2:	6822      	ldr	r2, [r4, #0]
 800ada4:	07d0      	lsls	r0, r2, #31
 800ada6:	d502      	bpl.n	800adae <_printf_float+0x1a2>
 800ada8:	3301      	adds	r3, #1
 800adaa:	440b      	add	r3, r1
 800adac:	6123      	str	r3, [r4, #16]
 800adae:	65a1      	str	r1, [r4, #88]	; 0x58
 800adb0:	f04f 0900 	mov.w	r9, #0
 800adb4:	e7de      	b.n	800ad74 <_printf_float+0x168>
 800adb6:	b913      	cbnz	r3, 800adbe <_printf_float+0x1b2>
 800adb8:	6822      	ldr	r2, [r4, #0]
 800adba:	07d2      	lsls	r2, r2, #31
 800adbc:	d501      	bpl.n	800adc2 <_printf_float+0x1b6>
 800adbe:	3302      	adds	r3, #2
 800adc0:	e7f4      	b.n	800adac <_printf_float+0x1a0>
 800adc2:	2301      	movs	r3, #1
 800adc4:	e7f2      	b.n	800adac <_printf_float+0x1a0>
 800adc6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800adca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adcc:	4299      	cmp	r1, r3
 800adce:	db05      	blt.n	800addc <_printf_float+0x1d0>
 800add0:	6823      	ldr	r3, [r4, #0]
 800add2:	6121      	str	r1, [r4, #16]
 800add4:	07d8      	lsls	r0, r3, #31
 800add6:	d5ea      	bpl.n	800adae <_printf_float+0x1a2>
 800add8:	1c4b      	adds	r3, r1, #1
 800adda:	e7e7      	b.n	800adac <_printf_float+0x1a0>
 800addc:	2900      	cmp	r1, #0
 800adde:	bfd4      	ite	le
 800ade0:	f1c1 0202 	rsble	r2, r1, #2
 800ade4:	2201      	movgt	r2, #1
 800ade6:	4413      	add	r3, r2
 800ade8:	e7e0      	b.n	800adac <_printf_float+0x1a0>
 800adea:	6823      	ldr	r3, [r4, #0]
 800adec:	055a      	lsls	r2, r3, #21
 800adee:	d407      	bmi.n	800ae00 <_printf_float+0x1f4>
 800adf0:	6923      	ldr	r3, [r4, #16]
 800adf2:	4642      	mov	r2, r8
 800adf4:	4631      	mov	r1, r6
 800adf6:	4628      	mov	r0, r5
 800adf8:	47b8      	blx	r7
 800adfa:	3001      	adds	r0, #1
 800adfc:	d12c      	bne.n	800ae58 <_printf_float+0x24c>
 800adfe:	e764      	b.n	800acca <_printf_float+0xbe>
 800ae00:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae04:	f240 80e0 	bls.w	800afc8 <_printf_float+0x3bc>
 800ae08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	2300      	movs	r3, #0
 800ae10:	f7f5 fe62 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae14:	2800      	cmp	r0, #0
 800ae16:	d034      	beq.n	800ae82 <_printf_float+0x276>
 800ae18:	4a37      	ldr	r2, [pc, #220]	; (800aef8 <_printf_float+0x2ec>)
 800ae1a:	2301      	movs	r3, #1
 800ae1c:	4631      	mov	r1, r6
 800ae1e:	4628      	mov	r0, r5
 800ae20:	47b8      	blx	r7
 800ae22:	3001      	adds	r0, #1
 800ae24:	f43f af51 	beq.w	800acca <_printf_float+0xbe>
 800ae28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ae2c:	429a      	cmp	r2, r3
 800ae2e:	db02      	blt.n	800ae36 <_printf_float+0x22a>
 800ae30:	6823      	ldr	r3, [r4, #0]
 800ae32:	07d8      	lsls	r0, r3, #31
 800ae34:	d510      	bpl.n	800ae58 <_printf_float+0x24c>
 800ae36:	ee18 3a10 	vmov	r3, s16
 800ae3a:	4652      	mov	r2, sl
 800ae3c:	4631      	mov	r1, r6
 800ae3e:	4628      	mov	r0, r5
 800ae40:	47b8      	blx	r7
 800ae42:	3001      	adds	r0, #1
 800ae44:	f43f af41 	beq.w	800acca <_printf_float+0xbe>
 800ae48:	f04f 0800 	mov.w	r8, #0
 800ae4c:	f104 091a 	add.w	r9, r4, #26
 800ae50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae52:	3b01      	subs	r3, #1
 800ae54:	4543      	cmp	r3, r8
 800ae56:	dc09      	bgt.n	800ae6c <_printf_float+0x260>
 800ae58:	6823      	ldr	r3, [r4, #0]
 800ae5a:	079b      	lsls	r3, r3, #30
 800ae5c:	f100 8107 	bmi.w	800b06e <_printf_float+0x462>
 800ae60:	68e0      	ldr	r0, [r4, #12]
 800ae62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae64:	4298      	cmp	r0, r3
 800ae66:	bfb8      	it	lt
 800ae68:	4618      	movlt	r0, r3
 800ae6a:	e730      	b.n	800acce <_printf_float+0xc2>
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	464a      	mov	r2, r9
 800ae70:	4631      	mov	r1, r6
 800ae72:	4628      	mov	r0, r5
 800ae74:	47b8      	blx	r7
 800ae76:	3001      	adds	r0, #1
 800ae78:	f43f af27 	beq.w	800acca <_printf_float+0xbe>
 800ae7c:	f108 0801 	add.w	r8, r8, #1
 800ae80:	e7e6      	b.n	800ae50 <_printf_float+0x244>
 800ae82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	dc39      	bgt.n	800aefc <_printf_float+0x2f0>
 800ae88:	4a1b      	ldr	r2, [pc, #108]	; (800aef8 <_printf_float+0x2ec>)
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	4631      	mov	r1, r6
 800ae8e:	4628      	mov	r0, r5
 800ae90:	47b8      	blx	r7
 800ae92:	3001      	adds	r0, #1
 800ae94:	f43f af19 	beq.w	800acca <_printf_float+0xbe>
 800ae98:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	d102      	bne.n	800aea6 <_printf_float+0x29a>
 800aea0:	6823      	ldr	r3, [r4, #0]
 800aea2:	07d9      	lsls	r1, r3, #31
 800aea4:	d5d8      	bpl.n	800ae58 <_printf_float+0x24c>
 800aea6:	ee18 3a10 	vmov	r3, s16
 800aeaa:	4652      	mov	r2, sl
 800aeac:	4631      	mov	r1, r6
 800aeae:	4628      	mov	r0, r5
 800aeb0:	47b8      	blx	r7
 800aeb2:	3001      	adds	r0, #1
 800aeb4:	f43f af09 	beq.w	800acca <_printf_float+0xbe>
 800aeb8:	f04f 0900 	mov.w	r9, #0
 800aebc:	f104 0a1a 	add.w	sl, r4, #26
 800aec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aec2:	425b      	negs	r3, r3
 800aec4:	454b      	cmp	r3, r9
 800aec6:	dc01      	bgt.n	800aecc <_printf_float+0x2c0>
 800aec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeca:	e792      	b.n	800adf2 <_printf_float+0x1e6>
 800aecc:	2301      	movs	r3, #1
 800aece:	4652      	mov	r2, sl
 800aed0:	4631      	mov	r1, r6
 800aed2:	4628      	mov	r0, r5
 800aed4:	47b8      	blx	r7
 800aed6:	3001      	adds	r0, #1
 800aed8:	f43f aef7 	beq.w	800acca <_printf_float+0xbe>
 800aedc:	f109 0901 	add.w	r9, r9, #1
 800aee0:	e7ee      	b.n	800aec0 <_printf_float+0x2b4>
 800aee2:	bf00      	nop
 800aee4:	7fefffff 	.word	0x7fefffff
 800aee8:	0800e21c 	.word	0x0800e21c
 800aeec:	0800e220 	.word	0x0800e220
 800aef0:	0800e224 	.word	0x0800e224
 800aef4:	0800e228 	.word	0x0800e228
 800aef8:	0800e22c 	.word	0x0800e22c
 800aefc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aefe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af00:	429a      	cmp	r2, r3
 800af02:	bfa8      	it	ge
 800af04:	461a      	movge	r2, r3
 800af06:	2a00      	cmp	r2, #0
 800af08:	4691      	mov	r9, r2
 800af0a:	dc37      	bgt.n	800af7c <_printf_float+0x370>
 800af0c:	f04f 0b00 	mov.w	fp, #0
 800af10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af14:	f104 021a 	add.w	r2, r4, #26
 800af18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af1a:	9305      	str	r3, [sp, #20]
 800af1c:	eba3 0309 	sub.w	r3, r3, r9
 800af20:	455b      	cmp	r3, fp
 800af22:	dc33      	bgt.n	800af8c <_printf_float+0x380>
 800af24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af28:	429a      	cmp	r2, r3
 800af2a:	db3b      	blt.n	800afa4 <_printf_float+0x398>
 800af2c:	6823      	ldr	r3, [r4, #0]
 800af2e:	07da      	lsls	r2, r3, #31
 800af30:	d438      	bmi.n	800afa4 <_printf_float+0x398>
 800af32:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800af36:	eba2 0903 	sub.w	r9, r2, r3
 800af3a:	9b05      	ldr	r3, [sp, #20]
 800af3c:	1ad2      	subs	r2, r2, r3
 800af3e:	4591      	cmp	r9, r2
 800af40:	bfa8      	it	ge
 800af42:	4691      	movge	r9, r2
 800af44:	f1b9 0f00 	cmp.w	r9, #0
 800af48:	dc35      	bgt.n	800afb6 <_printf_float+0x3aa>
 800af4a:	f04f 0800 	mov.w	r8, #0
 800af4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af52:	f104 0a1a 	add.w	sl, r4, #26
 800af56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af5a:	1a9b      	subs	r3, r3, r2
 800af5c:	eba3 0309 	sub.w	r3, r3, r9
 800af60:	4543      	cmp	r3, r8
 800af62:	f77f af79 	ble.w	800ae58 <_printf_float+0x24c>
 800af66:	2301      	movs	r3, #1
 800af68:	4652      	mov	r2, sl
 800af6a:	4631      	mov	r1, r6
 800af6c:	4628      	mov	r0, r5
 800af6e:	47b8      	blx	r7
 800af70:	3001      	adds	r0, #1
 800af72:	f43f aeaa 	beq.w	800acca <_printf_float+0xbe>
 800af76:	f108 0801 	add.w	r8, r8, #1
 800af7a:	e7ec      	b.n	800af56 <_printf_float+0x34a>
 800af7c:	4613      	mov	r3, r2
 800af7e:	4631      	mov	r1, r6
 800af80:	4642      	mov	r2, r8
 800af82:	4628      	mov	r0, r5
 800af84:	47b8      	blx	r7
 800af86:	3001      	adds	r0, #1
 800af88:	d1c0      	bne.n	800af0c <_printf_float+0x300>
 800af8a:	e69e      	b.n	800acca <_printf_float+0xbe>
 800af8c:	2301      	movs	r3, #1
 800af8e:	4631      	mov	r1, r6
 800af90:	4628      	mov	r0, r5
 800af92:	9205      	str	r2, [sp, #20]
 800af94:	47b8      	blx	r7
 800af96:	3001      	adds	r0, #1
 800af98:	f43f ae97 	beq.w	800acca <_printf_float+0xbe>
 800af9c:	9a05      	ldr	r2, [sp, #20]
 800af9e:	f10b 0b01 	add.w	fp, fp, #1
 800afa2:	e7b9      	b.n	800af18 <_printf_float+0x30c>
 800afa4:	ee18 3a10 	vmov	r3, s16
 800afa8:	4652      	mov	r2, sl
 800afaa:	4631      	mov	r1, r6
 800afac:	4628      	mov	r0, r5
 800afae:	47b8      	blx	r7
 800afb0:	3001      	adds	r0, #1
 800afb2:	d1be      	bne.n	800af32 <_printf_float+0x326>
 800afb4:	e689      	b.n	800acca <_printf_float+0xbe>
 800afb6:	9a05      	ldr	r2, [sp, #20]
 800afb8:	464b      	mov	r3, r9
 800afba:	4442      	add	r2, r8
 800afbc:	4631      	mov	r1, r6
 800afbe:	4628      	mov	r0, r5
 800afc0:	47b8      	blx	r7
 800afc2:	3001      	adds	r0, #1
 800afc4:	d1c1      	bne.n	800af4a <_printf_float+0x33e>
 800afc6:	e680      	b.n	800acca <_printf_float+0xbe>
 800afc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afca:	2a01      	cmp	r2, #1
 800afcc:	dc01      	bgt.n	800afd2 <_printf_float+0x3c6>
 800afce:	07db      	lsls	r3, r3, #31
 800afd0:	d53a      	bpl.n	800b048 <_printf_float+0x43c>
 800afd2:	2301      	movs	r3, #1
 800afd4:	4642      	mov	r2, r8
 800afd6:	4631      	mov	r1, r6
 800afd8:	4628      	mov	r0, r5
 800afda:	47b8      	blx	r7
 800afdc:	3001      	adds	r0, #1
 800afde:	f43f ae74 	beq.w	800acca <_printf_float+0xbe>
 800afe2:	ee18 3a10 	vmov	r3, s16
 800afe6:	4652      	mov	r2, sl
 800afe8:	4631      	mov	r1, r6
 800afea:	4628      	mov	r0, r5
 800afec:	47b8      	blx	r7
 800afee:	3001      	adds	r0, #1
 800aff0:	f43f ae6b 	beq.w	800acca <_printf_float+0xbe>
 800aff4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aff8:	2200      	movs	r2, #0
 800affa:	2300      	movs	r3, #0
 800affc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b000:	f7f5 fd6a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b004:	b9d8      	cbnz	r0, 800b03e <_printf_float+0x432>
 800b006:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b00a:	f108 0201 	add.w	r2, r8, #1
 800b00e:	4631      	mov	r1, r6
 800b010:	4628      	mov	r0, r5
 800b012:	47b8      	blx	r7
 800b014:	3001      	adds	r0, #1
 800b016:	d10e      	bne.n	800b036 <_printf_float+0x42a>
 800b018:	e657      	b.n	800acca <_printf_float+0xbe>
 800b01a:	2301      	movs	r3, #1
 800b01c:	4652      	mov	r2, sl
 800b01e:	4631      	mov	r1, r6
 800b020:	4628      	mov	r0, r5
 800b022:	47b8      	blx	r7
 800b024:	3001      	adds	r0, #1
 800b026:	f43f ae50 	beq.w	800acca <_printf_float+0xbe>
 800b02a:	f108 0801 	add.w	r8, r8, #1
 800b02e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b030:	3b01      	subs	r3, #1
 800b032:	4543      	cmp	r3, r8
 800b034:	dcf1      	bgt.n	800b01a <_printf_float+0x40e>
 800b036:	464b      	mov	r3, r9
 800b038:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b03c:	e6da      	b.n	800adf4 <_printf_float+0x1e8>
 800b03e:	f04f 0800 	mov.w	r8, #0
 800b042:	f104 0a1a 	add.w	sl, r4, #26
 800b046:	e7f2      	b.n	800b02e <_printf_float+0x422>
 800b048:	2301      	movs	r3, #1
 800b04a:	4642      	mov	r2, r8
 800b04c:	e7df      	b.n	800b00e <_printf_float+0x402>
 800b04e:	2301      	movs	r3, #1
 800b050:	464a      	mov	r2, r9
 800b052:	4631      	mov	r1, r6
 800b054:	4628      	mov	r0, r5
 800b056:	47b8      	blx	r7
 800b058:	3001      	adds	r0, #1
 800b05a:	f43f ae36 	beq.w	800acca <_printf_float+0xbe>
 800b05e:	f108 0801 	add.w	r8, r8, #1
 800b062:	68e3      	ldr	r3, [r4, #12]
 800b064:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b066:	1a5b      	subs	r3, r3, r1
 800b068:	4543      	cmp	r3, r8
 800b06a:	dcf0      	bgt.n	800b04e <_printf_float+0x442>
 800b06c:	e6f8      	b.n	800ae60 <_printf_float+0x254>
 800b06e:	f04f 0800 	mov.w	r8, #0
 800b072:	f104 0919 	add.w	r9, r4, #25
 800b076:	e7f4      	b.n	800b062 <_printf_float+0x456>

0800b078 <_printf_common>:
 800b078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b07c:	4616      	mov	r6, r2
 800b07e:	4699      	mov	r9, r3
 800b080:	688a      	ldr	r2, [r1, #8]
 800b082:	690b      	ldr	r3, [r1, #16]
 800b084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b088:	4293      	cmp	r3, r2
 800b08a:	bfb8      	it	lt
 800b08c:	4613      	movlt	r3, r2
 800b08e:	6033      	str	r3, [r6, #0]
 800b090:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b094:	4607      	mov	r7, r0
 800b096:	460c      	mov	r4, r1
 800b098:	b10a      	cbz	r2, 800b09e <_printf_common+0x26>
 800b09a:	3301      	adds	r3, #1
 800b09c:	6033      	str	r3, [r6, #0]
 800b09e:	6823      	ldr	r3, [r4, #0]
 800b0a0:	0699      	lsls	r1, r3, #26
 800b0a2:	bf42      	ittt	mi
 800b0a4:	6833      	ldrmi	r3, [r6, #0]
 800b0a6:	3302      	addmi	r3, #2
 800b0a8:	6033      	strmi	r3, [r6, #0]
 800b0aa:	6825      	ldr	r5, [r4, #0]
 800b0ac:	f015 0506 	ands.w	r5, r5, #6
 800b0b0:	d106      	bne.n	800b0c0 <_printf_common+0x48>
 800b0b2:	f104 0a19 	add.w	sl, r4, #25
 800b0b6:	68e3      	ldr	r3, [r4, #12]
 800b0b8:	6832      	ldr	r2, [r6, #0]
 800b0ba:	1a9b      	subs	r3, r3, r2
 800b0bc:	42ab      	cmp	r3, r5
 800b0be:	dc26      	bgt.n	800b10e <_printf_common+0x96>
 800b0c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b0c4:	1e13      	subs	r3, r2, #0
 800b0c6:	6822      	ldr	r2, [r4, #0]
 800b0c8:	bf18      	it	ne
 800b0ca:	2301      	movne	r3, #1
 800b0cc:	0692      	lsls	r2, r2, #26
 800b0ce:	d42b      	bmi.n	800b128 <_printf_common+0xb0>
 800b0d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b0d4:	4649      	mov	r1, r9
 800b0d6:	4638      	mov	r0, r7
 800b0d8:	47c0      	blx	r8
 800b0da:	3001      	adds	r0, #1
 800b0dc:	d01e      	beq.n	800b11c <_printf_common+0xa4>
 800b0de:	6823      	ldr	r3, [r4, #0]
 800b0e0:	6922      	ldr	r2, [r4, #16]
 800b0e2:	f003 0306 	and.w	r3, r3, #6
 800b0e6:	2b04      	cmp	r3, #4
 800b0e8:	bf02      	ittt	eq
 800b0ea:	68e5      	ldreq	r5, [r4, #12]
 800b0ec:	6833      	ldreq	r3, [r6, #0]
 800b0ee:	1aed      	subeq	r5, r5, r3
 800b0f0:	68a3      	ldr	r3, [r4, #8]
 800b0f2:	bf0c      	ite	eq
 800b0f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0f8:	2500      	movne	r5, #0
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	bfc4      	itt	gt
 800b0fe:	1a9b      	subgt	r3, r3, r2
 800b100:	18ed      	addgt	r5, r5, r3
 800b102:	2600      	movs	r6, #0
 800b104:	341a      	adds	r4, #26
 800b106:	42b5      	cmp	r5, r6
 800b108:	d11a      	bne.n	800b140 <_printf_common+0xc8>
 800b10a:	2000      	movs	r0, #0
 800b10c:	e008      	b.n	800b120 <_printf_common+0xa8>
 800b10e:	2301      	movs	r3, #1
 800b110:	4652      	mov	r2, sl
 800b112:	4649      	mov	r1, r9
 800b114:	4638      	mov	r0, r7
 800b116:	47c0      	blx	r8
 800b118:	3001      	adds	r0, #1
 800b11a:	d103      	bne.n	800b124 <_printf_common+0xac>
 800b11c:	f04f 30ff 	mov.w	r0, #4294967295
 800b120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b124:	3501      	adds	r5, #1
 800b126:	e7c6      	b.n	800b0b6 <_printf_common+0x3e>
 800b128:	18e1      	adds	r1, r4, r3
 800b12a:	1c5a      	adds	r2, r3, #1
 800b12c:	2030      	movs	r0, #48	; 0x30
 800b12e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b132:	4422      	add	r2, r4
 800b134:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b138:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b13c:	3302      	adds	r3, #2
 800b13e:	e7c7      	b.n	800b0d0 <_printf_common+0x58>
 800b140:	2301      	movs	r3, #1
 800b142:	4622      	mov	r2, r4
 800b144:	4649      	mov	r1, r9
 800b146:	4638      	mov	r0, r7
 800b148:	47c0      	blx	r8
 800b14a:	3001      	adds	r0, #1
 800b14c:	d0e6      	beq.n	800b11c <_printf_common+0xa4>
 800b14e:	3601      	adds	r6, #1
 800b150:	e7d9      	b.n	800b106 <_printf_common+0x8e>
	...

0800b154 <_printf_i>:
 800b154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b158:	7e0f      	ldrb	r7, [r1, #24]
 800b15a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b15c:	2f78      	cmp	r7, #120	; 0x78
 800b15e:	4691      	mov	r9, r2
 800b160:	4680      	mov	r8, r0
 800b162:	460c      	mov	r4, r1
 800b164:	469a      	mov	sl, r3
 800b166:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b16a:	d807      	bhi.n	800b17c <_printf_i+0x28>
 800b16c:	2f62      	cmp	r7, #98	; 0x62
 800b16e:	d80a      	bhi.n	800b186 <_printf_i+0x32>
 800b170:	2f00      	cmp	r7, #0
 800b172:	f000 80d4 	beq.w	800b31e <_printf_i+0x1ca>
 800b176:	2f58      	cmp	r7, #88	; 0x58
 800b178:	f000 80c0 	beq.w	800b2fc <_printf_i+0x1a8>
 800b17c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b180:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b184:	e03a      	b.n	800b1fc <_printf_i+0xa8>
 800b186:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b18a:	2b15      	cmp	r3, #21
 800b18c:	d8f6      	bhi.n	800b17c <_printf_i+0x28>
 800b18e:	a101      	add	r1, pc, #4	; (adr r1, 800b194 <_printf_i+0x40>)
 800b190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b194:	0800b1ed 	.word	0x0800b1ed
 800b198:	0800b201 	.word	0x0800b201
 800b19c:	0800b17d 	.word	0x0800b17d
 800b1a0:	0800b17d 	.word	0x0800b17d
 800b1a4:	0800b17d 	.word	0x0800b17d
 800b1a8:	0800b17d 	.word	0x0800b17d
 800b1ac:	0800b201 	.word	0x0800b201
 800b1b0:	0800b17d 	.word	0x0800b17d
 800b1b4:	0800b17d 	.word	0x0800b17d
 800b1b8:	0800b17d 	.word	0x0800b17d
 800b1bc:	0800b17d 	.word	0x0800b17d
 800b1c0:	0800b305 	.word	0x0800b305
 800b1c4:	0800b22d 	.word	0x0800b22d
 800b1c8:	0800b2bf 	.word	0x0800b2bf
 800b1cc:	0800b17d 	.word	0x0800b17d
 800b1d0:	0800b17d 	.word	0x0800b17d
 800b1d4:	0800b327 	.word	0x0800b327
 800b1d8:	0800b17d 	.word	0x0800b17d
 800b1dc:	0800b22d 	.word	0x0800b22d
 800b1e0:	0800b17d 	.word	0x0800b17d
 800b1e4:	0800b17d 	.word	0x0800b17d
 800b1e8:	0800b2c7 	.word	0x0800b2c7
 800b1ec:	682b      	ldr	r3, [r5, #0]
 800b1ee:	1d1a      	adds	r2, r3, #4
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	602a      	str	r2, [r5, #0]
 800b1f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	e09f      	b.n	800b340 <_printf_i+0x1ec>
 800b200:	6820      	ldr	r0, [r4, #0]
 800b202:	682b      	ldr	r3, [r5, #0]
 800b204:	0607      	lsls	r7, r0, #24
 800b206:	f103 0104 	add.w	r1, r3, #4
 800b20a:	6029      	str	r1, [r5, #0]
 800b20c:	d501      	bpl.n	800b212 <_printf_i+0xbe>
 800b20e:	681e      	ldr	r6, [r3, #0]
 800b210:	e003      	b.n	800b21a <_printf_i+0xc6>
 800b212:	0646      	lsls	r6, r0, #25
 800b214:	d5fb      	bpl.n	800b20e <_printf_i+0xba>
 800b216:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b21a:	2e00      	cmp	r6, #0
 800b21c:	da03      	bge.n	800b226 <_printf_i+0xd2>
 800b21e:	232d      	movs	r3, #45	; 0x2d
 800b220:	4276      	negs	r6, r6
 800b222:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b226:	485a      	ldr	r0, [pc, #360]	; (800b390 <_printf_i+0x23c>)
 800b228:	230a      	movs	r3, #10
 800b22a:	e012      	b.n	800b252 <_printf_i+0xfe>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	6820      	ldr	r0, [r4, #0]
 800b230:	1d19      	adds	r1, r3, #4
 800b232:	6029      	str	r1, [r5, #0]
 800b234:	0605      	lsls	r5, r0, #24
 800b236:	d501      	bpl.n	800b23c <_printf_i+0xe8>
 800b238:	681e      	ldr	r6, [r3, #0]
 800b23a:	e002      	b.n	800b242 <_printf_i+0xee>
 800b23c:	0641      	lsls	r1, r0, #25
 800b23e:	d5fb      	bpl.n	800b238 <_printf_i+0xe4>
 800b240:	881e      	ldrh	r6, [r3, #0]
 800b242:	4853      	ldr	r0, [pc, #332]	; (800b390 <_printf_i+0x23c>)
 800b244:	2f6f      	cmp	r7, #111	; 0x6f
 800b246:	bf0c      	ite	eq
 800b248:	2308      	moveq	r3, #8
 800b24a:	230a      	movne	r3, #10
 800b24c:	2100      	movs	r1, #0
 800b24e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b252:	6865      	ldr	r5, [r4, #4]
 800b254:	60a5      	str	r5, [r4, #8]
 800b256:	2d00      	cmp	r5, #0
 800b258:	bfa2      	ittt	ge
 800b25a:	6821      	ldrge	r1, [r4, #0]
 800b25c:	f021 0104 	bicge.w	r1, r1, #4
 800b260:	6021      	strge	r1, [r4, #0]
 800b262:	b90e      	cbnz	r6, 800b268 <_printf_i+0x114>
 800b264:	2d00      	cmp	r5, #0
 800b266:	d04b      	beq.n	800b300 <_printf_i+0x1ac>
 800b268:	4615      	mov	r5, r2
 800b26a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b26e:	fb03 6711 	mls	r7, r3, r1, r6
 800b272:	5dc7      	ldrb	r7, [r0, r7]
 800b274:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b278:	4637      	mov	r7, r6
 800b27a:	42bb      	cmp	r3, r7
 800b27c:	460e      	mov	r6, r1
 800b27e:	d9f4      	bls.n	800b26a <_printf_i+0x116>
 800b280:	2b08      	cmp	r3, #8
 800b282:	d10b      	bne.n	800b29c <_printf_i+0x148>
 800b284:	6823      	ldr	r3, [r4, #0]
 800b286:	07de      	lsls	r6, r3, #31
 800b288:	d508      	bpl.n	800b29c <_printf_i+0x148>
 800b28a:	6923      	ldr	r3, [r4, #16]
 800b28c:	6861      	ldr	r1, [r4, #4]
 800b28e:	4299      	cmp	r1, r3
 800b290:	bfde      	ittt	le
 800b292:	2330      	movle	r3, #48	; 0x30
 800b294:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b298:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b29c:	1b52      	subs	r2, r2, r5
 800b29e:	6122      	str	r2, [r4, #16]
 800b2a0:	f8cd a000 	str.w	sl, [sp]
 800b2a4:	464b      	mov	r3, r9
 800b2a6:	aa03      	add	r2, sp, #12
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	4640      	mov	r0, r8
 800b2ac:	f7ff fee4 	bl	800b078 <_printf_common>
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	d14a      	bne.n	800b34a <_printf_i+0x1f6>
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	b004      	add	sp, #16
 800b2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	f043 0320 	orr.w	r3, r3, #32
 800b2c4:	6023      	str	r3, [r4, #0]
 800b2c6:	4833      	ldr	r0, [pc, #204]	; (800b394 <_printf_i+0x240>)
 800b2c8:	2778      	movs	r7, #120	; 0x78
 800b2ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b2ce:	6823      	ldr	r3, [r4, #0]
 800b2d0:	6829      	ldr	r1, [r5, #0]
 800b2d2:	061f      	lsls	r7, r3, #24
 800b2d4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b2d8:	d402      	bmi.n	800b2e0 <_printf_i+0x18c>
 800b2da:	065f      	lsls	r7, r3, #25
 800b2dc:	bf48      	it	mi
 800b2de:	b2b6      	uxthmi	r6, r6
 800b2e0:	07df      	lsls	r7, r3, #31
 800b2e2:	bf48      	it	mi
 800b2e4:	f043 0320 	orrmi.w	r3, r3, #32
 800b2e8:	6029      	str	r1, [r5, #0]
 800b2ea:	bf48      	it	mi
 800b2ec:	6023      	strmi	r3, [r4, #0]
 800b2ee:	b91e      	cbnz	r6, 800b2f8 <_printf_i+0x1a4>
 800b2f0:	6823      	ldr	r3, [r4, #0]
 800b2f2:	f023 0320 	bic.w	r3, r3, #32
 800b2f6:	6023      	str	r3, [r4, #0]
 800b2f8:	2310      	movs	r3, #16
 800b2fa:	e7a7      	b.n	800b24c <_printf_i+0xf8>
 800b2fc:	4824      	ldr	r0, [pc, #144]	; (800b390 <_printf_i+0x23c>)
 800b2fe:	e7e4      	b.n	800b2ca <_printf_i+0x176>
 800b300:	4615      	mov	r5, r2
 800b302:	e7bd      	b.n	800b280 <_printf_i+0x12c>
 800b304:	682b      	ldr	r3, [r5, #0]
 800b306:	6826      	ldr	r6, [r4, #0]
 800b308:	6961      	ldr	r1, [r4, #20]
 800b30a:	1d18      	adds	r0, r3, #4
 800b30c:	6028      	str	r0, [r5, #0]
 800b30e:	0635      	lsls	r5, r6, #24
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	d501      	bpl.n	800b318 <_printf_i+0x1c4>
 800b314:	6019      	str	r1, [r3, #0]
 800b316:	e002      	b.n	800b31e <_printf_i+0x1ca>
 800b318:	0670      	lsls	r0, r6, #25
 800b31a:	d5fb      	bpl.n	800b314 <_printf_i+0x1c0>
 800b31c:	8019      	strh	r1, [r3, #0]
 800b31e:	2300      	movs	r3, #0
 800b320:	6123      	str	r3, [r4, #16]
 800b322:	4615      	mov	r5, r2
 800b324:	e7bc      	b.n	800b2a0 <_printf_i+0x14c>
 800b326:	682b      	ldr	r3, [r5, #0]
 800b328:	1d1a      	adds	r2, r3, #4
 800b32a:	602a      	str	r2, [r5, #0]
 800b32c:	681d      	ldr	r5, [r3, #0]
 800b32e:	6862      	ldr	r2, [r4, #4]
 800b330:	2100      	movs	r1, #0
 800b332:	4628      	mov	r0, r5
 800b334:	f7f4 ff54 	bl	80001e0 <memchr>
 800b338:	b108      	cbz	r0, 800b33e <_printf_i+0x1ea>
 800b33a:	1b40      	subs	r0, r0, r5
 800b33c:	6060      	str	r0, [r4, #4]
 800b33e:	6863      	ldr	r3, [r4, #4]
 800b340:	6123      	str	r3, [r4, #16]
 800b342:	2300      	movs	r3, #0
 800b344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b348:	e7aa      	b.n	800b2a0 <_printf_i+0x14c>
 800b34a:	6923      	ldr	r3, [r4, #16]
 800b34c:	462a      	mov	r2, r5
 800b34e:	4649      	mov	r1, r9
 800b350:	4640      	mov	r0, r8
 800b352:	47d0      	blx	sl
 800b354:	3001      	adds	r0, #1
 800b356:	d0ad      	beq.n	800b2b4 <_printf_i+0x160>
 800b358:	6823      	ldr	r3, [r4, #0]
 800b35a:	079b      	lsls	r3, r3, #30
 800b35c:	d413      	bmi.n	800b386 <_printf_i+0x232>
 800b35e:	68e0      	ldr	r0, [r4, #12]
 800b360:	9b03      	ldr	r3, [sp, #12]
 800b362:	4298      	cmp	r0, r3
 800b364:	bfb8      	it	lt
 800b366:	4618      	movlt	r0, r3
 800b368:	e7a6      	b.n	800b2b8 <_printf_i+0x164>
 800b36a:	2301      	movs	r3, #1
 800b36c:	4632      	mov	r2, r6
 800b36e:	4649      	mov	r1, r9
 800b370:	4640      	mov	r0, r8
 800b372:	47d0      	blx	sl
 800b374:	3001      	adds	r0, #1
 800b376:	d09d      	beq.n	800b2b4 <_printf_i+0x160>
 800b378:	3501      	adds	r5, #1
 800b37a:	68e3      	ldr	r3, [r4, #12]
 800b37c:	9903      	ldr	r1, [sp, #12]
 800b37e:	1a5b      	subs	r3, r3, r1
 800b380:	42ab      	cmp	r3, r5
 800b382:	dcf2      	bgt.n	800b36a <_printf_i+0x216>
 800b384:	e7eb      	b.n	800b35e <_printf_i+0x20a>
 800b386:	2500      	movs	r5, #0
 800b388:	f104 0619 	add.w	r6, r4, #25
 800b38c:	e7f5      	b.n	800b37a <_printf_i+0x226>
 800b38e:	bf00      	nop
 800b390:	0800e22e 	.word	0x0800e22e
 800b394:	0800e23f 	.word	0x0800e23f

0800b398 <std>:
 800b398:	2300      	movs	r3, #0
 800b39a:	b510      	push	{r4, lr}
 800b39c:	4604      	mov	r4, r0
 800b39e:	e9c0 3300 	strd	r3, r3, [r0]
 800b3a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b3a6:	6083      	str	r3, [r0, #8]
 800b3a8:	8181      	strh	r1, [r0, #12]
 800b3aa:	6643      	str	r3, [r0, #100]	; 0x64
 800b3ac:	81c2      	strh	r2, [r0, #14]
 800b3ae:	6183      	str	r3, [r0, #24]
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	2208      	movs	r2, #8
 800b3b4:	305c      	adds	r0, #92	; 0x5c
 800b3b6:	f000 f928 	bl	800b60a <memset>
 800b3ba:	4b0d      	ldr	r3, [pc, #52]	; (800b3f0 <std+0x58>)
 800b3bc:	6263      	str	r3, [r4, #36]	; 0x24
 800b3be:	4b0d      	ldr	r3, [pc, #52]	; (800b3f4 <std+0x5c>)
 800b3c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b3c2:	4b0d      	ldr	r3, [pc, #52]	; (800b3f8 <std+0x60>)
 800b3c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b3c6:	4b0d      	ldr	r3, [pc, #52]	; (800b3fc <std+0x64>)
 800b3c8:	6323      	str	r3, [r4, #48]	; 0x30
 800b3ca:	4b0d      	ldr	r3, [pc, #52]	; (800b400 <std+0x68>)
 800b3cc:	6224      	str	r4, [r4, #32]
 800b3ce:	429c      	cmp	r4, r3
 800b3d0:	d006      	beq.n	800b3e0 <std+0x48>
 800b3d2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b3d6:	4294      	cmp	r4, r2
 800b3d8:	d002      	beq.n	800b3e0 <std+0x48>
 800b3da:	33d0      	adds	r3, #208	; 0xd0
 800b3dc:	429c      	cmp	r4, r3
 800b3de:	d105      	bne.n	800b3ec <std+0x54>
 800b3e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b3e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3e8:	f000 b9e0 	b.w	800b7ac <__retarget_lock_init_recursive>
 800b3ec:	bd10      	pop	{r4, pc}
 800b3ee:	bf00      	nop
 800b3f0:	0800b585 	.word	0x0800b585
 800b3f4:	0800b5a7 	.word	0x0800b5a7
 800b3f8:	0800b5df 	.word	0x0800b5df
 800b3fc:	0800b603 	.word	0x0800b603
 800b400:	20000800 	.word	0x20000800

0800b404 <stdio_exit_handler>:
 800b404:	4a02      	ldr	r2, [pc, #8]	; (800b410 <stdio_exit_handler+0xc>)
 800b406:	4903      	ldr	r1, [pc, #12]	; (800b414 <stdio_exit_handler+0x10>)
 800b408:	4803      	ldr	r0, [pc, #12]	; (800b418 <stdio_exit_handler+0x14>)
 800b40a:	f000 b869 	b.w	800b4e0 <_fwalk_sglue>
 800b40e:	bf00      	nop
 800b410:	2000001c 	.word	0x2000001c
 800b414:	0800d011 	.word	0x0800d011
 800b418:	20000028 	.word	0x20000028

0800b41c <cleanup_stdio>:
 800b41c:	6841      	ldr	r1, [r0, #4]
 800b41e:	4b0c      	ldr	r3, [pc, #48]	; (800b450 <cleanup_stdio+0x34>)
 800b420:	4299      	cmp	r1, r3
 800b422:	b510      	push	{r4, lr}
 800b424:	4604      	mov	r4, r0
 800b426:	d001      	beq.n	800b42c <cleanup_stdio+0x10>
 800b428:	f001 fdf2 	bl	800d010 <_fflush_r>
 800b42c:	68a1      	ldr	r1, [r4, #8]
 800b42e:	4b09      	ldr	r3, [pc, #36]	; (800b454 <cleanup_stdio+0x38>)
 800b430:	4299      	cmp	r1, r3
 800b432:	d002      	beq.n	800b43a <cleanup_stdio+0x1e>
 800b434:	4620      	mov	r0, r4
 800b436:	f001 fdeb 	bl	800d010 <_fflush_r>
 800b43a:	68e1      	ldr	r1, [r4, #12]
 800b43c:	4b06      	ldr	r3, [pc, #24]	; (800b458 <cleanup_stdio+0x3c>)
 800b43e:	4299      	cmp	r1, r3
 800b440:	d004      	beq.n	800b44c <cleanup_stdio+0x30>
 800b442:	4620      	mov	r0, r4
 800b444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b448:	f001 bde2 	b.w	800d010 <_fflush_r>
 800b44c:	bd10      	pop	{r4, pc}
 800b44e:	bf00      	nop
 800b450:	20000800 	.word	0x20000800
 800b454:	20000868 	.word	0x20000868
 800b458:	200008d0 	.word	0x200008d0

0800b45c <global_stdio_init.part.0>:
 800b45c:	b510      	push	{r4, lr}
 800b45e:	4b0b      	ldr	r3, [pc, #44]	; (800b48c <global_stdio_init.part.0+0x30>)
 800b460:	4c0b      	ldr	r4, [pc, #44]	; (800b490 <global_stdio_init.part.0+0x34>)
 800b462:	4a0c      	ldr	r2, [pc, #48]	; (800b494 <global_stdio_init.part.0+0x38>)
 800b464:	601a      	str	r2, [r3, #0]
 800b466:	4620      	mov	r0, r4
 800b468:	2200      	movs	r2, #0
 800b46a:	2104      	movs	r1, #4
 800b46c:	f7ff ff94 	bl	800b398 <std>
 800b470:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b474:	2201      	movs	r2, #1
 800b476:	2109      	movs	r1, #9
 800b478:	f7ff ff8e 	bl	800b398 <std>
 800b47c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b480:	2202      	movs	r2, #2
 800b482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b486:	2112      	movs	r1, #18
 800b488:	f7ff bf86 	b.w	800b398 <std>
 800b48c:	20000938 	.word	0x20000938
 800b490:	20000800 	.word	0x20000800
 800b494:	0800b405 	.word	0x0800b405

0800b498 <__sfp_lock_acquire>:
 800b498:	4801      	ldr	r0, [pc, #4]	; (800b4a0 <__sfp_lock_acquire+0x8>)
 800b49a:	f000 b988 	b.w	800b7ae <__retarget_lock_acquire_recursive>
 800b49e:	bf00      	nop
 800b4a0:	20000941 	.word	0x20000941

0800b4a4 <__sfp_lock_release>:
 800b4a4:	4801      	ldr	r0, [pc, #4]	; (800b4ac <__sfp_lock_release+0x8>)
 800b4a6:	f000 b983 	b.w	800b7b0 <__retarget_lock_release_recursive>
 800b4aa:	bf00      	nop
 800b4ac:	20000941 	.word	0x20000941

0800b4b0 <__sinit>:
 800b4b0:	b510      	push	{r4, lr}
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	f7ff fff0 	bl	800b498 <__sfp_lock_acquire>
 800b4b8:	6a23      	ldr	r3, [r4, #32]
 800b4ba:	b11b      	cbz	r3, 800b4c4 <__sinit+0x14>
 800b4bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4c0:	f7ff bff0 	b.w	800b4a4 <__sfp_lock_release>
 800b4c4:	4b04      	ldr	r3, [pc, #16]	; (800b4d8 <__sinit+0x28>)
 800b4c6:	6223      	str	r3, [r4, #32]
 800b4c8:	4b04      	ldr	r3, [pc, #16]	; (800b4dc <__sinit+0x2c>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d1f5      	bne.n	800b4bc <__sinit+0xc>
 800b4d0:	f7ff ffc4 	bl	800b45c <global_stdio_init.part.0>
 800b4d4:	e7f2      	b.n	800b4bc <__sinit+0xc>
 800b4d6:	bf00      	nop
 800b4d8:	0800b41d 	.word	0x0800b41d
 800b4dc:	20000938 	.word	0x20000938

0800b4e0 <_fwalk_sglue>:
 800b4e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4e4:	4607      	mov	r7, r0
 800b4e6:	4688      	mov	r8, r1
 800b4e8:	4614      	mov	r4, r2
 800b4ea:	2600      	movs	r6, #0
 800b4ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4f0:	f1b9 0901 	subs.w	r9, r9, #1
 800b4f4:	d505      	bpl.n	800b502 <_fwalk_sglue+0x22>
 800b4f6:	6824      	ldr	r4, [r4, #0]
 800b4f8:	2c00      	cmp	r4, #0
 800b4fa:	d1f7      	bne.n	800b4ec <_fwalk_sglue+0xc>
 800b4fc:	4630      	mov	r0, r6
 800b4fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b502:	89ab      	ldrh	r3, [r5, #12]
 800b504:	2b01      	cmp	r3, #1
 800b506:	d907      	bls.n	800b518 <_fwalk_sglue+0x38>
 800b508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b50c:	3301      	adds	r3, #1
 800b50e:	d003      	beq.n	800b518 <_fwalk_sglue+0x38>
 800b510:	4629      	mov	r1, r5
 800b512:	4638      	mov	r0, r7
 800b514:	47c0      	blx	r8
 800b516:	4306      	orrs	r6, r0
 800b518:	3568      	adds	r5, #104	; 0x68
 800b51a:	e7e9      	b.n	800b4f0 <_fwalk_sglue+0x10>

0800b51c <sniprintf>:
 800b51c:	b40c      	push	{r2, r3}
 800b51e:	b530      	push	{r4, r5, lr}
 800b520:	4b17      	ldr	r3, [pc, #92]	; (800b580 <sniprintf+0x64>)
 800b522:	1e0c      	subs	r4, r1, #0
 800b524:	681d      	ldr	r5, [r3, #0]
 800b526:	b09d      	sub	sp, #116	; 0x74
 800b528:	da08      	bge.n	800b53c <sniprintf+0x20>
 800b52a:	238b      	movs	r3, #139	; 0x8b
 800b52c:	602b      	str	r3, [r5, #0]
 800b52e:	f04f 30ff 	mov.w	r0, #4294967295
 800b532:	b01d      	add	sp, #116	; 0x74
 800b534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b538:	b002      	add	sp, #8
 800b53a:	4770      	bx	lr
 800b53c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b540:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b544:	bf14      	ite	ne
 800b546:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b54a:	4623      	moveq	r3, r4
 800b54c:	9304      	str	r3, [sp, #16]
 800b54e:	9307      	str	r3, [sp, #28]
 800b550:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b554:	9002      	str	r0, [sp, #8]
 800b556:	9006      	str	r0, [sp, #24]
 800b558:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b55c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b55e:	ab21      	add	r3, sp, #132	; 0x84
 800b560:	a902      	add	r1, sp, #8
 800b562:	4628      	mov	r0, r5
 800b564:	9301      	str	r3, [sp, #4]
 800b566:	f001 fbcf 	bl	800cd08 <_svfiprintf_r>
 800b56a:	1c43      	adds	r3, r0, #1
 800b56c:	bfbc      	itt	lt
 800b56e:	238b      	movlt	r3, #139	; 0x8b
 800b570:	602b      	strlt	r3, [r5, #0]
 800b572:	2c00      	cmp	r4, #0
 800b574:	d0dd      	beq.n	800b532 <sniprintf+0x16>
 800b576:	9b02      	ldr	r3, [sp, #8]
 800b578:	2200      	movs	r2, #0
 800b57a:	701a      	strb	r2, [r3, #0]
 800b57c:	e7d9      	b.n	800b532 <sniprintf+0x16>
 800b57e:	bf00      	nop
 800b580:	20000074 	.word	0x20000074

0800b584 <__sread>:
 800b584:	b510      	push	{r4, lr}
 800b586:	460c      	mov	r4, r1
 800b588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b58c:	f000 f89c 	bl	800b6c8 <_read_r>
 800b590:	2800      	cmp	r0, #0
 800b592:	bfab      	itete	ge
 800b594:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b596:	89a3      	ldrhlt	r3, [r4, #12]
 800b598:	181b      	addge	r3, r3, r0
 800b59a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b59e:	bfac      	ite	ge
 800b5a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b5a2:	81a3      	strhlt	r3, [r4, #12]
 800b5a4:	bd10      	pop	{r4, pc}

0800b5a6 <__swrite>:
 800b5a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5aa:	461f      	mov	r7, r3
 800b5ac:	898b      	ldrh	r3, [r1, #12]
 800b5ae:	05db      	lsls	r3, r3, #23
 800b5b0:	4605      	mov	r5, r0
 800b5b2:	460c      	mov	r4, r1
 800b5b4:	4616      	mov	r6, r2
 800b5b6:	d505      	bpl.n	800b5c4 <__swrite+0x1e>
 800b5b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5bc:	2302      	movs	r3, #2
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f000 f870 	bl	800b6a4 <_lseek_r>
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5ce:	81a3      	strh	r3, [r4, #12]
 800b5d0:	4632      	mov	r2, r6
 800b5d2:	463b      	mov	r3, r7
 800b5d4:	4628      	mov	r0, r5
 800b5d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5da:	f000 b8ab 	b.w	800b734 <_write_r>

0800b5de <__sseek>:
 800b5de:	b510      	push	{r4, lr}
 800b5e0:	460c      	mov	r4, r1
 800b5e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5e6:	f000 f85d 	bl	800b6a4 <_lseek_r>
 800b5ea:	1c43      	adds	r3, r0, #1
 800b5ec:	89a3      	ldrh	r3, [r4, #12]
 800b5ee:	bf15      	itete	ne
 800b5f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b5f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b5f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b5fa:	81a3      	strheq	r3, [r4, #12]
 800b5fc:	bf18      	it	ne
 800b5fe:	81a3      	strhne	r3, [r4, #12]
 800b600:	bd10      	pop	{r4, pc}

0800b602 <__sclose>:
 800b602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b606:	f000 b83d 	b.w	800b684 <_close_r>

0800b60a <memset>:
 800b60a:	4402      	add	r2, r0
 800b60c:	4603      	mov	r3, r0
 800b60e:	4293      	cmp	r3, r2
 800b610:	d100      	bne.n	800b614 <memset+0xa>
 800b612:	4770      	bx	lr
 800b614:	f803 1b01 	strb.w	r1, [r3], #1
 800b618:	e7f9      	b.n	800b60e <memset+0x4>

0800b61a <_raise_r>:
 800b61a:	291f      	cmp	r1, #31
 800b61c:	b538      	push	{r3, r4, r5, lr}
 800b61e:	4604      	mov	r4, r0
 800b620:	460d      	mov	r5, r1
 800b622:	d904      	bls.n	800b62e <_raise_r+0x14>
 800b624:	2316      	movs	r3, #22
 800b626:	6003      	str	r3, [r0, #0]
 800b628:	f04f 30ff 	mov.w	r0, #4294967295
 800b62c:	bd38      	pop	{r3, r4, r5, pc}
 800b62e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b630:	b112      	cbz	r2, 800b638 <_raise_r+0x1e>
 800b632:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b636:	b94b      	cbnz	r3, 800b64c <_raise_r+0x32>
 800b638:	4620      	mov	r0, r4
 800b63a:	f000 f869 	bl	800b710 <_getpid_r>
 800b63e:	462a      	mov	r2, r5
 800b640:	4601      	mov	r1, r0
 800b642:	4620      	mov	r0, r4
 800b644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b648:	f000 b850 	b.w	800b6ec <_kill_r>
 800b64c:	2b01      	cmp	r3, #1
 800b64e:	d00a      	beq.n	800b666 <_raise_r+0x4c>
 800b650:	1c59      	adds	r1, r3, #1
 800b652:	d103      	bne.n	800b65c <_raise_r+0x42>
 800b654:	2316      	movs	r3, #22
 800b656:	6003      	str	r3, [r0, #0]
 800b658:	2001      	movs	r0, #1
 800b65a:	e7e7      	b.n	800b62c <_raise_r+0x12>
 800b65c:	2400      	movs	r4, #0
 800b65e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b662:	4628      	mov	r0, r5
 800b664:	4798      	blx	r3
 800b666:	2000      	movs	r0, #0
 800b668:	e7e0      	b.n	800b62c <_raise_r+0x12>
	...

0800b66c <raise>:
 800b66c:	4b02      	ldr	r3, [pc, #8]	; (800b678 <raise+0xc>)
 800b66e:	4601      	mov	r1, r0
 800b670:	6818      	ldr	r0, [r3, #0]
 800b672:	f7ff bfd2 	b.w	800b61a <_raise_r>
 800b676:	bf00      	nop
 800b678:	20000074 	.word	0x20000074

0800b67c <_localeconv_r>:
 800b67c:	4800      	ldr	r0, [pc, #0]	; (800b680 <_localeconv_r+0x4>)
 800b67e:	4770      	bx	lr
 800b680:	20000168 	.word	0x20000168

0800b684 <_close_r>:
 800b684:	b538      	push	{r3, r4, r5, lr}
 800b686:	4d06      	ldr	r5, [pc, #24]	; (800b6a0 <_close_r+0x1c>)
 800b688:	2300      	movs	r3, #0
 800b68a:	4604      	mov	r4, r0
 800b68c:	4608      	mov	r0, r1
 800b68e:	602b      	str	r3, [r5, #0]
 800b690:	f7f8 fcd1 	bl	8004036 <_close>
 800b694:	1c43      	adds	r3, r0, #1
 800b696:	d102      	bne.n	800b69e <_close_r+0x1a>
 800b698:	682b      	ldr	r3, [r5, #0]
 800b69a:	b103      	cbz	r3, 800b69e <_close_r+0x1a>
 800b69c:	6023      	str	r3, [r4, #0]
 800b69e:	bd38      	pop	{r3, r4, r5, pc}
 800b6a0:	2000093c 	.word	0x2000093c

0800b6a4 <_lseek_r>:
 800b6a4:	b538      	push	{r3, r4, r5, lr}
 800b6a6:	4d07      	ldr	r5, [pc, #28]	; (800b6c4 <_lseek_r+0x20>)
 800b6a8:	4604      	mov	r4, r0
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	602a      	str	r2, [r5, #0]
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	f7f8 fce6 	bl	8004084 <_lseek>
 800b6b8:	1c43      	adds	r3, r0, #1
 800b6ba:	d102      	bne.n	800b6c2 <_lseek_r+0x1e>
 800b6bc:	682b      	ldr	r3, [r5, #0]
 800b6be:	b103      	cbz	r3, 800b6c2 <_lseek_r+0x1e>
 800b6c0:	6023      	str	r3, [r4, #0]
 800b6c2:	bd38      	pop	{r3, r4, r5, pc}
 800b6c4:	2000093c 	.word	0x2000093c

0800b6c8 <_read_r>:
 800b6c8:	b538      	push	{r3, r4, r5, lr}
 800b6ca:	4d07      	ldr	r5, [pc, #28]	; (800b6e8 <_read_r+0x20>)
 800b6cc:	4604      	mov	r4, r0
 800b6ce:	4608      	mov	r0, r1
 800b6d0:	4611      	mov	r1, r2
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	602a      	str	r2, [r5, #0]
 800b6d6:	461a      	mov	r2, r3
 800b6d8:	f7f8 fc74 	bl	8003fc4 <_read>
 800b6dc:	1c43      	adds	r3, r0, #1
 800b6de:	d102      	bne.n	800b6e6 <_read_r+0x1e>
 800b6e0:	682b      	ldr	r3, [r5, #0]
 800b6e2:	b103      	cbz	r3, 800b6e6 <_read_r+0x1e>
 800b6e4:	6023      	str	r3, [r4, #0]
 800b6e6:	bd38      	pop	{r3, r4, r5, pc}
 800b6e8:	2000093c 	.word	0x2000093c

0800b6ec <_kill_r>:
 800b6ec:	b538      	push	{r3, r4, r5, lr}
 800b6ee:	4d07      	ldr	r5, [pc, #28]	; (800b70c <_kill_r+0x20>)
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	4611      	mov	r1, r2
 800b6f8:	602b      	str	r3, [r5, #0]
 800b6fa:	f7f8 fc49 	bl	8003f90 <_kill>
 800b6fe:	1c43      	adds	r3, r0, #1
 800b700:	d102      	bne.n	800b708 <_kill_r+0x1c>
 800b702:	682b      	ldr	r3, [r5, #0]
 800b704:	b103      	cbz	r3, 800b708 <_kill_r+0x1c>
 800b706:	6023      	str	r3, [r4, #0]
 800b708:	bd38      	pop	{r3, r4, r5, pc}
 800b70a:	bf00      	nop
 800b70c:	2000093c 	.word	0x2000093c

0800b710 <_getpid_r>:
 800b710:	f7f8 bc36 	b.w	8003f80 <_getpid>

0800b714 <_sbrk_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4d06      	ldr	r5, [pc, #24]	; (800b730 <_sbrk_r+0x1c>)
 800b718:	2300      	movs	r3, #0
 800b71a:	4604      	mov	r4, r0
 800b71c:	4608      	mov	r0, r1
 800b71e:	602b      	str	r3, [r5, #0]
 800b720:	f7f8 fcbe 	bl	80040a0 <_sbrk>
 800b724:	1c43      	adds	r3, r0, #1
 800b726:	d102      	bne.n	800b72e <_sbrk_r+0x1a>
 800b728:	682b      	ldr	r3, [r5, #0]
 800b72a:	b103      	cbz	r3, 800b72e <_sbrk_r+0x1a>
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	bd38      	pop	{r3, r4, r5, pc}
 800b730:	2000093c 	.word	0x2000093c

0800b734 <_write_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4d07      	ldr	r5, [pc, #28]	; (800b754 <_write_r+0x20>)
 800b738:	4604      	mov	r4, r0
 800b73a:	4608      	mov	r0, r1
 800b73c:	4611      	mov	r1, r2
 800b73e:	2200      	movs	r2, #0
 800b740:	602a      	str	r2, [r5, #0]
 800b742:	461a      	mov	r2, r3
 800b744:	f7f8 fc5b 	bl	8003ffe <_write>
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	d102      	bne.n	800b752 <_write_r+0x1e>
 800b74c:	682b      	ldr	r3, [r5, #0]
 800b74e:	b103      	cbz	r3, 800b752 <_write_r+0x1e>
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	2000093c 	.word	0x2000093c

0800b758 <__errno>:
 800b758:	4b01      	ldr	r3, [pc, #4]	; (800b760 <__errno+0x8>)
 800b75a:	6818      	ldr	r0, [r3, #0]
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop
 800b760:	20000074 	.word	0x20000074

0800b764 <__libc_init_array>:
 800b764:	b570      	push	{r4, r5, r6, lr}
 800b766:	4d0d      	ldr	r5, [pc, #52]	; (800b79c <__libc_init_array+0x38>)
 800b768:	4c0d      	ldr	r4, [pc, #52]	; (800b7a0 <__libc_init_array+0x3c>)
 800b76a:	1b64      	subs	r4, r4, r5
 800b76c:	10a4      	asrs	r4, r4, #2
 800b76e:	2600      	movs	r6, #0
 800b770:	42a6      	cmp	r6, r4
 800b772:	d109      	bne.n	800b788 <__libc_init_array+0x24>
 800b774:	4d0b      	ldr	r5, [pc, #44]	; (800b7a4 <__libc_init_array+0x40>)
 800b776:	4c0c      	ldr	r4, [pc, #48]	; (800b7a8 <__libc_init_array+0x44>)
 800b778:	f001 ff86 	bl	800d688 <_init>
 800b77c:	1b64      	subs	r4, r4, r5
 800b77e:	10a4      	asrs	r4, r4, #2
 800b780:	2600      	movs	r6, #0
 800b782:	42a6      	cmp	r6, r4
 800b784:	d105      	bne.n	800b792 <__libc_init_array+0x2e>
 800b786:	bd70      	pop	{r4, r5, r6, pc}
 800b788:	f855 3b04 	ldr.w	r3, [r5], #4
 800b78c:	4798      	blx	r3
 800b78e:	3601      	adds	r6, #1
 800b790:	e7ee      	b.n	800b770 <__libc_init_array+0xc>
 800b792:	f855 3b04 	ldr.w	r3, [r5], #4
 800b796:	4798      	blx	r3
 800b798:	3601      	adds	r6, #1
 800b79a:	e7f2      	b.n	800b782 <__libc_init_array+0x1e>
 800b79c:	0800e58c 	.word	0x0800e58c
 800b7a0:	0800e58c 	.word	0x0800e58c
 800b7a4:	0800e58c 	.word	0x0800e58c
 800b7a8:	0800e590 	.word	0x0800e590

0800b7ac <__retarget_lock_init_recursive>:
 800b7ac:	4770      	bx	lr

0800b7ae <__retarget_lock_acquire_recursive>:
 800b7ae:	4770      	bx	lr

0800b7b0 <__retarget_lock_release_recursive>:
 800b7b0:	4770      	bx	lr

0800b7b2 <memcpy>:
 800b7b2:	440a      	add	r2, r1
 800b7b4:	4291      	cmp	r1, r2
 800b7b6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7ba:	d100      	bne.n	800b7be <memcpy+0xc>
 800b7bc:	4770      	bx	lr
 800b7be:	b510      	push	{r4, lr}
 800b7c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7c8:	4291      	cmp	r1, r2
 800b7ca:	d1f9      	bne.n	800b7c0 <memcpy+0xe>
 800b7cc:	bd10      	pop	{r4, pc}

0800b7ce <quorem>:
 800b7ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d2:	6903      	ldr	r3, [r0, #16]
 800b7d4:	690c      	ldr	r4, [r1, #16]
 800b7d6:	42a3      	cmp	r3, r4
 800b7d8:	4607      	mov	r7, r0
 800b7da:	db7e      	blt.n	800b8da <quorem+0x10c>
 800b7dc:	3c01      	subs	r4, #1
 800b7de:	f101 0814 	add.w	r8, r1, #20
 800b7e2:	f100 0514 	add.w	r5, r0, #20
 800b7e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7ea:	9301      	str	r3, [sp, #4]
 800b7ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b7f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b7fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b800:	fbb2 f6f3 	udiv	r6, r2, r3
 800b804:	d331      	bcc.n	800b86a <quorem+0x9c>
 800b806:	f04f 0e00 	mov.w	lr, #0
 800b80a:	4640      	mov	r0, r8
 800b80c:	46ac      	mov	ip, r5
 800b80e:	46f2      	mov	sl, lr
 800b810:	f850 2b04 	ldr.w	r2, [r0], #4
 800b814:	b293      	uxth	r3, r2
 800b816:	fb06 e303 	mla	r3, r6, r3, lr
 800b81a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b81e:	0c1a      	lsrs	r2, r3, #16
 800b820:	b29b      	uxth	r3, r3
 800b822:	ebaa 0303 	sub.w	r3, sl, r3
 800b826:	f8dc a000 	ldr.w	sl, [ip]
 800b82a:	fa13 f38a 	uxtah	r3, r3, sl
 800b82e:	fb06 220e 	mla	r2, r6, lr, r2
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	9b00      	ldr	r3, [sp, #0]
 800b836:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b83a:	b292      	uxth	r2, r2
 800b83c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b840:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b844:	f8bd 3000 	ldrh.w	r3, [sp]
 800b848:	4581      	cmp	r9, r0
 800b84a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b84e:	f84c 3b04 	str.w	r3, [ip], #4
 800b852:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b856:	d2db      	bcs.n	800b810 <quorem+0x42>
 800b858:	f855 300b 	ldr.w	r3, [r5, fp]
 800b85c:	b92b      	cbnz	r3, 800b86a <quorem+0x9c>
 800b85e:	9b01      	ldr	r3, [sp, #4]
 800b860:	3b04      	subs	r3, #4
 800b862:	429d      	cmp	r5, r3
 800b864:	461a      	mov	r2, r3
 800b866:	d32c      	bcc.n	800b8c2 <quorem+0xf4>
 800b868:	613c      	str	r4, [r7, #16]
 800b86a:	4638      	mov	r0, r7
 800b86c:	f001 f8f2 	bl	800ca54 <__mcmp>
 800b870:	2800      	cmp	r0, #0
 800b872:	db22      	blt.n	800b8ba <quorem+0xec>
 800b874:	3601      	adds	r6, #1
 800b876:	4629      	mov	r1, r5
 800b878:	2000      	movs	r0, #0
 800b87a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b87e:	f8d1 c000 	ldr.w	ip, [r1]
 800b882:	b293      	uxth	r3, r2
 800b884:	1ac3      	subs	r3, r0, r3
 800b886:	0c12      	lsrs	r2, r2, #16
 800b888:	fa13 f38c 	uxtah	r3, r3, ip
 800b88c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b890:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b894:	b29b      	uxth	r3, r3
 800b896:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b89a:	45c1      	cmp	r9, r8
 800b89c:	f841 3b04 	str.w	r3, [r1], #4
 800b8a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b8a4:	d2e9      	bcs.n	800b87a <quorem+0xac>
 800b8a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8ae:	b922      	cbnz	r2, 800b8ba <quorem+0xec>
 800b8b0:	3b04      	subs	r3, #4
 800b8b2:	429d      	cmp	r5, r3
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	d30a      	bcc.n	800b8ce <quorem+0x100>
 800b8b8:	613c      	str	r4, [r7, #16]
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	b003      	add	sp, #12
 800b8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c2:	6812      	ldr	r2, [r2, #0]
 800b8c4:	3b04      	subs	r3, #4
 800b8c6:	2a00      	cmp	r2, #0
 800b8c8:	d1ce      	bne.n	800b868 <quorem+0x9a>
 800b8ca:	3c01      	subs	r4, #1
 800b8cc:	e7c9      	b.n	800b862 <quorem+0x94>
 800b8ce:	6812      	ldr	r2, [r2, #0]
 800b8d0:	3b04      	subs	r3, #4
 800b8d2:	2a00      	cmp	r2, #0
 800b8d4:	d1f0      	bne.n	800b8b8 <quorem+0xea>
 800b8d6:	3c01      	subs	r4, #1
 800b8d8:	e7eb      	b.n	800b8b2 <quorem+0xe4>
 800b8da:	2000      	movs	r0, #0
 800b8dc:	e7ee      	b.n	800b8bc <quorem+0xee>
	...

0800b8e0 <_dtoa_r>:
 800b8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e4:	ed2d 8b04 	vpush	{d8-d9}
 800b8e8:	69c5      	ldr	r5, [r0, #28]
 800b8ea:	b093      	sub	sp, #76	; 0x4c
 800b8ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b8f0:	ec57 6b10 	vmov	r6, r7, d0
 800b8f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b8f8:	9107      	str	r1, [sp, #28]
 800b8fa:	4604      	mov	r4, r0
 800b8fc:	920a      	str	r2, [sp, #40]	; 0x28
 800b8fe:	930d      	str	r3, [sp, #52]	; 0x34
 800b900:	b975      	cbnz	r5, 800b920 <_dtoa_r+0x40>
 800b902:	2010      	movs	r0, #16
 800b904:	f7ff f826 	bl	800a954 <malloc>
 800b908:	4602      	mov	r2, r0
 800b90a:	61e0      	str	r0, [r4, #28]
 800b90c:	b920      	cbnz	r0, 800b918 <_dtoa_r+0x38>
 800b90e:	4bae      	ldr	r3, [pc, #696]	; (800bbc8 <_dtoa_r+0x2e8>)
 800b910:	21ef      	movs	r1, #239	; 0xef
 800b912:	48ae      	ldr	r0, [pc, #696]	; (800bbcc <_dtoa_r+0x2ec>)
 800b914:	f001 fbbe 	bl	800d094 <__assert_func>
 800b918:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b91c:	6005      	str	r5, [r0, #0]
 800b91e:	60c5      	str	r5, [r0, #12]
 800b920:	69e3      	ldr	r3, [r4, #28]
 800b922:	6819      	ldr	r1, [r3, #0]
 800b924:	b151      	cbz	r1, 800b93c <_dtoa_r+0x5c>
 800b926:	685a      	ldr	r2, [r3, #4]
 800b928:	604a      	str	r2, [r1, #4]
 800b92a:	2301      	movs	r3, #1
 800b92c:	4093      	lsls	r3, r2
 800b92e:	608b      	str	r3, [r1, #8]
 800b930:	4620      	mov	r0, r4
 800b932:	f000 fe53 	bl	800c5dc <_Bfree>
 800b936:	69e3      	ldr	r3, [r4, #28]
 800b938:	2200      	movs	r2, #0
 800b93a:	601a      	str	r2, [r3, #0]
 800b93c:	1e3b      	subs	r3, r7, #0
 800b93e:	bfbb      	ittet	lt
 800b940:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b944:	9303      	strlt	r3, [sp, #12]
 800b946:	2300      	movge	r3, #0
 800b948:	2201      	movlt	r2, #1
 800b94a:	bfac      	ite	ge
 800b94c:	f8c8 3000 	strge.w	r3, [r8]
 800b950:	f8c8 2000 	strlt.w	r2, [r8]
 800b954:	4b9e      	ldr	r3, [pc, #632]	; (800bbd0 <_dtoa_r+0x2f0>)
 800b956:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b95a:	ea33 0308 	bics.w	r3, r3, r8
 800b95e:	d11b      	bne.n	800b998 <_dtoa_r+0xb8>
 800b960:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b962:	f242 730f 	movw	r3, #9999	; 0x270f
 800b966:	6013      	str	r3, [r2, #0]
 800b968:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b96c:	4333      	orrs	r3, r6
 800b96e:	f000 8593 	beq.w	800c498 <_dtoa_r+0xbb8>
 800b972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b974:	b963      	cbnz	r3, 800b990 <_dtoa_r+0xb0>
 800b976:	4b97      	ldr	r3, [pc, #604]	; (800bbd4 <_dtoa_r+0x2f4>)
 800b978:	e027      	b.n	800b9ca <_dtoa_r+0xea>
 800b97a:	4b97      	ldr	r3, [pc, #604]	; (800bbd8 <_dtoa_r+0x2f8>)
 800b97c:	9300      	str	r3, [sp, #0]
 800b97e:	3308      	adds	r3, #8
 800b980:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b982:	6013      	str	r3, [r2, #0]
 800b984:	9800      	ldr	r0, [sp, #0]
 800b986:	b013      	add	sp, #76	; 0x4c
 800b988:	ecbd 8b04 	vpop	{d8-d9}
 800b98c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b990:	4b90      	ldr	r3, [pc, #576]	; (800bbd4 <_dtoa_r+0x2f4>)
 800b992:	9300      	str	r3, [sp, #0]
 800b994:	3303      	adds	r3, #3
 800b996:	e7f3      	b.n	800b980 <_dtoa_r+0xa0>
 800b998:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b99c:	2200      	movs	r2, #0
 800b99e:	ec51 0b17 	vmov	r0, r1, d7
 800b9a2:	eeb0 8a47 	vmov.f32	s16, s14
 800b9a6:	eef0 8a67 	vmov.f32	s17, s15
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	f7f5 f894 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9b0:	4681      	mov	r9, r0
 800b9b2:	b160      	cbz	r0, 800b9ce <_dtoa_r+0xee>
 800b9b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	6013      	str	r3, [r2, #0]
 800b9ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	f000 8568 	beq.w	800c492 <_dtoa_r+0xbb2>
 800b9c2:	4b86      	ldr	r3, [pc, #536]	; (800bbdc <_dtoa_r+0x2fc>)
 800b9c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b9c6:	6013      	str	r3, [r2, #0]
 800b9c8:	3b01      	subs	r3, #1
 800b9ca:	9300      	str	r3, [sp, #0]
 800b9cc:	e7da      	b.n	800b984 <_dtoa_r+0xa4>
 800b9ce:	aa10      	add	r2, sp, #64	; 0x40
 800b9d0:	a911      	add	r1, sp, #68	; 0x44
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	eeb0 0a48 	vmov.f32	s0, s16
 800b9d8:	eef0 0a68 	vmov.f32	s1, s17
 800b9dc:	f001 f8e0 	bl	800cba0 <__d2b>
 800b9e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b9e4:	4682      	mov	sl, r0
 800b9e6:	2d00      	cmp	r5, #0
 800b9e8:	d07f      	beq.n	800baea <_dtoa_r+0x20a>
 800b9ea:	ee18 3a90 	vmov	r3, s17
 800b9ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b9f6:	ec51 0b18 	vmov	r0, r1, d8
 800b9fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b9fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba02:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800ba06:	4619      	mov	r1, r3
 800ba08:	2200      	movs	r2, #0
 800ba0a:	4b75      	ldr	r3, [pc, #468]	; (800bbe0 <_dtoa_r+0x300>)
 800ba0c:	f7f4 fc44 	bl	8000298 <__aeabi_dsub>
 800ba10:	a367      	add	r3, pc, #412	; (adr r3, 800bbb0 <_dtoa_r+0x2d0>)
 800ba12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba16:	f7f4 fdf7 	bl	8000608 <__aeabi_dmul>
 800ba1a:	a367      	add	r3, pc, #412	; (adr r3, 800bbb8 <_dtoa_r+0x2d8>)
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	f7f4 fc3c 	bl	800029c <__adddf3>
 800ba24:	4606      	mov	r6, r0
 800ba26:	4628      	mov	r0, r5
 800ba28:	460f      	mov	r7, r1
 800ba2a:	f7f4 fd83 	bl	8000534 <__aeabi_i2d>
 800ba2e:	a364      	add	r3, pc, #400	; (adr r3, 800bbc0 <_dtoa_r+0x2e0>)
 800ba30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba34:	f7f4 fde8 	bl	8000608 <__aeabi_dmul>
 800ba38:	4602      	mov	r2, r0
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	4630      	mov	r0, r6
 800ba3e:	4639      	mov	r1, r7
 800ba40:	f7f4 fc2c 	bl	800029c <__adddf3>
 800ba44:	4606      	mov	r6, r0
 800ba46:	460f      	mov	r7, r1
 800ba48:	f7f5 f88e 	bl	8000b68 <__aeabi_d2iz>
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	4683      	mov	fp, r0
 800ba50:	2300      	movs	r3, #0
 800ba52:	4630      	mov	r0, r6
 800ba54:	4639      	mov	r1, r7
 800ba56:	f7f5 f849 	bl	8000aec <__aeabi_dcmplt>
 800ba5a:	b148      	cbz	r0, 800ba70 <_dtoa_r+0x190>
 800ba5c:	4658      	mov	r0, fp
 800ba5e:	f7f4 fd69 	bl	8000534 <__aeabi_i2d>
 800ba62:	4632      	mov	r2, r6
 800ba64:	463b      	mov	r3, r7
 800ba66:	f7f5 f837 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba6a:	b908      	cbnz	r0, 800ba70 <_dtoa_r+0x190>
 800ba6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ba70:	f1bb 0f16 	cmp.w	fp, #22
 800ba74:	d857      	bhi.n	800bb26 <_dtoa_r+0x246>
 800ba76:	4b5b      	ldr	r3, [pc, #364]	; (800bbe4 <_dtoa_r+0x304>)
 800ba78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ba7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba80:	ec51 0b18 	vmov	r0, r1, d8
 800ba84:	f7f5 f832 	bl	8000aec <__aeabi_dcmplt>
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d04e      	beq.n	800bb2a <_dtoa_r+0x24a>
 800ba8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ba90:	2300      	movs	r3, #0
 800ba92:	930c      	str	r3, [sp, #48]	; 0x30
 800ba94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba96:	1b5b      	subs	r3, r3, r5
 800ba98:	1e5a      	subs	r2, r3, #1
 800ba9a:	bf45      	ittet	mi
 800ba9c:	f1c3 0301 	rsbmi	r3, r3, #1
 800baa0:	9305      	strmi	r3, [sp, #20]
 800baa2:	2300      	movpl	r3, #0
 800baa4:	2300      	movmi	r3, #0
 800baa6:	9206      	str	r2, [sp, #24]
 800baa8:	bf54      	ite	pl
 800baaa:	9305      	strpl	r3, [sp, #20]
 800baac:	9306      	strmi	r3, [sp, #24]
 800baae:	f1bb 0f00 	cmp.w	fp, #0
 800bab2:	db3c      	blt.n	800bb2e <_dtoa_r+0x24e>
 800bab4:	9b06      	ldr	r3, [sp, #24]
 800bab6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800baba:	445b      	add	r3, fp
 800babc:	9306      	str	r3, [sp, #24]
 800babe:	2300      	movs	r3, #0
 800bac0:	9308      	str	r3, [sp, #32]
 800bac2:	9b07      	ldr	r3, [sp, #28]
 800bac4:	2b09      	cmp	r3, #9
 800bac6:	d868      	bhi.n	800bb9a <_dtoa_r+0x2ba>
 800bac8:	2b05      	cmp	r3, #5
 800baca:	bfc4      	itt	gt
 800bacc:	3b04      	subgt	r3, #4
 800bace:	9307      	strgt	r3, [sp, #28]
 800bad0:	9b07      	ldr	r3, [sp, #28]
 800bad2:	f1a3 0302 	sub.w	r3, r3, #2
 800bad6:	bfcc      	ite	gt
 800bad8:	2500      	movgt	r5, #0
 800bada:	2501      	movle	r5, #1
 800badc:	2b03      	cmp	r3, #3
 800bade:	f200 8085 	bhi.w	800bbec <_dtoa_r+0x30c>
 800bae2:	e8df f003 	tbb	[pc, r3]
 800bae6:	3b2e      	.short	0x3b2e
 800bae8:	5839      	.short	0x5839
 800baea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800baee:	441d      	add	r5, r3
 800baf0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800baf4:	2b20      	cmp	r3, #32
 800baf6:	bfc1      	itttt	gt
 800baf8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bafc:	fa08 f803 	lslgt.w	r8, r8, r3
 800bb00:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bb04:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bb08:	bfd6      	itet	le
 800bb0a:	f1c3 0320 	rsble	r3, r3, #32
 800bb0e:	ea48 0003 	orrgt.w	r0, r8, r3
 800bb12:	fa06 f003 	lslle.w	r0, r6, r3
 800bb16:	f7f4 fcfd 	bl	8000514 <__aeabi_ui2d>
 800bb1a:	2201      	movs	r2, #1
 800bb1c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bb20:	3d01      	subs	r5, #1
 800bb22:	920e      	str	r2, [sp, #56]	; 0x38
 800bb24:	e76f      	b.n	800ba06 <_dtoa_r+0x126>
 800bb26:	2301      	movs	r3, #1
 800bb28:	e7b3      	b.n	800ba92 <_dtoa_r+0x1b2>
 800bb2a:	900c      	str	r0, [sp, #48]	; 0x30
 800bb2c:	e7b2      	b.n	800ba94 <_dtoa_r+0x1b4>
 800bb2e:	9b05      	ldr	r3, [sp, #20]
 800bb30:	eba3 030b 	sub.w	r3, r3, fp
 800bb34:	9305      	str	r3, [sp, #20]
 800bb36:	f1cb 0300 	rsb	r3, fp, #0
 800bb3a:	9308      	str	r3, [sp, #32]
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb40:	e7bf      	b.n	800bac2 <_dtoa_r+0x1e2>
 800bb42:	2300      	movs	r3, #0
 800bb44:	9309      	str	r3, [sp, #36]	; 0x24
 800bb46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	dc52      	bgt.n	800bbf2 <_dtoa_r+0x312>
 800bb4c:	2301      	movs	r3, #1
 800bb4e:	9301      	str	r3, [sp, #4]
 800bb50:	9304      	str	r3, [sp, #16]
 800bb52:	461a      	mov	r2, r3
 800bb54:	920a      	str	r2, [sp, #40]	; 0x28
 800bb56:	e00b      	b.n	800bb70 <_dtoa_r+0x290>
 800bb58:	2301      	movs	r3, #1
 800bb5a:	e7f3      	b.n	800bb44 <_dtoa_r+0x264>
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	9309      	str	r3, [sp, #36]	; 0x24
 800bb60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb62:	445b      	add	r3, fp
 800bb64:	9301      	str	r3, [sp, #4]
 800bb66:	3301      	adds	r3, #1
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	9304      	str	r3, [sp, #16]
 800bb6c:	bfb8      	it	lt
 800bb6e:	2301      	movlt	r3, #1
 800bb70:	69e0      	ldr	r0, [r4, #28]
 800bb72:	2100      	movs	r1, #0
 800bb74:	2204      	movs	r2, #4
 800bb76:	f102 0614 	add.w	r6, r2, #20
 800bb7a:	429e      	cmp	r6, r3
 800bb7c:	d93d      	bls.n	800bbfa <_dtoa_r+0x31a>
 800bb7e:	6041      	str	r1, [r0, #4]
 800bb80:	4620      	mov	r0, r4
 800bb82:	f000 fceb 	bl	800c55c <_Balloc>
 800bb86:	9000      	str	r0, [sp, #0]
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d139      	bne.n	800bc00 <_dtoa_r+0x320>
 800bb8c:	4b16      	ldr	r3, [pc, #88]	; (800bbe8 <_dtoa_r+0x308>)
 800bb8e:	4602      	mov	r2, r0
 800bb90:	f240 11af 	movw	r1, #431	; 0x1af
 800bb94:	e6bd      	b.n	800b912 <_dtoa_r+0x32>
 800bb96:	2301      	movs	r3, #1
 800bb98:	e7e1      	b.n	800bb5e <_dtoa_r+0x27e>
 800bb9a:	2501      	movs	r5, #1
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	9307      	str	r3, [sp, #28]
 800bba0:	9509      	str	r5, [sp, #36]	; 0x24
 800bba2:	f04f 33ff 	mov.w	r3, #4294967295
 800bba6:	9301      	str	r3, [sp, #4]
 800bba8:	9304      	str	r3, [sp, #16]
 800bbaa:	2200      	movs	r2, #0
 800bbac:	2312      	movs	r3, #18
 800bbae:	e7d1      	b.n	800bb54 <_dtoa_r+0x274>
 800bbb0:	636f4361 	.word	0x636f4361
 800bbb4:	3fd287a7 	.word	0x3fd287a7
 800bbb8:	8b60c8b3 	.word	0x8b60c8b3
 800bbbc:	3fc68a28 	.word	0x3fc68a28
 800bbc0:	509f79fb 	.word	0x509f79fb
 800bbc4:	3fd34413 	.word	0x3fd34413
 800bbc8:	0800e25d 	.word	0x0800e25d
 800bbcc:	0800e274 	.word	0x0800e274
 800bbd0:	7ff00000 	.word	0x7ff00000
 800bbd4:	0800e259 	.word	0x0800e259
 800bbd8:	0800e250 	.word	0x0800e250
 800bbdc:	0800e22d 	.word	0x0800e22d
 800bbe0:	3ff80000 	.word	0x3ff80000
 800bbe4:	0800e360 	.word	0x0800e360
 800bbe8:	0800e2cc 	.word	0x0800e2cc
 800bbec:	2301      	movs	r3, #1
 800bbee:	9309      	str	r3, [sp, #36]	; 0x24
 800bbf0:	e7d7      	b.n	800bba2 <_dtoa_r+0x2c2>
 800bbf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbf4:	9301      	str	r3, [sp, #4]
 800bbf6:	9304      	str	r3, [sp, #16]
 800bbf8:	e7ba      	b.n	800bb70 <_dtoa_r+0x290>
 800bbfa:	3101      	adds	r1, #1
 800bbfc:	0052      	lsls	r2, r2, #1
 800bbfe:	e7ba      	b.n	800bb76 <_dtoa_r+0x296>
 800bc00:	69e3      	ldr	r3, [r4, #28]
 800bc02:	9a00      	ldr	r2, [sp, #0]
 800bc04:	601a      	str	r2, [r3, #0]
 800bc06:	9b04      	ldr	r3, [sp, #16]
 800bc08:	2b0e      	cmp	r3, #14
 800bc0a:	f200 80a8 	bhi.w	800bd5e <_dtoa_r+0x47e>
 800bc0e:	2d00      	cmp	r5, #0
 800bc10:	f000 80a5 	beq.w	800bd5e <_dtoa_r+0x47e>
 800bc14:	f1bb 0f00 	cmp.w	fp, #0
 800bc18:	dd38      	ble.n	800bc8c <_dtoa_r+0x3ac>
 800bc1a:	4bc0      	ldr	r3, [pc, #768]	; (800bf1c <_dtoa_r+0x63c>)
 800bc1c:	f00b 020f 	and.w	r2, fp, #15
 800bc20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc24:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bc28:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bc2c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bc30:	d019      	beq.n	800bc66 <_dtoa_r+0x386>
 800bc32:	4bbb      	ldr	r3, [pc, #748]	; (800bf20 <_dtoa_r+0x640>)
 800bc34:	ec51 0b18 	vmov	r0, r1, d8
 800bc38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc3c:	f7f4 fe0e 	bl	800085c <__aeabi_ddiv>
 800bc40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc44:	f008 080f 	and.w	r8, r8, #15
 800bc48:	2503      	movs	r5, #3
 800bc4a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bf20 <_dtoa_r+0x640>
 800bc4e:	f1b8 0f00 	cmp.w	r8, #0
 800bc52:	d10a      	bne.n	800bc6a <_dtoa_r+0x38a>
 800bc54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc58:	4632      	mov	r2, r6
 800bc5a:	463b      	mov	r3, r7
 800bc5c:	f7f4 fdfe 	bl	800085c <__aeabi_ddiv>
 800bc60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc64:	e02b      	b.n	800bcbe <_dtoa_r+0x3de>
 800bc66:	2502      	movs	r5, #2
 800bc68:	e7ef      	b.n	800bc4a <_dtoa_r+0x36a>
 800bc6a:	f018 0f01 	tst.w	r8, #1
 800bc6e:	d008      	beq.n	800bc82 <_dtoa_r+0x3a2>
 800bc70:	4630      	mov	r0, r6
 800bc72:	4639      	mov	r1, r7
 800bc74:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bc78:	f7f4 fcc6 	bl	8000608 <__aeabi_dmul>
 800bc7c:	3501      	adds	r5, #1
 800bc7e:	4606      	mov	r6, r0
 800bc80:	460f      	mov	r7, r1
 800bc82:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bc86:	f109 0908 	add.w	r9, r9, #8
 800bc8a:	e7e0      	b.n	800bc4e <_dtoa_r+0x36e>
 800bc8c:	f000 809f 	beq.w	800bdce <_dtoa_r+0x4ee>
 800bc90:	f1cb 0600 	rsb	r6, fp, #0
 800bc94:	4ba1      	ldr	r3, [pc, #644]	; (800bf1c <_dtoa_r+0x63c>)
 800bc96:	4fa2      	ldr	r7, [pc, #648]	; (800bf20 <_dtoa_r+0x640>)
 800bc98:	f006 020f 	and.w	r2, r6, #15
 800bc9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca4:	ec51 0b18 	vmov	r0, r1, d8
 800bca8:	f7f4 fcae 	bl	8000608 <__aeabi_dmul>
 800bcac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcb0:	1136      	asrs	r6, r6, #4
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	2502      	movs	r5, #2
 800bcb6:	2e00      	cmp	r6, #0
 800bcb8:	d17e      	bne.n	800bdb8 <_dtoa_r+0x4d8>
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d1d0      	bne.n	800bc60 <_dtoa_r+0x380>
 800bcbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcc0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f000 8084 	beq.w	800bdd2 <_dtoa_r+0x4f2>
 800bcca:	4b96      	ldr	r3, [pc, #600]	; (800bf24 <_dtoa_r+0x644>)
 800bccc:	2200      	movs	r2, #0
 800bcce:	4640      	mov	r0, r8
 800bcd0:	4649      	mov	r1, r9
 800bcd2:	f7f4 ff0b 	bl	8000aec <__aeabi_dcmplt>
 800bcd6:	2800      	cmp	r0, #0
 800bcd8:	d07b      	beq.n	800bdd2 <_dtoa_r+0x4f2>
 800bcda:	9b04      	ldr	r3, [sp, #16]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d078      	beq.n	800bdd2 <_dtoa_r+0x4f2>
 800bce0:	9b01      	ldr	r3, [sp, #4]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	dd39      	ble.n	800bd5a <_dtoa_r+0x47a>
 800bce6:	4b90      	ldr	r3, [pc, #576]	; (800bf28 <_dtoa_r+0x648>)
 800bce8:	2200      	movs	r2, #0
 800bcea:	4640      	mov	r0, r8
 800bcec:	4649      	mov	r1, r9
 800bcee:	f7f4 fc8b 	bl	8000608 <__aeabi_dmul>
 800bcf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcf6:	9e01      	ldr	r6, [sp, #4]
 800bcf8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bcfc:	3501      	adds	r5, #1
 800bcfe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd02:	4628      	mov	r0, r5
 800bd04:	f7f4 fc16 	bl	8000534 <__aeabi_i2d>
 800bd08:	4642      	mov	r2, r8
 800bd0a:	464b      	mov	r3, r9
 800bd0c:	f7f4 fc7c 	bl	8000608 <__aeabi_dmul>
 800bd10:	4b86      	ldr	r3, [pc, #536]	; (800bf2c <_dtoa_r+0x64c>)
 800bd12:	2200      	movs	r2, #0
 800bd14:	f7f4 fac2 	bl	800029c <__adddf3>
 800bd18:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bd1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd20:	9303      	str	r3, [sp, #12]
 800bd22:	2e00      	cmp	r6, #0
 800bd24:	d158      	bne.n	800bdd8 <_dtoa_r+0x4f8>
 800bd26:	4b82      	ldr	r3, [pc, #520]	; (800bf30 <_dtoa_r+0x650>)
 800bd28:	2200      	movs	r2, #0
 800bd2a:	4640      	mov	r0, r8
 800bd2c:	4649      	mov	r1, r9
 800bd2e:	f7f4 fab3 	bl	8000298 <__aeabi_dsub>
 800bd32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd36:	4680      	mov	r8, r0
 800bd38:	4689      	mov	r9, r1
 800bd3a:	f7f4 fef5 	bl	8000b28 <__aeabi_dcmpgt>
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	f040 8296 	bne.w	800c270 <_dtoa_r+0x990>
 800bd44:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bd48:	4640      	mov	r0, r8
 800bd4a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd4e:	4649      	mov	r1, r9
 800bd50:	f7f4 fecc 	bl	8000aec <__aeabi_dcmplt>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	f040 8289 	bne.w	800c26c <_dtoa_r+0x98c>
 800bd5a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bd5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f2c0 814e 	blt.w	800c002 <_dtoa_r+0x722>
 800bd66:	f1bb 0f0e 	cmp.w	fp, #14
 800bd6a:	f300 814a 	bgt.w	800c002 <_dtoa_r+0x722>
 800bd6e:	4b6b      	ldr	r3, [pc, #428]	; (800bf1c <_dtoa_r+0x63c>)
 800bd70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bd74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	f280 80dc 	bge.w	800bf38 <_dtoa_r+0x658>
 800bd80:	9b04      	ldr	r3, [sp, #16]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f300 80d8 	bgt.w	800bf38 <_dtoa_r+0x658>
 800bd88:	f040 826f 	bne.w	800c26a <_dtoa_r+0x98a>
 800bd8c:	4b68      	ldr	r3, [pc, #416]	; (800bf30 <_dtoa_r+0x650>)
 800bd8e:	2200      	movs	r2, #0
 800bd90:	4640      	mov	r0, r8
 800bd92:	4649      	mov	r1, r9
 800bd94:	f7f4 fc38 	bl	8000608 <__aeabi_dmul>
 800bd98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd9c:	f7f4 feba 	bl	8000b14 <__aeabi_dcmpge>
 800bda0:	9e04      	ldr	r6, [sp, #16]
 800bda2:	4637      	mov	r7, r6
 800bda4:	2800      	cmp	r0, #0
 800bda6:	f040 8245 	bne.w	800c234 <_dtoa_r+0x954>
 800bdaa:	9d00      	ldr	r5, [sp, #0]
 800bdac:	2331      	movs	r3, #49	; 0x31
 800bdae:	f805 3b01 	strb.w	r3, [r5], #1
 800bdb2:	f10b 0b01 	add.w	fp, fp, #1
 800bdb6:	e241      	b.n	800c23c <_dtoa_r+0x95c>
 800bdb8:	07f2      	lsls	r2, r6, #31
 800bdba:	d505      	bpl.n	800bdc8 <_dtoa_r+0x4e8>
 800bdbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdc0:	f7f4 fc22 	bl	8000608 <__aeabi_dmul>
 800bdc4:	3501      	adds	r5, #1
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	1076      	asrs	r6, r6, #1
 800bdca:	3708      	adds	r7, #8
 800bdcc:	e773      	b.n	800bcb6 <_dtoa_r+0x3d6>
 800bdce:	2502      	movs	r5, #2
 800bdd0:	e775      	b.n	800bcbe <_dtoa_r+0x3de>
 800bdd2:	9e04      	ldr	r6, [sp, #16]
 800bdd4:	465f      	mov	r7, fp
 800bdd6:	e792      	b.n	800bcfe <_dtoa_r+0x41e>
 800bdd8:	9900      	ldr	r1, [sp, #0]
 800bdda:	4b50      	ldr	r3, [pc, #320]	; (800bf1c <_dtoa_r+0x63c>)
 800bddc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bde0:	4431      	add	r1, r6
 800bde2:	9102      	str	r1, [sp, #8]
 800bde4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bde6:	eeb0 9a47 	vmov.f32	s18, s14
 800bdea:	eef0 9a67 	vmov.f32	s19, s15
 800bdee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bdf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bdf6:	2900      	cmp	r1, #0
 800bdf8:	d044      	beq.n	800be84 <_dtoa_r+0x5a4>
 800bdfa:	494e      	ldr	r1, [pc, #312]	; (800bf34 <_dtoa_r+0x654>)
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	f7f4 fd2d 	bl	800085c <__aeabi_ddiv>
 800be02:	ec53 2b19 	vmov	r2, r3, d9
 800be06:	f7f4 fa47 	bl	8000298 <__aeabi_dsub>
 800be0a:	9d00      	ldr	r5, [sp, #0]
 800be0c:	ec41 0b19 	vmov	d9, r0, r1
 800be10:	4649      	mov	r1, r9
 800be12:	4640      	mov	r0, r8
 800be14:	f7f4 fea8 	bl	8000b68 <__aeabi_d2iz>
 800be18:	4606      	mov	r6, r0
 800be1a:	f7f4 fb8b 	bl	8000534 <__aeabi_i2d>
 800be1e:	4602      	mov	r2, r0
 800be20:	460b      	mov	r3, r1
 800be22:	4640      	mov	r0, r8
 800be24:	4649      	mov	r1, r9
 800be26:	f7f4 fa37 	bl	8000298 <__aeabi_dsub>
 800be2a:	3630      	adds	r6, #48	; 0x30
 800be2c:	f805 6b01 	strb.w	r6, [r5], #1
 800be30:	ec53 2b19 	vmov	r2, r3, d9
 800be34:	4680      	mov	r8, r0
 800be36:	4689      	mov	r9, r1
 800be38:	f7f4 fe58 	bl	8000aec <__aeabi_dcmplt>
 800be3c:	2800      	cmp	r0, #0
 800be3e:	d164      	bne.n	800bf0a <_dtoa_r+0x62a>
 800be40:	4642      	mov	r2, r8
 800be42:	464b      	mov	r3, r9
 800be44:	4937      	ldr	r1, [pc, #220]	; (800bf24 <_dtoa_r+0x644>)
 800be46:	2000      	movs	r0, #0
 800be48:	f7f4 fa26 	bl	8000298 <__aeabi_dsub>
 800be4c:	ec53 2b19 	vmov	r2, r3, d9
 800be50:	f7f4 fe4c 	bl	8000aec <__aeabi_dcmplt>
 800be54:	2800      	cmp	r0, #0
 800be56:	f040 80b6 	bne.w	800bfc6 <_dtoa_r+0x6e6>
 800be5a:	9b02      	ldr	r3, [sp, #8]
 800be5c:	429d      	cmp	r5, r3
 800be5e:	f43f af7c 	beq.w	800bd5a <_dtoa_r+0x47a>
 800be62:	4b31      	ldr	r3, [pc, #196]	; (800bf28 <_dtoa_r+0x648>)
 800be64:	ec51 0b19 	vmov	r0, r1, d9
 800be68:	2200      	movs	r2, #0
 800be6a:	f7f4 fbcd 	bl	8000608 <__aeabi_dmul>
 800be6e:	4b2e      	ldr	r3, [pc, #184]	; (800bf28 <_dtoa_r+0x648>)
 800be70:	ec41 0b19 	vmov	d9, r0, r1
 800be74:	2200      	movs	r2, #0
 800be76:	4640      	mov	r0, r8
 800be78:	4649      	mov	r1, r9
 800be7a:	f7f4 fbc5 	bl	8000608 <__aeabi_dmul>
 800be7e:	4680      	mov	r8, r0
 800be80:	4689      	mov	r9, r1
 800be82:	e7c5      	b.n	800be10 <_dtoa_r+0x530>
 800be84:	ec51 0b17 	vmov	r0, r1, d7
 800be88:	f7f4 fbbe 	bl	8000608 <__aeabi_dmul>
 800be8c:	9b02      	ldr	r3, [sp, #8]
 800be8e:	9d00      	ldr	r5, [sp, #0]
 800be90:	930f      	str	r3, [sp, #60]	; 0x3c
 800be92:	ec41 0b19 	vmov	d9, r0, r1
 800be96:	4649      	mov	r1, r9
 800be98:	4640      	mov	r0, r8
 800be9a:	f7f4 fe65 	bl	8000b68 <__aeabi_d2iz>
 800be9e:	4606      	mov	r6, r0
 800bea0:	f7f4 fb48 	bl	8000534 <__aeabi_i2d>
 800bea4:	3630      	adds	r6, #48	; 0x30
 800bea6:	4602      	mov	r2, r0
 800bea8:	460b      	mov	r3, r1
 800beaa:	4640      	mov	r0, r8
 800beac:	4649      	mov	r1, r9
 800beae:	f7f4 f9f3 	bl	8000298 <__aeabi_dsub>
 800beb2:	f805 6b01 	strb.w	r6, [r5], #1
 800beb6:	9b02      	ldr	r3, [sp, #8]
 800beb8:	429d      	cmp	r5, r3
 800beba:	4680      	mov	r8, r0
 800bebc:	4689      	mov	r9, r1
 800bebe:	f04f 0200 	mov.w	r2, #0
 800bec2:	d124      	bne.n	800bf0e <_dtoa_r+0x62e>
 800bec4:	4b1b      	ldr	r3, [pc, #108]	; (800bf34 <_dtoa_r+0x654>)
 800bec6:	ec51 0b19 	vmov	r0, r1, d9
 800beca:	f7f4 f9e7 	bl	800029c <__adddf3>
 800bece:	4602      	mov	r2, r0
 800bed0:	460b      	mov	r3, r1
 800bed2:	4640      	mov	r0, r8
 800bed4:	4649      	mov	r1, r9
 800bed6:	f7f4 fe27 	bl	8000b28 <__aeabi_dcmpgt>
 800beda:	2800      	cmp	r0, #0
 800bedc:	d173      	bne.n	800bfc6 <_dtoa_r+0x6e6>
 800bede:	ec53 2b19 	vmov	r2, r3, d9
 800bee2:	4914      	ldr	r1, [pc, #80]	; (800bf34 <_dtoa_r+0x654>)
 800bee4:	2000      	movs	r0, #0
 800bee6:	f7f4 f9d7 	bl	8000298 <__aeabi_dsub>
 800beea:	4602      	mov	r2, r0
 800beec:	460b      	mov	r3, r1
 800beee:	4640      	mov	r0, r8
 800bef0:	4649      	mov	r1, r9
 800bef2:	f7f4 fdfb 	bl	8000aec <__aeabi_dcmplt>
 800bef6:	2800      	cmp	r0, #0
 800bef8:	f43f af2f 	beq.w	800bd5a <_dtoa_r+0x47a>
 800befc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800befe:	1e6b      	subs	r3, r5, #1
 800bf00:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf02:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf06:	2b30      	cmp	r3, #48	; 0x30
 800bf08:	d0f8      	beq.n	800befc <_dtoa_r+0x61c>
 800bf0a:	46bb      	mov	fp, r7
 800bf0c:	e04a      	b.n	800bfa4 <_dtoa_r+0x6c4>
 800bf0e:	4b06      	ldr	r3, [pc, #24]	; (800bf28 <_dtoa_r+0x648>)
 800bf10:	f7f4 fb7a 	bl	8000608 <__aeabi_dmul>
 800bf14:	4680      	mov	r8, r0
 800bf16:	4689      	mov	r9, r1
 800bf18:	e7bd      	b.n	800be96 <_dtoa_r+0x5b6>
 800bf1a:	bf00      	nop
 800bf1c:	0800e360 	.word	0x0800e360
 800bf20:	0800e338 	.word	0x0800e338
 800bf24:	3ff00000 	.word	0x3ff00000
 800bf28:	40240000 	.word	0x40240000
 800bf2c:	401c0000 	.word	0x401c0000
 800bf30:	40140000 	.word	0x40140000
 800bf34:	3fe00000 	.word	0x3fe00000
 800bf38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bf3c:	9d00      	ldr	r5, [sp, #0]
 800bf3e:	4642      	mov	r2, r8
 800bf40:	464b      	mov	r3, r9
 800bf42:	4630      	mov	r0, r6
 800bf44:	4639      	mov	r1, r7
 800bf46:	f7f4 fc89 	bl	800085c <__aeabi_ddiv>
 800bf4a:	f7f4 fe0d 	bl	8000b68 <__aeabi_d2iz>
 800bf4e:	9001      	str	r0, [sp, #4]
 800bf50:	f7f4 faf0 	bl	8000534 <__aeabi_i2d>
 800bf54:	4642      	mov	r2, r8
 800bf56:	464b      	mov	r3, r9
 800bf58:	f7f4 fb56 	bl	8000608 <__aeabi_dmul>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	460b      	mov	r3, r1
 800bf60:	4630      	mov	r0, r6
 800bf62:	4639      	mov	r1, r7
 800bf64:	f7f4 f998 	bl	8000298 <__aeabi_dsub>
 800bf68:	9e01      	ldr	r6, [sp, #4]
 800bf6a:	9f04      	ldr	r7, [sp, #16]
 800bf6c:	3630      	adds	r6, #48	; 0x30
 800bf6e:	f805 6b01 	strb.w	r6, [r5], #1
 800bf72:	9e00      	ldr	r6, [sp, #0]
 800bf74:	1bae      	subs	r6, r5, r6
 800bf76:	42b7      	cmp	r7, r6
 800bf78:	4602      	mov	r2, r0
 800bf7a:	460b      	mov	r3, r1
 800bf7c:	d134      	bne.n	800bfe8 <_dtoa_r+0x708>
 800bf7e:	f7f4 f98d 	bl	800029c <__adddf3>
 800bf82:	4642      	mov	r2, r8
 800bf84:	464b      	mov	r3, r9
 800bf86:	4606      	mov	r6, r0
 800bf88:	460f      	mov	r7, r1
 800bf8a:	f7f4 fdcd 	bl	8000b28 <__aeabi_dcmpgt>
 800bf8e:	b9c8      	cbnz	r0, 800bfc4 <_dtoa_r+0x6e4>
 800bf90:	4642      	mov	r2, r8
 800bf92:	464b      	mov	r3, r9
 800bf94:	4630      	mov	r0, r6
 800bf96:	4639      	mov	r1, r7
 800bf98:	f7f4 fd9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800bf9c:	b110      	cbz	r0, 800bfa4 <_dtoa_r+0x6c4>
 800bf9e:	9b01      	ldr	r3, [sp, #4]
 800bfa0:	07db      	lsls	r3, r3, #31
 800bfa2:	d40f      	bmi.n	800bfc4 <_dtoa_r+0x6e4>
 800bfa4:	4651      	mov	r1, sl
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	f000 fb18 	bl	800c5dc <_Bfree>
 800bfac:	2300      	movs	r3, #0
 800bfae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bfb0:	702b      	strb	r3, [r5, #0]
 800bfb2:	f10b 0301 	add.w	r3, fp, #1
 800bfb6:	6013      	str	r3, [r2, #0]
 800bfb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f43f ace2 	beq.w	800b984 <_dtoa_r+0xa4>
 800bfc0:	601d      	str	r5, [r3, #0]
 800bfc2:	e4df      	b.n	800b984 <_dtoa_r+0xa4>
 800bfc4:	465f      	mov	r7, fp
 800bfc6:	462b      	mov	r3, r5
 800bfc8:	461d      	mov	r5, r3
 800bfca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfce:	2a39      	cmp	r2, #57	; 0x39
 800bfd0:	d106      	bne.n	800bfe0 <_dtoa_r+0x700>
 800bfd2:	9a00      	ldr	r2, [sp, #0]
 800bfd4:	429a      	cmp	r2, r3
 800bfd6:	d1f7      	bne.n	800bfc8 <_dtoa_r+0x6e8>
 800bfd8:	9900      	ldr	r1, [sp, #0]
 800bfda:	2230      	movs	r2, #48	; 0x30
 800bfdc:	3701      	adds	r7, #1
 800bfde:	700a      	strb	r2, [r1, #0]
 800bfe0:	781a      	ldrb	r2, [r3, #0]
 800bfe2:	3201      	adds	r2, #1
 800bfe4:	701a      	strb	r2, [r3, #0]
 800bfe6:	e790      	b.n	800bf0a <_dtoa_r+0x62a>
 800bfe8:	4ba3      	ldr	r3, [pc, #652]	; (800c278 <_dtoa_r+0x998>)
 800bfea:	2200      	movs	r2, #0
 800bfec:	f7f4 fb0c 	bl	8000608 <__aeabi_dmul>
 800bff0:	2200      	movs	r2, #0
 800bff2:	2300      	movs	r3, #0
 800bff4:	4606      	mov	r6, r0
 800bff6:	460f      	mov	r7, r1
 800bff8:	f7f4 fd6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	d09e      	beq.n	800bf3e <_dtoa_r+0x65e>
 800c000:	e7d0      	b.n	800bfa4 <_dtoa_r+0x6c4>
 800c002:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c004:	2a00      	cmp	r2, #0
 800c006:	f000 80ca 	beq.w	800c19e <_dtoa_r+0x8be>
 800c00a:	9a07      	ldr	r2, [sp, #28]
 800c00c:	2a01      	cmp	r2, #1
 800c00e:	f300 80ad 	bgt.w	800c16c <_dtoa_r+0x88c>
 800c012:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c014:	2a00      	cmp	r2, #0
 800c016:	f000 80a5 	beq.w	800c164 <_dtoa_r+0x884>
 800c01a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c01e:	9e08      	ldr	r6, [sp, #32]
 800c020:	9d05      	ldr	r5, [sp, #20]
 800c022:	9a05      	ldr	r2, [sp, #20]
 800c024:	441a      	add	r2, r3
 800c026:	9205      	str	r2, [sp, #20]
 800c028:	9a06      	ldr	r2, [sp, #24]
 800c02a:	2101      	movs	r1, #1
 800c02c:	441a      	add	r2, r3
 800c02e:	4620      	mov	r0, r4
 800c030:	9206      	str	r2, [sp, #24]
 800c032:	f000 fb89 	bl	800c748 <__i2b>
 800c036:	4607      	mov	r7, r0
 800c038:	b165      	cbz	r5, 800c054 <_dtoa_r+0x774>
 800c03a:	9b06      	ldr	r3, [sp, #24]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	dd09      	ble.n	800c054 <_dtoa_r+0x774>
 800c040:	42ab      	cmp	r3, r5
 800c042:	9a05      	ldr	r2, [sp, #20]
 800c044:	bfa8      	it	ge
 800c046:	462b      	movge	r3, r5
 800c048:	1ad2      	subs	r2, r2, r3
 800c04a:	9205      	str	r2, [sp, #20]
 800c04c:	9a06      	ldr	r2, [sp, #24]
 800c04e:	1aed      	subs	r5, r5, r3
 800c050:	1ad3      	subs	r3, r2, r3
 800c052:	9306      	str	r3, [sp, #24]
 800c054:	9b08      	ldr	r3, [sp, #32]
 800c056:	b1f3      	cbz	r3, 800c096 <_dtoa_r+0x7b6>
 800c058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	f000 80a3 	beq.w	800c1a6 <_dtoa_r+0x8c6>
 800c060:	2e00      	cmp	r6, #0
 800c062:	dd10      	ble.n	800c086 <_dtoa_r+0x7a6>
 800c064:	4639      	mov	r1, r7
 800c066:	4632      	mov	r2, r6
 800c068:	4620      	mov	r0, r4
 800c06a:	f000 fc2d 	bl	800c8c8 <__pow5mult>
 800c06e:	4652      	mov	r2, sl
 800c070:	4601      	mov	r1, r0
 800c072:	4607      	mov	r7, r0
 800c074:	4620      	mov	r0, r4
 800c076:	f000 fb7d 	bl	800c774 <__multiply>
 800c07a:	4651      	mov	r1, sl
 800c07c:	4680      	mov	r8, r0
 800c07e:	4620      	mov	r0, r4
 800c080:	f000 faac 	bl	800c5dc <_Bfree>
 800c084:	46c2      	mov	sl, r8
 800c086:	9b08      	ldr	r3, [sp, #32]
 800c088:	1b9a      	subs	r2, r3, r6
 800c08a:	d004      	beq.n	800c096 <_dtoa_r+0x7b6>
 800c08c:	4651      	mov	r1, sl
 800c08e:	4620      	mov	r0, r4
 800c090:	f000 fc1a 	bl	800c8c8 <__pow5mult>
 800c094:	4682      	mov	sl, r0
 800c096:	2101      	movs	r1, #1
 800c098:	4620      	mov	r0, r4
 800c09a:	f000 fb55 	bl	800c748 <__i2b>
 800c09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	4606      	mov	r6, r0
 800c0a4:	f340 8081 	ble.w	800c1aa <_dtoa_r+0x8ca>
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	4601      	mov	r1, r0
 800c0ac:	4620      	mov	r0, r4
 800c0ae:	f000 fc0b 	bl	800c8c8 <__pow5mult>
 800c0b2:	9b07      	ldr	r3, [sp, #28]
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	4606      	mov	r6, r0
 800c0b8:	dd7a      	ble.n	800c1b0 <_dtoa_r+0x8d0>
 800c0ba:	f04f 0800 	mov.w	r8, #0
 800c0be:	6933      	ldr	r3, [r6, #16]
 800c0c0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c0c4:	6918      	ldr	r0, [r3, #16]
 800c0c6:	f000 faf1 	bl	800c6ac <__hi0bits>
 800c0ca:	f1c0 0020 	rsb	r0, r0, #32
 800c0ce:	9b06      	ldr	r3, [sp, #24]
 800c0d0:	4418      	add	r0, r3
 800c0d2:	f010 001f 	ands.w	r0, r0, #31
 800c0d6:	f000 8094 	beq.w	800c202 <_dtoa_r+0x922>
 800c0da:	f1c0 0320 	rsb	r3, r0, #32
 800c0de:	2b04      	cmp	r3, #4
 800c0e0:	f340 8085 	ble.w	800c1ee <_dtoa_r+0x90e>
 800c0e4:	9b05      	ldr	r3, [sp, #20]
 800c0e6:	f1c0 001c 	rsb	r0, r0, #28
 800c0ea:	4403      	add	r3, r0
 800c0ec:	9305      	str	r3, [sp, #20]
 800c0ee:	9b06      	ldr	r3, [sp, #24]
 800c0f0:	4403      	add	r3, r0
 800c0f2:	4405      	add	r5, r0
 800c0f4:	9306      	str	r3, [sp, #24]
 800c0f6:	9b05      	ldr	r3, [sp, #20]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	dd05      	ble.n	800c108 <_dtoa_r+0x828>
 800c0fc:	4651      	mov	r1, sl
 800c0fe:	461a      	mov	r2, r3
 800c100:	4620      	mov	r0, r4
 800c102:	f000 fc3b 	bl	800c97c <__lshift>
 800c106:	4682      	mov	sl, r0
 800c108:	9b06      	ldr	r3, [sp, #24]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	dd05      	ble.n	800c11a <_dtoa_r+0x83a>
 800c10e:	4631      	mov	r1, r6
 800c110:	461a      	mov	r2, r3
 800c112:	4620      	mov	r0, r4
 800c114:	f000 fc32 	bl	800c97c <__lshift>
 800c118:	4606      	mov	r6, r0
 800c11a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d072      	beq.n	800c206 <_dtoa_r+0x926>
 800c120:	4631      	mov	r1, r6
 800c122:	4650      	mov	r0, sl
 800c124:	f000 fc96 	bl	800ca54 <__mcmp>
 800c128:	2800      	cmp	r0, #0
 800c12a:	da6c      	bge.n	800c206 <_dtoa_r+0x926>
 800c12c:	2300      	movs	r3, #0
 800c12e:	4651      	mov	r1, sl
 800c130:	220a      	movs	r2, #10
 800c132:	4620      	mov	r0, r4
 800c134:	f000 fa74 	bl	800c620 <__multadd>
 800c138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c13a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c13e:	4682      	mov	sl, r0
 800c140:	2b00      	cmp	r3, #0
 800c142:	f000 81b0 	beq.w	800c4a6 <_dtoa_r+0xbc6>
 800c146:	2300      	movs	r3, #0
 800c148:	4639      	mov	r1, r7
 800c14a:	220a      	movs	r2, #10
 800c14c:	4620      	mov	r0, r4
 800c14e:	f000 fa67 	bl	800c620 <__multadd>
 800c152:	9b01      	ldr	r3, [sp, #4]
 800c154:	2b00      	cmp	r3, #0
 800c156:	4607      	mov	r7, r0
 800c158:	f300 8096 	bgt.w	800c288 <_dtoa_r+0x9a8>
 800c15c:	9b07      	ldr	r3, [sp, #28]
 800c15e:	2b02      	cmp	r3, #2
 800c160:	dc59      	bgt.n	800c216 <_dtoa_r+0x936>
 800c162:	e091      	b.n	800c288 <_dtoa_r+0x9a8>
 800c164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c166:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c16a:	e758      	b.n	800c01e <_dtoa_r+0x73e>
 800c16c:	9b04      	ldr	r3, [sp, #16]
 800c16e:	1e5e      	subs	r6, r3, #1
 800c170:	9b08      	ldr	r3, [sp, #32]
 800c172:	42b3      	cmp	r3, r6
 800c174:	bfbf      	itttt	lt
 800c176:	9b08      	ldrlt	r3, [sp, #32]
 800c178:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c17a:	9608      	strlt	r6, [sp, #32]
 800c17c:	1af3      	sublt	r3, r6, r3
 800c17e:	bfb4      	ite	lt
 800c180:	18d2      	addlt	r2, r2, r3
 800c182:	1b9e      	subge	r6, r3, r6
 800c184:	9b04      	ldr	r3, [sp, #16]
 800c186:	bfbc      	itt	lt
 800c188:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c18a:	2600      	movlt	r6, #0
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	bfb7      	itett	lt
 800c190:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c194:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c198:	1a9d      	sublt	r5, r3, r2
 800c19a:	2300      	movlt	r3, #0
 800c19c:	e741      	b.n	800c022 <_dtoa_r+0x742>
 800c19e:	9e08      	ldr	r6, [sp, #32]
 800c1a0:	9d05      	ldr	r5, [sp, #20]
 800c1a2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c1a4:	e748      	b.n	800c038 <_dtoa_r+0x758>
 800c1a6:	9a08      	ldr	r2, [sp, #32]
 800c1a8:	e770      	b.n	800c08c <_dtoa_r+0x7ac>
 800c1aa:	9b07      	ldr	r3, [sp, #28]
 800c1ac:	2b01      	cmp	r3, #1
 800c1ae:	dc19      	bgt.n	800c1e4 <_dtoa_r+0x904>
 800c1b0:	9b02      	ldr	r3, [sp, #8]
 800c1b2:	b9bb      	cbnz	r3, 800c1e4 <_dtoa_r+0x904>
 800c1b4:	9b03      	ldr	r3, [sp, #12]
 800c1b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1ba:	b99b      	cbnz	r3, 800c1e4 <_dtoa_r+0x904>
 800c1bc:	9b03      	ldr	r3, [sp, #12]
 800c1be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1c2:	0d1b      	lsrs	r3, r3, #20
 800c1c4:	051b      	lsls	r3, r3, #20
 800c1c6:	b183      	cbz	r3, 800c1ea <_dtoa_r+0x90a>
 800c1c8:	9b05      	ldr	r3, [sp, #20]
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	9305      	str	r3, [sp, #20]
 800c1ce:	9b06      	ldr	r3, [sp, #24]
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	9306      	str	r3, [sp, #24]
 800c1d4:	f04f 0801 	mov.w	r8, #1
 800c1d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	f47f af6f 	bne.w	800c0be <_dtoa_r+0x7de>
 800c1e0:	2001      	movs	r0, #1
 800c1e2:	e774      	b.n	800c0ce <_dtoa_r+0x7ee>
 800c1e4:	f04f 0800 	mov.w	r8, #0
 800c1e8:	e7f6      	b.n	800c1d8 <_dtoa_r+0x8f8>
 800c1ea:	4698      	mov	r8, r3
 800c1ec:	e7f4      	b.n	800c1d8 <_dtoa_r+0x8f8>
 800c1ee:	d082      	beq.n	800c0f6 <_dtoa_r+0x816>
 800c1f0:	9a05      	ldr	r2, [sp, #20]
 800c1f2:	331c      	adds	r3, #28
 800c1f4:	441a      	add	r2, r3
 800c1f6:	9205      	str	r2, [sp, #20]
 800c1f8:	9a06      	ldr	r2, [sp, #24]
 800c1fa:	441a      	add	r2, r3
 800c1fc:	441d      	add	r5, r3
 800c1fe:	9206      	str	r2, [sp, #24]
 800c200:	e779      	b.n	800c0f6 <_dtoa_r+0x816>
 800c202:	4603      	mov	r3, r0
 800c204:	e7f4      	b.n	800c1f0 <_dtoa_r+0x910>
 800c206:	9b04      	ldr	r3, [sp, #16]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	dc37      	bgt.n	800c27c <_dtoa_r+0x99c>
 800c20c:	9b07      	ldr	r3, [sp, #28]
 800c20e:	2b02      	cmp	r3, #2
 800c210:	dd34      	ble.n	800c27c <_dtoa_r+0x99c>
 800c212:	9b04      	ldr	r3, [sp, #16]
 800c214:	9301      	str	r3, [sp, #4]
 800c216:	9b01      	ldr	r3, [sp, #4]
 800c218:	b963      	cbnz	r3, 800c234 <_dtoa_r+0x954>
 800c21a:	4631      	mov	r1, r6
 800c21c:	2205      	movs	r2, #5
 800c21e:	4620      	mov	r0, r4
 800c220:	f000 f9fe 	bl	800c620 <__multadd>
 800c224:	4601      	mov	r1, r0
 800c226:	4606      	mov	r6, r0
 800c228:	4650      	mov	r0, sl
 800c22a:	f000 fc13 	bl	800ca54 <__mcmp>
 800c22e:	2800      	cmp	r0, #0
 800c230:	f73f adbb 	bgt.w	800bdaa <_dtoa_r+0x4ca>
 800c234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c236:	9d00      	ldr	r5, [sp, #0]
 800c238:	ea6f 0b03 	mvn.w	fp, r3
 800c23c:	f04f 0800 	mov.w	r8, #0
 800c240:	4631      	mov	r1, r6
 800c242:	4620      	mov	r0, r4
 800c244:	f000 f9ca 	bl	800c5dc <_Bfree>
 800c248:	2f00      	cmp	r7, #0
 800c24a:	f43f aeab 	beq.w	800bfa4 <_dtoa_r+0x6c4>
 800c24e:	f1b8 0f00 	cmp.w	r8, #0
 800c252:	d005      	beq.n	800c260 <_dtoa_r+0x980>
 800c254:	45b8      	cmp	r8, r7
 800c256:	d003      	beq.n	800c260 <_dtoa_r+0x980>
 800c258:	4641      	mov	r1, r8
 800c25a:	4620      	mov	r0, r4
 800c25c:	f000 f9be 	bl	800c5dc <_Bfree>
 800c260:	4639      	mov	r1, r7
 800c262:	4620      	mov	r0, r4
 800c264:	f000 f9ba 	bl	800c5dc <_Bfree>
 800c268:	e69c      	b.n	800bfa4 <_dtoa_r+0x6c4>
 800c26a:	2600      	movs	r6, #0
 800c26c:	4637      	mov	r7, r6
 800c26e:	e7e1      	b.n	800c234 <_dtoa_r+0x954>
 800c270:	46bb      	mov	fp, r7
 800c272:	4637      	mov	r7, r6
 800c274:	e599      	b.n	800bdaa <_dtoa_r+0x4ca>
 800c276:	bf00      	nop
 800c278:	40240000 	.word	0x40240000
 800c27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c27e:	2b00      	cmp	r3, #0
 800c280:	f000 80c8 	beq.w	800c414 <_dtoa_r+0xb34>
 800c284:	9b04      	ldr	r3, [sp, #16]
 800c286:	9301      	str	r3, [sp, #4]
 800c288:	2d00      	cmp	r5, #0
 800c28a:	dd05      	ble.n	800c298 <_dtoa_r+0x9b8>
 800c28c:	4639      	mov	r1, r7
 800c28e:	462a      	mov	r2, r5
 800c290:	4620      	mov	r0, r4
 800c292:	f000 fb73 	bl	800c97c <__lshift>
 800c296:	4607      	mov	r7, r0
 800c298:	f1b8 0f00 	cmp.w	r8, #0
 800c29c:	d05b      	beq.n	800c356 <_dtoa_r+0xa76>
 800c29e:	6879      	ldr	r1, [r7, #4]
 800c2a0:	4620      	mov	r0, r4
 800c2a2:	f000 f95b 	bl	800c55c <_Balloc>
 800c2a6:	4605      	mov	r5, r0
 800c2a8:	b928      	cbnz	r0, 800c2b6 <_dtoa_r+0x9d6>
 800c2aa:	4b83      	ldr	r3, [pc, #524]	; (800c4b8 <_dtoa_r+0xbd8>)
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c2b2:	f7ff bb2e 	b.w	800b912 <_dtoa_r+0x32>
 800c2b6:	693a      	ldr	r2, [r7, #16]
 800c2b8:	3202      	adds	r2, #2
 800c2ba:	0092      	lsls	r2, r2, #2
 800c2bc:	f107 010c 	add.w	r1, r7, #12
 800c2c0:	300c      	adds	r0, #12
 800c2c2:	f7ff fa76 	bl	800b7b2 <memcpy>
 800c2c6:	2201      	movs	r2, #1
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	f000 fb56 	bl	800c97c <__lshift>
 800c2d0:	9b00      	ldr	r3, [sp, #0]
 800c2d2:	3301      	adds	r3, #1
 800c2d4:	9304      	str	r3, [sp, #16]
 800c2d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2da:	4413      	add	r3, r2
 800c2dc:	9308      	str	r3, [sp, #32]
 800c2de:	9b02      	ldr	r3, [sp, #8]
 800c2e0:	f003 0301 	and.w	r3, r3, #1
 800c2e4:	46b8      	mov	r8, r7
 800c2e6:	9306      	str	r3, [sp, #24]
 800c2e8:	4607      	mov	r7, r0
 800c2ea:	9b04      	ldr	r3, [sp, #16]
 800c2ec:	4631      	mov	r1, r6
 800c2ee:	3b01      	subs	r3, #1
 800c2f0:	4650      	mov	r0, sl
 800c2f2:	9301      	str	r3, [sp, #4]
 800c2f4:	f7ff fa6b 	bl	800b7ce <quorem>
 800c2f8:	4641      	mov	r1, r8
 800c2fa:	9002      	str	r0, [sp, #8]
 800c2fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c300:	4650      	mov	r0, sl
 800c302:	f000 fba7 	bl	800ca54 <__mcmp>
 800c306:	463a      	mov	r2, r7
 800c308:	9005      	str	r0, [sp, #20]
 800c30a:	4631      	mov	r1, r6
 800c30c:	4620      	mov	r0, r4
 800c30e:	f000 fbbd 	bl	800ca8c <__mdiff>
 800c312:	68c2      	ldr	r2, [r0, #12]
 800c314:	4605      	mov	r5, r0
 800c316:	bb02      	cbnz	r2, 800c35a <_dtoa_r+0xa7a>
 800c318:	4601      	mov	r1, r0
 800c31a:	4650      	mov	r0, sl
 800c31c:	f000 fb9a 	bl	800ca54 <__mcmp>
 800c320:	4602      	mov	r2, r0
 800c322:	4629      	mov	r1, r5
 800c324:	4620      	mov	r0, r4
 800c326:	9209      	str	r2, [sp, #36]	; 0x24
 800c328:	f000 f958 	bl	800c5dc <_Bfree>
 800c32c:	9b07      	ldr	r3, [sp, #28]
 800c32e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c330:	9d04      	ldr	r5, [sp, #16]
 800c332:	ea43 0102 	orr.w	r1, r3, r2
 800c336:	9b06      	ldr	r3, [sp, #24]
 800c338:	4319      	orrs	r1, r3
 800c33a:	d110      	bne.n	800c35e <_dtoa_r+0xa7e>
 800c33c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c340:	d029      	beq.n	800c396 <_dtoa_r+0xab6>
 800c342:	9b05      	ldr	r3, [sp, #20]
 800c344:	2b00      	cmp	r3, #0
 800c346:	dd02      	ble.n	800c34e <_dtoa_r+0xa6e>
 800c348:	9b02      	ldr	r3, [sp, #8]
 800c34a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c34e:	9b01      	ldr	r3, [sp, #4]
 800c350:	f883 9000 	strb.w	r9, [r3]
 800c354:	e774      	b.n	800c240 <_dtoa_r+0x960>
 800c356:	4638      	mov	r0, r7
 800c358:	e7ba      	b.n	800c2d0 <_dtoa_r+0x9f0>
 800c35a:	2201      	movs	r2, #1
 800c35c:	e7e1      	b.n	800c322 <_dtoa_r+0xa42>
 800c35e:	9b05      	ldr	r3, [sp, #20]
 800c360:	2b00      	cmp	r3, #0
 800c362:	db04      	blt.n	800c36e <_dtoa_r+0xa8e>
 800c364:	9907      	ldr	r1, [sp, #28]
 800c366:	430b      	orrs	r3, r1
 800c368:	9906      	ldr	r1, [sp, #24]
 800c36a:	430b      	orrs	r3, r1
 800c36c:	d120      	bne.n	800c3b0 <_dtoa_r+0xad0>
 800c36e:	2a00      	cmp	r2, #0
 800c370:	dded      	ble.n	800c34e <_dtoa_r+0xa6e>
 800c372:	4651      	mov	r1, sl
 800c374:	2201      	movs	r2, #1
 800c376:	4620      	mov	r0, r4
 800c378:	f000 fb00 	bl	800c97c <__lshift>
 800c37c:	4631      	mov	r1, r6
 800c37e:	4682      	mov	sl, r0
 800c380:	f000 fb68 	bl	800ca54 <__mcmp>
 800c384:	2800      	cmp	r0, #0
 800c386:	dc03      	bgt.n	800c390 <_dtoa_r+0xab0>
 800c388:	d1e1      	bne.n	800c34e <_dtoa_r+0xa6e>
 800c38a:	f019 0f01 	tst.w	r9, #1
 800c38e:	d0de      	beq.n	800c34e <_dtoa_r+0xa6e>
 800c390:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c394:	d1d8      	bne.n	800c348 <_dtoa_r+0xa68>
 800c396:	9a01      	ldr	r2, [sp, #4]
 800c398:	2339      	movs	r3, #57	; 0x39
 800c39a:	7013      	strb	r3, [r2, #0]
 800c39c:	462b      	mov	r3, r5
 800c39e:	461d      	mov	r5, r3
 800c3a0:	3b01      	subs	r3, #1
 800c3a2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c3a6:	2a39      	cmp	r2, #57	; 0x39
 800c3a8:	d06c      	beq.n	800c484 <_dtoa_r+0xba4>
 800c3aa:	3201      	adds	r2, #1
 800c3ac:	701a      	strb	r2, [r3, #0]
 800c3ae:	e747      	b.n	800c240 <_dtoa_r+0x960>
 800c3b0:	2a00      	cmp	r2, #0
 800c3b2:	dd07      	ble.n	800c3c4 <_dtoa_r+0xae4>
 800c3b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3b8:	d0ed      	beq.n	800c396 <_dtoa_r+0xab6>
 800c3ba:	9a01      	ldr	r2, [sp, #4]
 800c3bc:	f109 0301 	add.w	r3, r9, #1
 800c3c0:	7013      	strb	r3, [r2, #0]
 800c3c2:	e73d      	b.n	800c240 <_dtoa_r+0x960>
 800c3c4:	9b04      	ldr	r3, [sp, #16]
 800c3c6:	9a08      	ldr	r2, [sp, #32]
 800c3c8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d043      	beq.n	800c458 <_dtoa_r+0xb78>
 800c3d0:	4651      	mov	r1, sl
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	220a      	movs	r2, #10
 800c3d6:	4620      	mov	r0, r4
 800c3d8:	f000 f922 	bl	800c620 <__multadd>
 800c3dc:	45b8      	cmp	r8, r7
 800c3de:	4682      	mov	sl, r0
 800c3e0:	f04f 0300 	mov.w	r3, #0
 800c3e4:	f04f 020a 	mov.w	r2, #10
 800c3e8:	4641      	mov	r1, r8
 800c3ea:	4620      	mov	r0, r4
 800c3ec:	d107      	bne.n	800c3fe <_dtoa_r+0xb1e>
 800c3ee:	f000 f917 	bl	800c620 <__multadd>
 800c3f2:	4680      	mov	r8, r0
 800c3f4:	4607      	mov	r7, r0
 800c3f6:	9b04      	ldr	r3, [sp, #16]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	9304      	str	r3, [sp, #16]
 800c3fc:	e775      	b.n	800c2ea <_dtoa_r+0xa0a>
 800c3fe:	f000 f90f 	bl	800c620 <__multadd>
 800c402:	4639      	mov	r1, r7
 800c404:	4680      	mov	r8, r0
 800c406:	2300      	movs	r3, #0
 800c408:	220a      	movs	r2, #10
 800c40a:	4620      	mov	r0, r4
 800c40c:	f000 f908 	bl	800c620 <__multadd>
 800c410:	4607      	mov	r7, r0
 800c412:	e7f0      	b.n	800c3f6 <_dtoa_r+0xb16>
 800c414:	9b04      	ldr	r3, [sp, #16]
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	9d00      	ldr	r5, [sp, #0]
 800c41a:	4631      	mov	r1, r6
 800c41c:	4650      	mov	r0, sl
 800c41e:	f7ff f9d6 	bl	800b7ce <quorem>
 800c422:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c426:	9b00      	ldr	r3, [sp, #0]
 800c428:	f805 9b01 	strb.w	r9, [r5], #1
 800c42c:	1aea      	subs	r2, r5, r3
 800c42e:	9b01      	ldr	r3, [sp, #4]
 800c430:	4293      	cmp	r3, r2
 800c432:	dd07      	ble.n	800c444 <_dtoa_r+0xb64>
 800c434:	4651      	mov	r1, sl
 800c436:	2300      	movs	r3, #0
 800c438:	220a      	movs	r2, #10
 800c43a:	4620      	mov	r0, r4
 800c43c:	f000 f8f0 	bl	800c620 <__multadd>
 800c440:	4682      	mov	sl, r0
 800c442:	e7ea      	b.n	800c41a <_dtoa_r+0xb3a>
 800c444:	9b01      	ldr	r3, [sp, #4]
 800c446:	2b00      	cmp	r3, #0
 800c448:	bfc8      	it	gt
 800c44a:	461d      	movgt	r5, r3
 800c44c:	9b00      	ldr	r3, [sp, #0]
 800c44e:	bfd8      	it	le
 800c450:	2501      	movle	r5, #1
 800c452:	441d      	add	r5, r3
 800c454:	f04f 0800 	mov.w	r8, #0
 800c458:	4651      	mov	r1, sl
 800c45a:	2201      	movs	r2, #1
 800c45c:	4620      	mov	r0, r4
 800c45e:	f000 fa8d 	bl	800c97c <__lshift>
 800c462:	4631      	mov	r1, r6
 800c464:	4682      	mov	sl, r0
 800c466:	f000 faf5 	bl	800ca54 <__mcmp>
 800c46a:	2800      	cmp	r0, #0
 800c46c:	dc96      	bgt.n	800c39c <_dtoa_r+0xabc>
 800c46e:	d102      	bne.n	800c476 <_dtoa_r+0xb96>
 800c470:	f019 0f01 	tst.w	r9, #1
 800c474:	d192      	bne.n	800c39c <_dtoa_r+0xabc>
 800c476:	462b      	mov	r3, r5
 800c478:	461d      	mov	r5, r3
 800c47a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c47e:	2a30      	cmp	r2, #48	; 0x30
 800c480:	d0fa      	beq.n	800c478 <_dtoa_r+0xb98>
 800c482:	e6dd      	b.n	800c240 <_dtoa_r+0x960>
 800c484:	9a00      	ldr	r2, [sp, #0]
 800c486:	429a      	cmp	r2, r3
 800c488:	d189      	bne.n	800c39e <_dtoa_r+0xabe>
 800c48a:	f10b 0b01 	add.w	fp, fp, #1
 800c48e:	2331      	movs	r3, #49	; 0x31
 800c490:	e796      	b.n	800c3c0 <_dtoa_r+0xae0>
 800c492:	4b0a      	ldr	r3, [pc, #40]	; (800c4bc <_dtoa_r+0xbdc>)
 800c494:	f7ff ba99 	b.w	800b9ca <_dtoa_r+0xea>
 800c498:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f47f aa6d 	bne.w	800b97a <_dtoa_r+0x9a>
 800c4a0:	4b07      	ldr	r3, [pc, #28]	; (800c4c0 <_dtoa_r+0xbe0>)
 800c4a2:	f7ff ba92 	b.w	800b9ca <_dtoa_r+0xea>
 800c4a6:	9b01      	ldr	r3, [sp, #4]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	dcb5      	bgt.n	800c418 <_dtoa_r+0xb38>
 800c4ac:	9b07      	ldr	r3, [sp, #28]
 800c4ae:	2b02      	cmp	r3, #2
 800c4b0:	f73f aeb1 	bgt.w	800c216 <_dtoa_r+0x936>
 800c4b4:	e7b0      	b.n	800c418 <_dtoa_r+0xb38>
 800c4b6:	bf00      	nop
 800c4b8:	0800e2cc 	.word	0x0800e2cc
 800c4bc:	0800e22c 	.word	0x0800e22c
 800c4c0:	0800e250 	.word	0x0800e250

0800c4c4 <_free_r>:
 800c4c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c4c6:	2900      	cmp	r1, #0
 800c4c8:	d044      	beq.n	800c554 <_free_r+0x90>
 800c4ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4ce:	9001      	str	r0, [sp, #4]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f1a1 0404 	sub.w	r4, r1, #4
 800c4d6:	bfb8      	it	lt
 800c4d8:	18e4      	addlt	r4, r4, r3
 800c4da:	f7fe faeb 	bl	800aab4 <__malloc_lock>
 800c4de:	4a1e      	ldr	r2, [pc, #120]	; (800c558 <_free_r+0x94>)
 800c4e0:	9801      	ldr	r0, [sp, #4]
 800c4e2:	6813      	ldr	r3, [r2, #0]
 800c4e4:	b933      	cbnz	r3, 800c4f4 <_free_r+0x30>
 800c4e6:	6063      	str	r3, [r4, #4]
 800c4e8:	6014      	str	r4, [r2, #0]
 800c4ea:	b003      	add	sp, #12
 800c4ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c4f0:	f7fe bae6 	b.w	800aac0 <__malloc_unlock>
 800c4f4:	42a3      	cmp	r3, r4
 800c4f6:	d908      	bls.n	800c50a <_free_r+0x46>
 800c4f8:	6825      	ldr	r5, [r4, #0]
 800c4fa:	1961      	adds	r1, r4, r5
 800c4fc:	428b      	cmp	r3, r1
 800c4fe:	bf01      	itttt	eq
 800c500:	6819      	ldreq	r1, [r3, #0]
 800c502:	685b      	ldreq	r3, [r3, #4]
 800c504:	1949      	addeq	r1, r1, r5
 800c506:	6021      	streq	r1, [r4, #0]
 800c508:	e7ed      	b.n	800c4e6 <_free_r+0x22>
 800c50a:	461a      	mov	r2, r3
 800c50c:	685b      	ldr	r3, [r3, #4]
 800c50e:	b10b      	cbz	r3, 800c514 <_free_r+0x50>
 800c510:	42a3      	cmp	r3, r4
 800c512:	d9fa      	bls.n	800c50a <_free_r+0x46>
 800c514:	6811      	ldr	r1, [r2, #0]
 800c516:	1855      	adds	r5, r2, r1
 800c518:	42a5      	cmp	r5, r4
 800c51a:	d10b      	bne.n	800c534 <_free_r+0x70>
 800c51c:	6824      	ldr	r4, [r4, #0]
 800c51e:	4421      	add	r1, r4
 800c520:	1854      	adds	r4, r2, r1
 800c522:	42a3      	cmp	r3, r4
 800c524:	6011      	str	r1, [r2, #0]
 800c526:	d1e0      	bne.n	800c4ea <_free_r+0x26>
 800c528:	681c      	ldr	r4, [r3, #0]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	6053      	str	r3, [r2, #4]
 800c52e:	440c      	add	r4, r1
 800c530:	6014      	str	r4, [r2, #0]
 800c532:	e7da      	b.n	800c4ea <_free_r+0x26>
 800c534:	d902      	bls.n	800c53c <_free_r+0x78>
 800c536:	230c      	movs	r3, #12
 800c538:	6003      	str	r3, [r0, #0]
 800c53a:	e7d6      	b.n	800c4ea <_free_r+0x26>
 800c53c:	6825      	ldr	r5, [r4, #0]
 800c53e:	1961      	adds	r1, r4, r5
 800c540:	428b      	cmp	r3, r1
 800c542:	bf04      	itt	eq
 800c544:	6819      	ldreq	r1, [r3, #0]
 800c546:	685b      	ldreq	r3, [r3, #4]
 800c548:	6063      	str	r3, [r4, #4]
 800c54a:	bf04      	itt	eq
 800c54c:	1949      	addeq	r1, r1, r5
 800c54e:	6021      	streq	r1, [r4, #0]
 800c550:	6054      	str	r4, [r2, #4]
 800c552:	e7ca      	b.n	800c4ea <_free_r+0x26>
 800c554:	b003      	add	sp, #12
 800c556:	bd30      	pop	{r4, r5, pc}
 800c558:	200007f8 	.word	0x200007f8

0800c55c <_Balloc>:
 800c55c:	b570      	push	{r4, r5, r6, lr}
 800c55e:	69c6      	ldr	r6, [r0, #28]
 800c560:	4604      	mov	r4, r0
 800c562:	460d      	mov	r5, r1
 800c564:	b976      	cbnz	r6, 800c584 <_Balloc+0x28>
 800c566:	2010      	movs	r0, #16
 800c568:	f7fe f9f4 	bl	800a954 <malloc>
 800c56c:	4602      	mov	r2, r0
 800c56e:	61e0      	str	r0, [r4, #28]
 800c570:	b920      	cbnz	r0, 800c57c <_Balloc+0x20>
 800c572:	4b18      	ldr	r3, [pc, #96]	; (800c5d4 <_Balloc+0x78>)
 800c574:	4818      	ldr	r0, [pc, #96]	; (800c5d8 <_Balloc+0x7c>)
 800c576:	216b      	movs	r1, #107	; 0x6b
 800c578:	f000 fd8c 	bl	800d094 <__assert_func>
 800c57c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c580:	6006      	str	r6, [r0, #0]
 800c582:	60c6      	str	r6, [r0, #12]
 800c584:	69e6      	ldr	r6, [r4, #28]
 800c586:	68f3      	ldr	r3, [r6, #12]
 800c588:	b183      	cbz	r3, 800c5ac <_Balloc+0x50>
 800c58a:	69e3      	ldr	r3, [r4, #28]
 800c58c:	68db      	ldr	r3, [r3, #12]
 800c58e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c592:	b9b8      	cbnz	r0, 800c5c4 <_Balloc+0x68>
 800c594:	2101      	movs	r1, #1
 800c596:	fa01 f605 	lsl.w	r6, r1, r5
 800c59a:	1d72      	adds	r2, r6, #5
 800c59c:	0092      	lsls	r2, r2, #2
 800c59e:	4620      	mov	r0, r4
 800c5a0:	f000 fd96 	bl	800d0d0 <_calloc_r>
 800c5a4:	b160      	cbz	r0, 800c5c0 <_Balloc+0x64>
 800c5a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c5aa:	e00e      	b.n	800c5ca <_Balloc+0x6e>
 800c5ac:	2221      	movs	r2, #33	; 0x21
 800c5ae:	2104      	movs	r1, #4
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	f000 fd8d 	bl	800d0d0 <_calloc_r>
 800c5b6:	69e3      	ldr	r3, [r4, #28]
 800c5b8:	60f0      	str	r0, [r6, #12]
 800c5ba:	68db      	ldr	r3, [r3, #12]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d1e4      	bne.n	800c58a <_Balloc+0x2e>
 800c5c0:	2000      	movs	r0, #0
 800c5c2:	bd70      	pop	{r4, r5, r6, pc}
 800c5c4:	6802      	ldr	r2, [r0, #0]
 800c5c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c5d0:	e7f7      	b.n	800c5c2 <_Balloc+0x66>
 800c5d2:	bf00      	nop
 800c5d4:	0800e25d 	.word	0x0800e25d
 800c5d8:	0800e2dd 	.word	0x0800e2dd

0800c5dc <_Bfree>:
 800c5dc:	b570      	push	{r4, r5, r6, lr}
 800c5de:	69c6      	ldr	r6, [r0, #28]
 800c5e0:	4605      	mov	r5, r0
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	b976      	cbnz	r6, 800c604 <_Bfree+0x28>
 800c5e6:	2010      	movs	r0, #16
 800c5e8:	f7fe f9b4 	bl	800a954 <malloc>
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	61e8      	str	r0, [r5, #28]
 800c5f0:	b920      	cbnz	r0, 800c5fc <_Bfree+0x20>
 800c5f2:	4b09      	ldr	r3, [pc, #36]	; (800c618 <_Bfree+0x3c>)
 800c5f4:	4809      	ldr	r0, [pc, #36]	; (800c61c <_Bfree+0x40>)
 800c5f6:	218f      	movs	r1, #143	; 0x8f
 800c5f8:	f000 fd4c 	bl	800d094 <__assert_func>
 800c5fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c600:	6006      	str	r6, [r0, #0]
 800c602:	60c6      	str	r6, [r0, #12]
 800c604:	b13c      	cbz	r4, 800c616 <_Bfree+0x3a>
 800c606:	69eb      	ldr	r3, [r5, #28]
 800c608:	6862      	ldr	r2, [r4, #4]
 800c60a:	68db      	ldr	r3, [r3, #12]
 800c60c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c610:	6021      	str	r1, [r4, #0]
 800c612:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c616:	bd70      	pop	{r4, r5, r6, pc}
 800c618:	0800e25d 	.word	0x0800e25d
 800c61c:	0800e2dd 	.word	0x0800e2dd

0800c620 <__multadd>:
 800c620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c624:	690d      	ldr	r5, [r1, #16]
 800c626:	4607      	mov	r7, r0
 800c628:	460c      	mov	r4, r1
 800c62a:	461e      	mov	r6, r3
 800c62c:	f101 0c14 	add.w	ip, r1, #20
 800c630:	2000      	movs	r0, #0
 800c632:	f8dc 3000 	ldr.w	r3, [ip]
 800c636:	b299      	uxth	r1, r3
 800c638:	fb02 6101 	mla	r1, r2, r1, r6
 800c63c:	0c1e      	lsrs	r6, r3, #16
 800c63e:	0c0b      	lsrs	r3, r1, #16
 800c640:	fb02 3306 	mla	r3, r2, r6, r3
 800c644:	b289      	uxth	r1, r1
 800c646:	3001      	adds	r0, #1
 800c648:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c64c:	4285      	cmp	r5, r0
 800c64e:	f84c 1b04 	str.w	r1, [ip], #4
 800c652:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c656:	dcec      	bgt.n	800c632 <__multadd+0x12>
 800c658:	b30e      	cbz	r6, 800c69e <__multadd+0x7e>
 800c65a:	68a3      	ldr	r3, [r4, #8]
 800c65c:	42ab      	cmp	r3, r5
 800c65e:	dc19      	bgt.n	800c694 <__multadd+0x74>
 800c660:	6861      	ldr	r1, [r4, #4]
 800c662:	4638      	mov	r0, r7
 800c664:	3101      	adds	r1, #1
 800c666:	f7ff ff79 	bl	800c55c <_Balloc>
 800c66a:	4680      	mov	r8, r0
 800c66c:	b928      	cbnz	r0, 800c67a <__multadd+0x5a>
 800c66e:	4602      	mov	r2, r0
 800c670:	4b0c      	ldr	r3, [pc, #48]	; (800c6a4 <__multadd+0x84>)
 800c672:	480d      	ldr	r0, [pc, #52]	; (800c6a8 <__multadd+0x88>)
 800c674:	21ba      	movs	r1, #186	; 0xba
 800c676:	f000 fd0d 	bl	800d094 <__assert_func>
 800c67a:	6922      	ldr	r2, [r4, #16]
 800c67c:	3202      	adds	r2, #2
 800c67e:	f104 010c 	add.w	r1, r4, #12
 800c682:	0092      	lsls	r2, r2, #2
 800c684:	300c      	adds	r0, #12
 800c686:	f7ff f894 	bl	800b7b2 <memcpy>
 800c68a:	4621      	mov	r1, r4
 800c68c:	4638      	mov	r0, r7
 800c68e:	f7ff ffa5 	bl	800c5dc <_Bfree>
 800c692:	4644      	mov	r4, r8
 800c694:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c698:	3501      	adds	r5, #1
 800c69a:	615e      	str	r6, [r3, #20]
 800c69c:	6125      	str	r5, [r4, #16]
 800c69e:	4620      	mov	r0, r4
 800c6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6a4:	0800e2cc 	.word	0x0800e2cc
 800c6a8:	0800e2dd 	.word	0x0800e2dd

0800c6ac <__hi0bits>:
 800c6ac:	0c03      	lsrs	r3, r0, #16
 800c6ae:	041b      	lsls	r3, r3, #16
 800c6b0:	b9d3      	cbnz	r3, 800c6e8 <__hi0bits+0x3c>
 800c6b2:	0400      	lsls	r0, r0, #16
 800c6b4:	2310      	movs	r3, #16
 800c6b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c6ba:	bf04      	itt	eq
 800c6bc:	0200      	lsleq	r0, r0, #8
 800c6be:	3308      	addeq	r3, #8
 800c6c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c6c4:	bf04      	itt	eq
 800c6c6:	0100      	lsleq	r0, r0, #4
 800c6c8:	3304      	addeq	r3, #4
 800c6ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c6ce:	bf04      	itt	eq
 800c6d0:	0080      	lsleq	r0, r0, #2
 800c6d2:	3302      	addeq	r3, #2
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	db05      	blt.n	800c6e4 <__hi0bits+0x38>
 800c6d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c6dc:	f103 0301 	add.w	r3, r3, #1
 800c6e0:	bf08      	it	eq
 800c6e2:	2320      	moveq	r3, #32
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	4770      	bx	lr
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	e7e4      	b.n	800c6b6 <__hi0bits+0xa>

0800c6ec <__lo0bits>:
 800c6ec:	6803      	ldr	r3, [r0, #0]
 800c6ee:	f013 0207 	ands.w	r2, r3, #7
 800c6f2:	d00c      	beq.n	800c70e <__lo0bits+0x22>
 800c6f4:	07d9      	lsls	r1, r3, #31
 800c6f6:	d422      	bmi.n	800c73e <__lo0bits+0x52>
 800c6f8:	079a      	lsls	r2, r3, #30
 800c6fa:	bf49      	itett	mi
 800c6fc:	085b      	lsrmi	r3, r3, #1
 800c6fe:	089b      	lsrpl	r3, r3, #2
 800c700:	6003      	strmi	r3, [r0, #0]
 800c702:	2201      	movmi	r2, #1
 800c704:	bf5c      	itt	pl
 800c706:	6003      	strpl	r3, [r0, #0]
 800c708:	2202      	movpl	r2, #2
 800c70a:	4610      	mov	r0, r2
 800c70c:	4770      	bx	lr
 800c70e:	b299      	uxth	r1, r3
 800c710:	b909      	cbnz	r1, 800c716 <__lo0bits+0x2a>
 800c712:	0c1b      	lsrs	r3, r3, #16
 800c714:	2210      	movs	r2, #16
 800c716:	b2d9      	uxtb	r1, r3
 800c718:	b909      	cbnz	r1, 800c71e <__lo0bits+0x32>
 800c71a:	3208      	adds	r2, #8
 800c71c:	0a1b      	lsrs	r3, r3, #8
 800c71e:	0719      	lsls	r1, r3, #28
 800c720:	bf04      	itt	eq
 800c722:	091b      	lsreq	r3, r3, #4
 800c724:	3204      	addeq	r2, #4
 800c726:	0799      	lsls	r1, r3, #30
 800c728:	bf04      	itt	eq
 800c72a:	089b      	lsreq	r3, r3, #2
 800c72c:	3202      	addeq	r2, #2
 800c72e:	07d9      	lsls	r1, r3, #31
 800c730:	d403      	bmi.n	800c73a <__lo0bits+0x4e>
 800c732:	085b      	lsrs	r3, r3, #1
 800c734:	f102 0201 	add.w	r2, r2, #1
 800c738:	d003      	beq.n	800c742 <__lo0bits+0x56>
 800c73a:	6003      	str	r3, [r0, #0]
 800c73c:	e7e5      	b.n	800c70a <__lo0bits+0x1e>
 800c73e:	2200      	movs	r2, #0
 800c740:	e7e3      	b.n	800c70a <__lo0bits+0x1e>
 800c742:	2220      	movs	r2, #32
 800c744:	e7e1      	b.n	800c70a <__lo0bits+0x1e>
	...

0800c748 <__i2b>:
 800c748:	b510      	push	{r4, lr}
 800c74a:	460c      	mov	r4, r1
 800c74c:	2101      	movs	r1, #1
 800c74e:	f7ff ff05 	bl	800c55c <_Balloc>
 800c752:	4602      	mov	r2, r0
 800c754:	b928      	cbnz	r0, 800c762 <__i2b+0x1a>
 800c756:	4b05      	ldr	r3, [pc, #20]	; (800c76c <__i2b+0x24>)
 800c758:	4805      	ldr	r0, [pc, #20]	; (800c770 <__i2b+0x28>)
 800c75a:	f240 1145 	movw	r1, #325	; 0x145
 800c75e:	f000 fc99 	bl	800d094 <__assert_func>
 800c762:	2301      	movs	r3, #1
 800c764:	6144      	str	r4, [r0, #20]
 800c766:	6103      	str	r3, [r0, #16]
 800c768:	bd10      	pop	{r4, pc}
 800c76a:	bf00      	nop
 800c76c:	0800e2cc 	.word	0x0800e2cc
 800c770:	0800e2dd 	.word	0x0800e2dd

0800c774 <__multiply>:
 800c774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c778:	4691      	mov	r9, r2
 800c77a:	690a      	ldr	r2, [r1, #16]
 800c77c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c780:	429a      	cmp	r2, r3
 800c782:	bfb8      	it	lt
 800c784:	460b      	movlt	r3, r1
 800c786:	460c      	mov	r4, r1
 800c788:	bfbc      	itt	lt
 800c78a:	464c      	movlt	r4, r9
 800c78c:	4699      	movlt	r9, r3
 800c78e:	6927      	ldr	r7, [r4, #16]
 800c790:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c794:	68a3      	ldr	r3, [r4, #8]
 800c796:	6861      	ldr	r1, [r4, #4]
 800c798:	eb07 060a 	add.w	r6, r7, sl
 800c79c:	42b3      	cmp	r3, r6
 800c79e:	b085      	sub	sp, #20
 800c7a0:	bfb8      	it	lt
 800c7a2:	3101      	addlt	r1, #1
 800c7a4:	f7ff feda 	bl	800c55c <_Balloc>
 800c7a8:	b930      	cbnz	r0, 800c7b8 <__multiply+0x44>
 800c7aa:	4602      	mov	r2, r0
 800c7ac:	4b44      	ldr	r3, [pc, #272]	; (800c8c0 <__multiply+0x14c>)
 800c7ae:	4845      	ldr	r0, [pc, #276]	; (800c8c4 <__multiply+0x150>)
 800c7b0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c7b4:	f000 fc6e 	bl	800d094 <__assert_func>
 800c7b8:	f100 0514 	add.w	r5, r0, #20
 800c7bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c7c0:	462b      	mov	r3, r5
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	4543      	cmp	r3, r8
 800c7c6:	d321      	bcc.n	800c80c <__multiply+0x98>
 800c7c8:	f104 0314 	add.w	r3, r4, #20
 800c7cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c7d0:	f109 0314 	add.w	r3, r9, #20
 800c7d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c7d8:	9202      	str	r2, [sp, #8]
 800c7da:	1b3a      	subs	r2, r7, r4
 800c7dc:	3a15      	subs	r2, #21
 800c7de:	f022 0203 	bic.w	r2, r2, #3
 800c7e2:	3204      	adds	r2, #4
 800c7e4:	f104 0115 	add.w	r1, r4, #21
 800c7e8:	428f      	cmp	r7, r1
 800c7ea:	bf38      	it	cc
 800c7ec:	2204      	movcc	r2, #4
 800c7ee:	9201      	str	r2, [sp, #4]
 800c7f0:	9a02      	ldr	r2, [sp, #8]
 800c7f2:	9303      	str	r3, [sp, #12]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d80c      	bhi.n	800c812 <__multiply+0x9e>
 800c7f8:	2e00      	cmp	r6, #0
 800c7fa:	dd03      	ble.n	800c804 <__multiply+0x90>
 800c7fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c800:	2b00      	cmp	r3, #0
 800c802:	d05b      	beq.n	800c8bc <__multiply+0x148>
 800c804:	6106      	str	r6, [r0, #16]
 800c806:	b005      	add	sp, #20
 800c808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c80c:	f843 2b04 	str.w	r2, [r3], #4
 800c810:	e7d8      	b.n	800c7c4 <__multiply+0x50>
 800c812:	f8b3 a000 	ldrh.w	sl, [r3]
 800c816:	f1ba 0f00 	cmp.w	sl, #0
 800c81a:	d024      	beq.n	800c866 <__multiply+0xf2>
 800c81c:	f104 0e14 	add.w	lr, r4, #20
 800c820:	46a9      	mov	r9, r5
 800c822:	f04f 0c00 	mov.w	ip, #0
 800c826:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c82a:	f8d9 1000 	ldr.w	r1, [r9]
 800c82e:	fa1f fb82 	uxth.w	fp, r2
 800c832:	b289      	uxth	r1, r1
 800c834:	fb0a 110b 	mla	r1, sl, fp, r1
 800c838:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c83c:	f8d9 2000 	ldr.w	r2, [r9]
 800c840:	4461      	add	r1, ip
 800c842:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c846:	fb0a c20b 	mla	r2, sl, fp, ip
 800c84a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c84e:	b289      	uxth	r1, r1
 800c850:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c854:	4577      	cmp	r7, lr
 800c856:	f849 1b04 	str.w	r1, [r9], #4
 800c85a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c85e:	d8e2      	bhi.n	800c826 <__multiply+0xb2>
 800c860:	9a01      	ldr	r2, [sp, #4]
 800c862:	f845 c002 	str.w	ip, [r5, r2]
 800c866:	9a03      	ldr	r2, [sp, #12]
 800c868:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c86c:	3304      	adds	r3, #4
 800c86e:	f1b9 0f00 	cmp.w	r9, #0
 800c872:	d021      	beq.n	800c8b8 <__multiply+0x144>
 800c874:	6829      	ldr	r1, [r5, #0]
 800c876:	f104 0c14 	add.w	ip, r4, #20
 800c87a:	46ae      	mov	lr, r5
 800c87c:	f04f 0a00 	mov.w	sl, #0
 800c880:	f8bc b000 	ldrh.w	fp, [ip]
 800c884:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c888:	fb09 220b 	mla	r2, r9, fp, r2
 800c88c:	4452      	add	r2, sl
 800c88e:	b289      	uxth	r1, r1
 800c890:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c894:	f84e 1b04 	str.w	r1, [lr], #4
 800c898:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c89c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8a0:	f8be 1000 	ldrh.w	r1, [lr]
 800c8a4:	fb09 110a 	mla	r1, r9, sl, r1
 800c8a8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c8ac:	4567      	cmp	r7, ip
 800c8ae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c8b2:	d8e5      	bhi.n	800c880 <__multiply+0x10c>
 800c8b4:	9a01      	ldr	r2, [sp, #4]
 800c8b6:	50a9      	str	r1, [r5, r2]
 800c8b8:	3504      	adds	r5, #4
 800c8ba:	e799      	b.n	800c7f0 <__multiply+0x7c>
 800c8bc:	3e01      	subs	r6, #1
 800c8be:	e79b      	b.n	800c7f8 <__multiply+0x84>
 800c8c0:	0800e2cc 	.word	0x0800e2cc
 800c8c4:	0800e2dd 	.word	0x0800e2dd

0800c8c8 <__pow5mult>:
 800c8c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8cc:	4615      	mov	r5, r2
 800c8ce:	f012 0203 	ands.w	r2, r2, #3
 800c8d2:	4606      	mov	r6, r0
 800c8d4:	460f      	mov	r7, r1
 800c8d6:	d007      	beq.n	800c8e8 <__pow5mult+0x20>
 800c8d8:	4c25      	ldr	r4, [pc, #148]	; (800c970 <__pow5mult+0xa8>)
 800c8da:	3a01      	subs	r2, #1
 800c8dc:	2300      	movs	r3, #0
 800c8de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c8e2:	f7ff fe9d 	bl	800c620 <__multadd>
 800c8e6:	4607      	mov	r7, r0
 800c8e8:	10ad      	asrs	r5, r5, #2
 800c8ea:	d03d      	beq.n	800c968 <__pow5mult+0xa0>
 800c8ec:	69f4      	ldr	r4, [r6, #28]
 800c8ee:	b97c      	cbnz	r4, 800c910 <__pow5mult+0x48>
 800c8f0:	2010      	movs	r0, #16
 800c8f2:	f7fe f82f 	bl	800a954 <malloc>
 800c8f6:	4602      	mov	r2, r0
 800c8f8:	61f0      	str	r0, [r6, #28]
 800c8fa:	b928      	cbnz	r0, 800c908 <__pow5mult+0x40>
 800c8fc:	4b1d      	ldr	r3, [pc, #116]	; (800c974 <__pow5mult+0xac>)
 800c8fe:	481e      	ldr	r0, [pc, #120]	; (800c978 <__pow5mult+0xb0>)
 800c900:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c904:	f000 fbc6 	bl	800d094 <__assert_func>
 800c908:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c90c:	6004      	str	r4, [r0, #0]
 800c90e:	60c4      	str	r4, [r0, #12]
 800c910:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c914:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c918:	b94c      	cbnz	r4, 800c92e <__pow5mult+0x66>
 800c91a:	f240 2171 	movw	r1, #625	; 0x271
 800c91e:	4630      	mov	r0, r6
 800c920:	f7ff ff12 	bl	800c748 <__i2b>
 800c924:	2300      	movs	r3, #0
 800c926:	f8c8 0008 	str.w	r0, [r8, #8]
 800c92a:	4604      	mov	r4, r0
 800c92c:	6003      	str	r3, [r0, #0]
 800c92e:	f04f 0900 	mov.w	r9, #0
 800c932:	07eb      	lsls	r3, r5, #31
 800c934:	d50a      	bpl.n	800c94c <__pow5mult+0x84>
 800c936:	4639      	mov	r1, r7
 800c938:	4622      	mov	r2, r4
 800c93a:	4630      	mov	r0, r6
 800c93c:	f7ff ff1a 	bl	800c774 <__multiply>
 800c940:	4639      	mov	r1, r7
 800c942:	4680      	mov	r8, r0
 800c944:	4630      	mov	r0, r6
 800c946:	f7ff fe49 	bl	800c5dc <_Bfree>
 800c94a:	4647      	mov	r7, r8
 800c94c:	106d      	asrs	r5, r5, #1
 800c94e:	d00b      	beq.n	800c968 <__pow5mult+0xa0>
 800c950:	6820      	ldr	r0, [r4, #0]
 800c952:	b938      	cbnz	r0, 800c964 <__pow5mult+0x9c>
 800c954:	4622      	mov	r2, r4
 800c956:	4621      	mov	r1, r4
 800c958:	4630      	mov	r0, r6
 800c95a:	f7ff ff0b 	bl	800c774 <__multiply>
 800c95e:	6020      	str	r0, [r4, #0]
 800c960:	f8c0 9000 	str.w	r9, [r0]
 800c964:	4604      	mov	r4, r0
 800c966:	e7e4      	b.n	800c932 <__pow5mult+0x6a>
 800c968:	4638      	mov	r0, r7
 800c96a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c96e:	bf00      	nop
 800c970:	0800e428 	.word	0x0800e428
 800c974:	0800e25d 	.word	0x0800e25d
 800c978:	0800e2dd 	.word	0x0800e2dd

0800c97c <__lshift>:
 800c97c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c980:	460c      	mov	r4, r1
 800c982:	6849      	ldr	r1, [r1, #4]
 800c984:	6923      	ldr	r3, [r4, #16]
 800c986:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c98a:	68a3      	ldr	r3, [r4, #8]
 800c98c:	4607      	mov	r7, r0
 800c98e:	4691      	mov	r9, r2
 800c990:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c994:	f108 0601 	add.w	r6, r8, #1
 800c998:	42b3      	cmp	r3, r6
 800c99a:	db0b      	blt.n	800c9b4 <__lshift+0x38>
 800c99c:	4638      	mov	r0, r7
 800c99e:	f7ff fddd 	bl	800c55c <_Balloc>
 800c9a2:	4605      	mov	r5, r0
 800c9a4:	b948      	cbnz	r0, 800c9ba <__lshift+0x3e>
 800c9a6:	4602      	mov	r2, r0
 800c9a8:	4b28      	ldr	r3, [pc, #160]	; (800ca4c <__lshift+0xd0>)
 800c9aa:	4829      	ldr	r0, [pc, #164]	; (800ca50 <__lshift+0xd4>)
 800c9ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c9b0:	f000 fb70 	bl	800d094 <__assert_func>
 800c9b4:	3101      	adds	r1, #1
 800c9b6:	005b      	lsls	r3, r3, #1
 800c9b8:	e7ee      	b.n	800c998 <__lshift+0x1c>
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	f100 0114 	add.w	r1, r0, #20
 800c9c0:	f100 0210 	add.w	r2, r0, #16
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	4553      	cmp	r3, sl
 800c9c8:	db33      	blt.n	800ca32 <__lshift+0xb6>
 800c9ca:	6920      	ldr	r0, [r4, #16]
 800c9cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c9d0:	f104 0314 	add.w	r3, r4, #20
 800c9d4:	f019 091f 	ands.w	r9, r9, #31
 800c9d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c9dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c9e0:	d02b      	beq.n	800ca3a <__lshift+0xbe>
 800c9e2:	f1c9 0e20 	rsb	lr, r9, #32
 800c9e6:	468a      	mov	sl, r1
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	6818      	ldr	r0, [r3, #0]
 800c9ec:	fa00 f009 	lsl.w	r0, r0, r9
 800c9f0:	4310      	orrs	r0, r2
 800c9f2:	f84a 0b04 	str.w	r0, [sl], #4
 800c9f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9fa:	459c      	cmp	ip, r3
 800c9fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800ca00:	d8f3      	bhi.n	800c9ea <__lshift+0x6e>
 800ca02:	ebac 0304 	sub.w	r3, ip, r4
 800ca06:	3b15      	subs	r3, #21
 800ca08:	f023 0303 	bic.w	r3, r3, #3
 800ca0c:	3304      	adds	r3, #4
 800ca0e:	f104 0015 	add.w	r0, r4, #21
 800ca12:	4584      	cmp	ip, r0
 800ca14:	bf38      	it	cc
 800ca16:	2304      	movcc	r3, #4
 800ca18:	50ca      	str	r2, [r1, r3]
 800ca1a:	b10a      	cbz	r2, 800ca20 <__lshift+0xa4>
 800ca1c:	f108 0602 	add.w	r6, r8, #2
 800ca20:	3e01      	subs	r6, #1
 800ca22:	4638      	mov	r0, r7
 800ca24:	612e      	str	r6, [r5, #16]
 800ca26:	4621      	mov	r1, r4
 800ca28:	f7ff fdd8 	bl	800c5dc <_Bfree>
 800ca2c:	4628      	mov	r0, r5
 800ca2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca32:	f842 0f04 	str.w	r0, [r2, #4]!
 800ca36:	3301      	adds	r3, #1
 800ca38:	e7c5      	b.n	800c9c6 <__lshift+0x4a>
 800ca3a:	3904      	subs	r1, #4
 800ca3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca40:	f841 2f04 	str.w	r2, [r1, #4]!
 800ca44:	459c      	cmp	ip, r3
 800ca46:	d8f9      	bhi.n	800ca3c <__lshift+0xc0>
 800ca48:	e7ea      	b.n	800ca20 <__lshift+0xa4>
 800ca4a:	bf00      	nop
 800ca4c:	0800e2cc 	.word	0x0800e2cc
 800ca50:	0800e2dd 	.word	0x0800e2dd

0800ca54 <__mcmp>:
 800ca54:	b530      	push	{r4, r5, lr}
 800ca56:	6902      	ldr	r2, [r0, #16]
 800ca58:	690c      	ldr	r4, [r1, #16]
 800ca5a:	1b12      	subs	r2, r2, r4
 800ca5c:	d10e      	bne.n	800ca7c <__mcmp+0x28>
 800ca5e:	f100 0314 	add.w	r3, r0, #20
 800ca62:	3114      	adds	r1, #20
 800ca64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ca68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ca6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ca70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ca74:	42a5      	cmp	r5, r4
 800ca76:	d003      	beq.n	800ca80 <__mcmp+0x2c>
 800ca78:	d305      	bcc.n	800ca86 <__mcmp+0x32>
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	4610      	mov	r0, r2
 800ca7e:	bd30      	pop	{r4, r5, pc}
 800ca80:	4283      	cmp	r3, r0
 800ca82:	d3f3      	bcc.n	800ca6c <__mcmp+0x18>
 800ca84:	e7fa      	b.n	800ca7c <__mcmp+0x28>
 800ca86:	f04f 32ff 	mov.w	r2, #4294967295
 800ca8a:	e7f7      	b.n	800ca7c <__mcmp+0x28>

0800ca8c <__mdiff>:
 800ca8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca90:	460c      	mov	r4, r1
 800ca92:	4606      	mov	r6, r0
 800ca94:	4611      	mov	r1, r2
 800ca96:	4620      	mov	r0, r4
 800ca98:	4690      	mov	r8, r2
 800ca9a:	f7ff ffdb 	bl	800ca54 <__mcmp>
 800ca9e:	1e05      	subs	r5, r0, #0
 800caa0:	d110      	bne.n	800cac4 <__mdiff+0x38>
 800caa2:	4629      	mov	r1, r5
 800caa4:	4630      	mov	r0, r6
 800caa6:	f7ff fd59 	bl	800c55c <_Balloc>
 800caaa:	b930      	cbnz	r0, 800caba <__mdiff+0x2e>
 800caac:	4b3a      	ldr	r3, [pc, #232]	; (800cb98 <__mdiff+0x10c>)
 800caae:	4602      	mov	r2, r0
 800cab0:	f240 2137 	movw	r1, #567	; 0x237
 800cab4:	4839      	ldr	r0, [pc, #228]	; (800cb9c <__mdiff+0x110>)
 800cab6:	f000 faed 	bl	800d094 <__assert_func>
 800caba:	2301      	movs	r3, #1
 800cabc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cac4:	bfa4      	itt	ge
 800cac6:	4643      	movge	r3, r8
 800cac8:	46a0      	movge	r8, r4
 800caca:	4630      	mov	r0, r6
 800cacc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cad0:	bfa6      	itte	ge
 800cad2:	461c      	movge	r4, r3
 800cad4:	2500      	movge	r5, #0
 800cad6:	2501      	movlt	r5, #1
 800cad8:	f7ff fd40 	bl	800c55c <_Balloc>
 800cadc:	b920      	cbnz	r0, 800cae8 <__mdiff+0x5c>
 800cade:	4b2e      	ldr	r3, [pc, #184]	; (800cb98 <__mdiff+0x10c>)
 800cae0:	4602      	mov	r2, r0
 800cae2:	f240 2145 	movw	r1, #581	; 0x245
 800cae6:	e7e5      	b.n	800cab4 <__mdiff+0x28>
 800cae8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800caec:	6926      	ldr	r6, [r4, #16]
 800caee:	60c5      	str	r5, [r0, #12]
 800caf0:	f104 0914 	add.w	r9, r4, #20
 800caf4:	f108 0514 	add.w	r5, r8, #20
 800caf8:	f100 0e14 	add.w	lr, r0, #20
 800cafc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cb00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cb04:	f108 0210 	add.w	r2, r8, #16
 800cb08:	46f2      	mov	sl, lr
 800cb0a:	2100      	movs	r1, #0
 800cb0c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cb14:	fa11 f88b 	uxtah	r8, r1, fp
 800cb18:	b299      	uxth	r1, r3
 800cb1a:	0c1b      	lsrs	r3, r3, #16
 800cb1c:	eba8 0801 	sub.w	r8, r8, r1
 800cb20:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cb24:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cb28:	fa1f f888 	uxth.w	r8, r8
 800cb2c:	1419      	asrs	r1, r3, #16
 800cb2e:	454e      	cmp	r6, r9
 800cb30:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cb34:	f84a 3b04 	str.w	r3, [sl], #4
 800cb38:	d8e8      	bhi.n	800cb0c <__mdiff+0x80>
 800cb3a:	1b33      	subs	r3, r6, r4
 800cb3c:	3b15      	subs	r3, #21
 800cb3e:	f023 0303 	bic.w	r3, r3, #3
 800cb42:	3304      	adds	r3, #4
 800cb44:	3415      	adds	r4, #21
 800cb46:	42a6      	cmp	r6, r4
 800cb48:	bf38      	it	cc
 800cb4a:	2304      	movcc	r3, #4
 800cb4c:	441d      	add	r5, r3
 800cb4e:	4473      	add	r3, lr
 800cb50:	469e      	mov	lr, r3
 800cb52:	462e      	mov	r6, r5
 800cb54:	4566      	cmp	r6, ip
 800cb56:	d30e      	bcc.n	800cb76 <__mdiff+0xea>
 800cb58:	f10c 0203 	add.w	r2, ip, #3
 800cb5c:	1b52      	subs	r2, r2, r5
 800cb5e:	f022 0203 	bic.w	r2, r2, #3
 800cb62:	3d03      	subs	r5, #3
 800cb64:	45ac      	cmp	ip, r5
 800cb66:	bf38      	it	cc
 800cb68:	2200      	movcc	r2, #0
 800cb6a:	4413      	add	r3, r2
 800cb6c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cb70:	b17a      	cbz	r2, 800cb92 <__mdiff+0x106>
 800cb72:	6107      	str	r7, [r0, #16]
 800cb74:	e7a4      	b.n	800cac0 <__mdiff+0x34>
 800cb76:	f856 8b04 	ldr.w	r8, [r6], #4
 800cb7a:	fa11 f288 	uxtah	r2, r1, r8
 800cb7e:	1414      	asrs	r4, r2, #16
 800cb80:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cb84:	b292      	uxth	r2, r2
 800cb86:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cb8a:	f84e 2b04 	str.w	r2, [lr], #4
 800cb8e:	1421      	asrs	r1, r4, #16
 800cb90:	e7e0      	b.n	800cb54 <__mdiff+0xc8>
 800cb92:	3f01      	subs	r7, #1
 800cb94:	e7ea      	b.n	800cb6c <__mdiff+0xe0>
 800cb96:	bf00      	nop
 800cb98:	0800e2cc 	.word	0x0800e2cc
 800cb9c:	0800e2dd 	.word	0x0800e2dd

0800cba0 <__d2b>:
 800cba0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cba4:	460f      	mov	r7, r1
 800cba6:	2101      	movs	r1, #1
 800cba8:	ec59 8b10 	vmov	r8, r9, d0
 800cbac:	4616      	mov	r6, r2
 800cbae:	f7ff fcd5 	bl	800c55c <_Balloc>
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	b930      	cbnz	r0, 800cbc4 <__d2b+0x24>
 800cbb6:	4602      	mov	r2, r0
 800cbb8:	4b24      	ldr	r3, [pc, #144]	; (800cc4c <__d2b+0xac>)
 800cbba:	4825      	ldr	r0, [pc, #148]	; (800cc50 <__d2b+0xb0>)
 800cbbc:	f240 310f 	movw	r1, #783	; 0x30f
 800cbc0:	f000 fa68 	bl	800d094 <__assert_func>
 800cbc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cbc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cbcc:	bb2d      	cbnz	r5, 800cc1a <__d2b+0x7a>
 800cbce:	9301      	str	r3, [sp, #4]
 800cbd0:	f1b8 0300 	subs.w	r3, r8, #0
 800cbd4:	d026      	beq.n	800cc24 <__d2b+0x84>
 800cbd6:	4668      	mov	r0, sp
 800cbd8:	9300      	str	r3, [sp, #0]
 800cbda:	f7ff fd87 	bl	800c6ec <__lo0bits>
 800cbde:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cbe2:	b1e8      	cbz	r0, 800cc20 <__d2b+0x80>
 800cbe4:	f1c0 0320 	rsb	r3, r0, #32
 800cbe8:	fa02 f303 	lsl.w	r3, r2, r3
 800cbec:	430b      	orrs	r3, r1
 800cbee:	40c2      	lsrs	r2, r0
 800cbf0:	6163      	str	r3, [r4, #20]
 800cbf2:	9201      	str	r2, [sp, #4]
 800cbf4:	9b01      	ldr	r3, [sp, #4]
 800cbf6:	61a3      	str	r3, [r4, #24]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	bf14      	ite	ne
 800cbfc:	2202      	movne	r2, #2
 800cbfe:	2201      	moveq	r2, #1
 800cc00:	6122      	str	r2, [r4, #16]
 800cc02:	b1bd      	cbz	r5, 800cc34 <__d2b+0x94>
 800cc04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cc08:	4405      	add	r5, r0
 800cc0a:	603d      	str	r5, [r7, #0]
 800cc0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cc10:	6030      	str	r0, [r6, #0]
 800cc12:	4620      	mov	r0, r4
 800cc14:	b003      	add	sp, #12
 800cc16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc1e:	e7d6      	b.n	800cbce <__d2b+0x2e>
 800cc20:	6161      	str	r1, [r4, #20]
 800cc22:	e7e7      	b.n	800cbf4 <__d2b+0x54>
 800cc24:	a801      	add	r0, sp, #4
 800cc26:	f7ff fd61 	bl	800c6ec <__lo0bits>
 800cc2a:	9b01      	ldr	r3, [sp, #4]
 800cc2c:	6163      	str	r3, [r4, #20]
 800cc2e:	3020      	adds	r0, #32
 800cc30:	2201      	movs	r2, #1
 800cc32:	e7e5      	b.n	800cc00 <__d2b+0x60>
 800cc34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cc3c:	6038      	str	r0, [r7, #0]
 800cc3e:	6918      	ldr	r0, [r3, #16]
 800cc40:	f7ff fd34 	bl	800c6ac <__hi0bits>
 800cc44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc48:	e7e2      	b.n	800cc10 <__d2b+0x70>
 800cc4a:	bf00      	nop
 800cc4c:	0800e2cc 	.word	0x0800e2cc
 800cc50:	0800e2dd 	.word	0x0800e2dd

0800cc54 <__ssputs_r>:
 800cc54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc58:	688e      	ldr	r6, [r1, #8]
 800cc5a:	461f      	mov	r7, r3
 800cc5c:	42be      	cmp	r6, r7
 800cc5e:	680b      	ldr	r3, [r1, #0]
 800cc60:	4682      	mov	sl, r0
 800cc62:	460c      	mov	r4, r1
 800cc64:	4690      	mov	r8, r2
 800cc66:	d82c      	bhi.n	800ccc2 <__ssputs_r+0x6e>
 800cc68:	898a      	ldrh	r2, [r1, #12]
 800cc6a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cc6e:	d026      	beq.n	800ccbe <__ssputs_r+0x6a>
 800cc70:	6965      	ldr	r5, [r4, #20]
 800cc72:	6909      	ldr	r1, [r1, #16]
 800cc74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cc78:	eba3 0901 	sub.w	r9, r3, r1
 800cc7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cc80:	1c7b      	adds	r3, r7, #1
 800cc82:	444b      	add	r3, r9
 800cc84:	106d      	asrs	r5, r5, #1
 800cc86:	429d      	cmp	r5, r3
 800cc88:	bf38      	it	cc
 800cc8a:	461d      	movcc	r5, r3
 800cc8c:	0553      	lsls	r3, r2, #21
 800cc8e:	d527      	bpl.n	800cce0 <__ssputs_r+0x8c>
 800cc90:	4629      	mov	r1, r5
 800cc92:	f7fd fe8f 	bl	800a9b4 <_malloc_r>
 800cc96:	4606      	mov	r6, r0
 800cc98:	b360      	cbz	r0, 800ccf4 <__ssputs_r+0xa0>
 800cc9a:	6921      	ldr	r1, [r4, #16]
 800cc9c:	464a      	mov	r2, r9
 800cc9e:	f7fe fd88 	bl	800b7b2 <memcpy>
 800cca2:	89a3      	ldrh	r3, [r4, #12]
 800cca4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccac:	81a3      	strh	r3, [r4, #12]
 800ccae:	6126      	str	r6, [r4, #16]
 800ccb0:	6165      	str	r5, [r4, #20]
 800ccb2:	444e      	add	r6, r9
 800ccb4:	eba5 0509 	sub.w	r5, r5, r9
 800ccb8:	6026      	str	r6, [r4, #0]
 800ccba:	60a5      	str	r5, [r4, #8]
 800ccbc:	463e      	mov	r6, r7
 800ccbe:	42be      	cmp	r6, r7
 800ccc0:	d900      	bls.n	800ccc4 <__ssputs_r+0x70>
 800ccc2:	463e      	mov	r6, r7
 800ccc4:	6820      	ldr	r0, [r4, #0]
 800ccc6:	4632      	mov	r2, r6
 800ccc8:	4641      	mov	r1, r8
 800ccca:	f000 f9c9 	bl	800d060 <memmove>
 800ccce:	68a3      	ldr	r3, [r4, #8]
 800ccd0:	1b9b      	subs	r3, r3, r6
 800ccd2:	60a3      	str	r3, [r4, #8]
 800ccd4:	6823      	ldr	r3, [r4, #0]
 800ccd6:	4433      	add	r3, r6
 800ccd8:	6023      	str	r3, [r4, #0]
 800ccda:	2000      	movs	r0, #0
 800ccdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cce0:	462a      	mov	r2, r5
 800cce2:	f000 fa1d 	bl	800d120 <_realloc_r>
 800cce6:	4606      	mov	r6, r0
 800cce8:	2800      	cmp	r0, #0
 800ccea:	d1e0      	bne.n	800ccae <__ssputs_r+0x5a>
 800ccec:	6921      	ldr	r1, [r4, #16]
 800ccee:	4650      	mov	r0, sl
 800ccf0:	f7ff fbe8 	bl	800c4c4 <_free_r>
 800ccf4:	230c      	movs	r3, #12
 800ccf6:	f8ca 3000 	str.w	r3, [sl]
 800ccfa:	89a3      	ldrh	r3, [r4, #12]
 800ccfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd00:	81a3      	strh	r3, [r4, #12]
 800cd02:	f04f 30ff 	mov.w	r0, #4294967295
 800cd06:	e7e9      	b.n	800ccdc <__ssputs_r+0x88>

0800cd08 <_svfiprintf_r>:
 800cd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd0c:	4698      	mov	r8, r3
 800cd0e:	898b      	ldrh	r3, [r1, #12]
 800cd10:	061b      	lsls	r3, r3, #24
 800cd12:	b09d      	sub	sp, #116	; 0x74
 800cd14:	4607      	mov	r7, r0
 800cd16:	460d      	mov	r5, r1
 800cd18:	4614      	mov	r4, r2
 800cd1a:	d50e      	bpl.n	800cd3a <_svfiprintf_r+0x32>
 800cd1c:	690b      	ldr	r3, [r1, #16]
 800cd1e:	b963      	cbnz	r3, 800cd3a <_svfiprintf_r+0x32>
 800cd20:	2140      	movs	r1, #64	; 0x40
 800cd22:	f7fd fe47 	bl	800a9b4 <_malloc_r>
 800cd26:	6028      	str	r0, [r5, #0]
 800cd28:	6128      	str	r0, [r5, #16]
 800cd2a:	b920      	cbnz	r0, 800cd36 <_svfiprintf_r+0x2e>
 800cd2c:	230c      	movs	r3, #12
 800cd2e:	603b      	str	r3, [r7, #0]
 800cd30:	f04f 30ff 	mov.w	r0, #4294967295
 800cd34:	e0d0      	b.n	800ced8 <_svfiprintf_r+0x1d0>
 800cd36:	2340      	movs	r3, #64	; 0x40
 800cd38:	616b      	str	r3, [r5, #20]
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	9309      	str	r3, [sp, #36]	; 0x24
 800cd3e:	2320      	movs	r3, #32
 800cd40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd44:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd48:	2330      	movs	r3, #48	; 0x30
 800cd4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cef0 <_svfiprintf_r+0x1e8>
 800cd4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd52:	f04f 0901 	mov.w	r9, #1
 800cd56:	4623      	mov	r3, r4
 800cd58:	469a      	mov	sl, r3
 800cd5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd5e:	b10a      	cbz	r2, 800cd64 <_svfiprintf_r+0x5c>
 800cd60:	2a25      	cmp	r2, #37	; 0x25
 800cd62:	d1f9      	bne.n	800cd58 <_svfiprintf_r+0x50>
 800cd64:	ebba 0b04 	subs.w	fp, sl, r4
 800cd68:	d00b      	beq.n	800cd82 <_svfiprintf_r+0x7a>
 800cd6a:	465b      	mov	r3, fp
 800cd6c:	4622      	mov	r2, r4
 800cd6e:	4629      	mov	r1, r5
 800cd70:	4638      	mov	r0, r7
 800cd72:	f7ff ff6f 	bl	800cc54 <__ssputs_r>
 800cd76:	3001      	adds	r0, #1
 800cd78:	f000 80a9 	beq.w	800cece <_svfiprintf_r+0x1c6>
 800cd7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd7e:	445a      	add	r2, fp
 800cd80:	9209      	str	r2, [sp, #36]	; 0x24
 800cd82:	f89a 3000 	ldrb.w	r3, [sl]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	f000 80a1 	beq.w	800cece <_svfiprintf_r+0x1c6>
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	f04f 32ff 	mov.w	r2, #4294967295
 800cd92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd96:	f10a 0a01 	add.w	sl, sl, #1
 800cd9a:	9304      	str	r3, [sp, #16]
 800cd9c:	9307      	str	r3, [sp, #28]
 800cd9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cda2:	931a      	str	r3, [sp, #104]	; 0x68
 800cda4:	4654      	mov	r4, sl
 800cda6:	2205      	movs	r2, #5
 800cda8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdac:	4850      	ldr	r0, [pc, #320]	; (800cef0 <_svfiprintf_r+0x1e8>)
 800cdae:	f7f3 fa17 	bl	80001e0 <memchr>
 800cdb2:	9a04      	ldr	r2, [sp, #16]
 800cdb4:	b9d8      	cbnz	r0, 800cdee <_svfiprintf_r+0xe6>
 800cdb6:	06d0      	lsls	r0, r2, #27
 800cdb8:	bf44      	itt	mi
 800cdba:	2320      	movmi	r3, #32
 800cdbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdc0:	0711      	lsls	r1, r2, #28
 800cdc2:	bf44      	itt	mi
 800cdc4:	232b      	movmi	r3, #43	; 0x2b
 800cdc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cdca:	f89a 3000 	ldrb.w	r3, [sl]
 800cdce:	2b2a      	cmp	r3, #42	; 0x2a
 800cdd0:	d015      	beq.n	800cdfe <_svfiprintf_r+0xf6>
 800cdd2:	9a07      	ldr	r2, [sp, #28]
 800cdd4:	4654      	mov	r4, sl
 800cdd6:	2000      	movs	r0, #0
 800cdd8:	f04f 0c0a 	mov.w	ip, #10
 800cddc:	4621      	mov	r1, r4
 800cdde:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cde2:	3b30      	subs	r3, #48	; 0x30
 800cde4:	2b09      	cmp	r3, #9
 800cde6:	d94d      	bls.n	800ce84 <_svfiprintf_r+0x17c>
 800cde8:	b1b0      	cbz	r0, 800ce18 <_svfiprintf_r+0x110>
 800cdea:	9207      	str	r2, [sp, #28]
 800cdec:	e014      	b.n	800ce18 <_svfiprintf_r+0x110>
 800cdee:	eba0 0308 	sub.w	r3, r0, r8
 800cdf2:	fa09 f303 	lsl.w	r3, r9, r3
 800cdf6:	4313      	orrs	r3, r2
 800cdf8:	9304      	str	r3, [sp, #16]
 800cdfa:	46a2      	mov	sl, r4
 800cdfc:	e7d2      	b.n	800cda4 <_svfiprintf_r+0x9c>
 800cdfe:	9b03      	ldr	r3, [sp, #12]
 800ce00:	1d19      	adds	r1, r3, #4
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	9103      	str	r1, [sp, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	bfbb      	ittet	lt
 800ce0a:	425b      	neglt	r3, r3
 800ce0c:	f042 0202 	orrlt.w	r2, r2, #2
 800ce10:	9307      	strge	r3, [sp, #28]
 800ce12:	9307      	strlt	r3, [sp, #28]
 800ce14:	bfb8      	it	lt
 800ce16:	9204      	strlt	r2, [sp, #16]
 800ce18:	7823      	ldrb	r3, [r4, #0]
 800ce1a:	2b2e      	cmp	r3, #46	; 0x2e
 800ce1c:	d10c      	bne.n	800ce38 <_svfiprintf_r+0x130>
 800ce1e:	7863      	ldrb	r3, [r4, #1]
 800ce20:	2b2a      	cmp	r3, #42	; 0x2a
 800ce22:	d134      	bne.n	800ce8e <_svfiprintf_r+0x186>
 800ce24:	9b03      	ldr	r3, [sp, #12]
 800ce26:	1d1a      	adds	r2, r3, #4
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	9203      	str	r2, [sp, #12]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	bfb8      	it	lt
 800ce30:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce34:	3402      	adds	r4, #2
 800ce36:	9305      	str	r3, [sp, #20]
 800ce38:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cf00 <_svfiprintf_r+0x1f8>
 800ce3c:	7821      	ldrb	r1, [r4, #0]
 800ce3e:	2203      	movs	r2, #3
 800ce40:	4650      	mov	r0, sl
 800ce42:	f7f3 f9cd 	bl	80001e0 <memchr>
 800ce46:	b138      	cbz	r0, 800ce58 <_svfiprintf_r+0x150>
 800ce48:	9b04      	ldr	r3, [sp, #16]
 800ce4a:	eba0 000a 	sub.w	r0, r0, sl
 800ce4e:	2240      	movs	r2, #64	; 0x40
 800ce50:	4082      	lsls	r2, r0
 800ce52:	4313      	orrs	r3, r2
 800ce54:	3401      	adds	r4, #1
 800ce56:	9304      	str	r3, [sp, #16]
 800ce58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce5c:	4825      	ldr	r0, [pc, #148]	; (800cef4 <_svfiprintf_r+0x1ec>)
 800ce5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce62:	2206      	movs	r2, #6
 800ce64:	f7f3 f9bc 	bl	80001e0 <memchr>
 800ce68:	2800      	cmp	r0, #0
 800ce6a:	d038      	beq.n	800cede <_svfiprintf_r+0x1d6>
 800ce6c:	4b22      	ldr	r3, [pc, #136]	; (800cef8 <_svfiprintf_r+0x1f0>)
 800ce6e:	bb1b      	cbnz	r3, 800ceb8 <_svfiprintf_r+0x1b0>
 800ce70:	9b03      	ldr	r3, [sp, #12]
 800ce72:	3307      	adds	r3, #7
 800ce74:	f023 0307 	bic.w	r3, r3, #7
 800ce78:	3308      	adds	r3, #8
 800ce7a:	9303      	str	r3, [sp, #12]
 800ce7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce7e:	4433      	add	r3, r6
 800ce80:	9309      	str	r3, [sp, #36]	; 0x24
 800ce82:	e768      	b.n	800cd56 <_svfiprintf_r+0x4e>
 800ce84:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce88:	460c      	mov	r4, r1
 800ce8a:	2001      	movs	r0, #1
 800ce8c:	e7a6      	b.n	800cddc <_svfiprintf_r+0xd4>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	3401      	adds	r4, #1
 800ce92:	9305      	str	r3, [sp, #20]
 800ce94:	4619      	mov	r1, r3
 800ce96:	f04f 0c0a 	mov.w	ip, #10
 800ce9a:	4620      	mov	r0, r4
 800ce9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cea0:	3a30      	subs	r2, #48	; 0x30
 800cea2:	2a09      	cmp	r2, #9
 800cea4:	d903      	bls.n	800ceae <_svfiprintf_r+0x1a6>
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d0c6      	beq.n	800ce38 <_svfiprintf_r+0x130>
 800ceaa:	9105      	str	r1, [sp, #20]
 800ceac:	e7c4      	b.n	800ce38 <_svfiprintf_r+0x130>
 800ceae:	fb0c 2101 	mla	r1, ip, r1, r2
 800ceb2:	4604      	mov	r4, r0
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	e7f0      	b.n	800ce9a <_svfiprintf_r+0x192>
 800ceb8:	ab03      	add	r3, sp, #12
 800ceba:	9300      	str	r3, [sp, #0]
 800cebc:	462a      	mov	r2, r5
 800cebe:	4b0f      	ldr	r3, [pc, #60]	; (800cefc <_svfiprintf_r+0x1f4>)
 800cec0:	a904      	add	r1, sp, #16
 800cec2:	4638      	mov	r0, r7
 800cec4:	f7fd fea2 	bl	800ac0c <_printf_float>
 800cec8:	1c42      	adds	r2, r0, #1
 800ceca:	4606      	mov	r6, r0
 800cecc:	d1d6      	bne.n	800ce7c <_svfiprintf_r+0x174>
 800cece:	89ab      	ldrh	r3, [r5, #12]
 800ced0:	065b      	lsls	r3, r3, #25
 800ced2:	f53f af2d 	bmi.w	800cd30 <_svfiprintf_r+0x28>
 800ced6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ced8:	b01d      	add	sp, #116	; 0x74
 800ceda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cede:	ab03      	add	r3, sp, #12
 800cee0:	9300      	str	r3, [sp, #0]
 800cee2:	462a      	mov	r2, r5
 800cee4:	4b05      	ldr	r3, [pc, #20]	; (800cefc <_svfiprintf_r+0x1f4>)
 800cee6:	a904      	add	r1, sp, #16
 800cee8:	4638      	mov	r0, r7
 800ceea:	f7fe f933 	bl	800b154 <_printf_i>
 800ceee:	e7eb      	b.n	800cec8 <_svfiprintf_r+0x1c0>
 800cef0:	0800e434 	.word	0x0800e434
 800cef4:	0800e43e 	.word	0x0800e43e
 800cef8:	0800ac0d 	.word	0x0800ac0d
 800cefc:	0800cc55 	.word	0x0800cc55
 800cf00:	0800e43a 	.word	0x0800e43a

0800cf04 <__sflush_r>:
 800cf04:	898a      	ldrh	r2, [r1, #12]
 800cf06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf0a:	4605      	mov	r5, r0
 800cf0c:	0710      	lsls	r0, r2, #28
 800cf0e:	460c      	mov	r4, r1
 800cf10:	d458      	bmi.n	800cfc4 <__sflush_r+0xc0>
 800cf12:	684b      	ldr	r3, [r1, #4]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	dc05      	bgt.n	800cf24 <__sflush_r+0x20>
 800cf18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	dc02      	bgt.n	800cf24 <__sflush_r+0x20>
 800cf1e:	2000      	movs	r0, #0
 800cf20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf26:	2e00      	cmp	r6, #0
 800cf28:	d0f9      	beq.n	800cf1e <__sflush_r+0x1a>
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cf30:	682f      	ldr	r7, [r5, #0]
 800cf32:	6a21      	ldr	r1, [r4, #32]
 800cf34:	602b      	str	r3, [r5, #0]
 800cf36:	d032      	beq.n	800cf9e <__sflush_r+0x9a>
 800cf38:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cf3a:	89a3      	ldrh	r3, [r4, #12]
 800cf3c:	075a      	lsls	r2, r3, #29
 800cf3e:	d505      	bpl.n	800cf4c <__sflush_r+0x48>
 800cf40:	6863      	ldr	r3, [r4, #4]
 800cf42:	1ac0      	subs	r0, r0, r3
 800cf44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf46:	b10b      	cbz	r3, 800cf4c <__sflush_r+0x48>
 800cf48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cf4a:	1ac0      	subs	r0, r0, r3
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	4602      	mov	r2, r0
 800cf50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cf52:	6a21      	ldr	r1, [r4, #32]
 800cf54:	4628      	mov	r0, r5
 800cf56:	47b0      	blx	r6
 800cf58:	1c43      	adds	r3, r0, #1
 800cf5a:	89a3      	ldrh	r3, [r4, #12]
 800cf5c:	d106      	bne.n	800cf6c <__sflush_r+0x68>
 800cf5e:	6829      	ldr	r1, [r5, #0]
 800cf60:	291d      	cmp	r1, #29
 800cf62:	d82b      	bhi.n	800cfbc <__sflush_r+0xb8>
 800cf64:	4a29      	ldr	r2, [pc, #164]	; (800d00c <__sflush_r+0x108>)
 800cf66:	410a      	asrs	r2, r1
 800cf68:	07d6      	lsls	r6, r2, #31
 800cf6a:	d427      	bmi.n	800cfbc <__sflush_r+0xb8>
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	6062      	str	r2, [r4, #4]
 800cf70:	04d9      	lsls	r1, r3, #19
 800cf72:	6922      	ldr	r2, [r4, #16]
 800cf74:	6022      	str	r2, [r4, #0]
 800cf76:	d504      	bpl.n	800cf82 <__sflush_r+0x7e>
 800cf78:	1c42      	adds	r2, r0, #1
 800cf7a:	d101      	bne.n	800cf80 <__sflush_r+0x7c>
 800cf7c:	682b      	ldr	r3, [r5, #0]
 800cf7e:	b903      	cbnz	r3, 800cf82 <__sflush_r+0x7e>
 800cf80:	6560      	str	r0, [r4, #84]	; 0x54
 800cf82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cf84:	602f      	str	r7, [r5, #0]
 800cf86:	2900      	cmp	r1, #0
 800cf88:	d0c9      	beq.n	800cf1e <__sflush_r+0x1a>
 800cf8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cf8e:	4299      	cmp	r1, r3
 800cf90:	d002      	beq.n	800cf98 <__sflush_r+0x94>
 800cf92:	4628      	mov	r0, r5
 800cf94:	f7ff fa96 	bl	800c4c4 <_free_r>
 800cf98:	2000      	movs	r0, #0
 800cf9a:	6360      	str	r0, [r4, #52]	; 0x34
 800cf9c:	e7c0      	b.n	800cf20 <__sflush_r+0x1c>
 800cf9e:	2301      	movs	r3, #1
 800cfa0:	4628      	mov	r0, r5
 800cfa2:	47b0      	blx	r6
 800cfa4:	1c41      	adds	r1, r0, #1
 800cfa6:	d1c8      	bne.n	800cf3a <__sflush_r+0x36>
 800cfa8:	682b      	ldr	r3, [r5, #0]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d0c5      	beq.n	800cf3a <__sflush_r+0x36>
 800cfae:	2b1d      	cmp	r3, #29
 800cfb0:	d001      	beq.n	800cfb6 <__sflush_r+0xb2>
 800cfb2:	2b16      	cmp	r3, #22
 800cfb4:	d101      	bne.n	800cfba <__sflush_r+0xb6>
 800cfb6:	602f      	str	r7, [r5, #0]
 800cfb8:	e7b1      	b.n	800cf1e <__sflush_r+0x1a>
 800cfba:	89a3      	ldrh	r3, [r4, #12]
 800cfbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfc0:	81a3      	strh	r3, [r4, #12]
 800cfc2:	e7ad      	b.n	800cf20 <__sflush_r+0x1c>
 800cfc4:	690f      	ldr	r7, [r1, #16]
 800cfc6:	2f00      	cmp	r7, #0
 800cfc8:	d0a9      	beq.n	800cf1e <__sflush_r+0x1a>
 800cfca:	0793      	lsls	r3, r2, #30
 800cfcc:	680e      	ldr	r6, [r1, #0]
 800cfce:	bf08      	it	eq
 800cfd0:	694b      	ldreq	r3, [r1, #20]
 800cfd2:	600f      	str	r7, [r1, #0]
 800cfd4:	bf18      	it	ne
 800cfd6:	2300      	movne	r3, #0
 800cfd8:	eba6 0807 	sub.w	r8, r6, r7
 800cfdc:	608b      	str	r3, [r1, #8]
 800cfde:	f1b8 0f00 	cmp.w	r8, #0
 800cfe2:	dd9c      	ble.n	800cf1e <__sflush_r+0x1a>
 800cfe4:	6a21      	ldr	r1, [r4, #32]
 800cfe6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cfe8:	4643      	mov	r3, r8
 800cfea:	463a      	mov	r2, r7
 800cfec:	4628      	mov	r0, r5
 800cfee:	47b0      	blx	r6
 800cff0:	2800      	cmp	r0, #0
 800cff2:	dc06      	bgt.n	800d002 <__sflush_r+0xfe>
 800cff4:	89a3      	ldrh	r3, [r4, #12]
 800cff6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cffa:	81a3      	strh	r3, [r4, #12]
 800cffc:	f04f 30ff 	mov.w	r0, #4294967295
 800d000:	e78e      	b.n	800cf20 <__sflush_r+0x1c>
 800d002:	4407      	add	r7, r0
 800d004:	eba8 0800 	sub.w	r8, r8, r0
 800d008:	e7e9      	b.n	800cfde <__sflush_r+0xda>
 800d00a:	bf00      	nop
 800d00c:	dfbffffe 	.word	0xdfbffffe

0800d010 <_fflush_r>:
 800d010:	b538      	push	{r3, r4, r5, lr}
 800d012:	690b      	ldr	r3, [r1, #16]
 800d014:	4605      	mov	r5, r0
 800d016:	460c      	mov	r4, r1
 800d018:	b913      	cbnz	r3, 800d020 <_fflush_r+0x10>
 800d01a:	2500      	movs	r5, #0
 800d01c:	4628      	mov	r0, r5
 800d01e:	bd38      	pop	{r3, r4, r5, pc}
 800d020:	b118      	cbz	r0, 800d02a <_fflush_r+0x1a>
 800d022:	6a03      	ldr	r3, [r0, #32]
 800d024:	b90b      	cbnz	r3, 800d02a <_fflush_r+0x1a>
 800d026:	f7fe fa43 	bl	800b4b0 <__sinit>
 800d02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d0f3      	beq.n	800d01a <_fflush_r+0xa>
 800d032:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d034:	07d0      	lsls	r0, r2, #31
 800d036:	d404      	bmi.n	800d042 <_fflush_r+0x32>
 800d038:	0599      	lsls	r1, r3, #22
 800d03a:	d402      	bmi.n	800d042 <_fflush_r+0x32>
 800d03c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d03e:	f7fe fbb6 	bl	800b7ae <__retarget_lock_acquire_recursive>
 800d042:	4628      	mov	r0, r5
 800d044:	4621      	mov	r1, r4
 800d046:	f7ff ff5d 	bl	800cf04 <__sflush_r>
 800d04a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d04c:	07da      	lsls	r2, r3, #31
 800d04e:	4605      	mov	r5, r0
 800d050:	d4e4      	bmi.n	800d01c <_fflush_r+0xc>
 800d052:	89a3      	ldrh	r3, [r4, #12]
 800d054:	059b      	lsls	r3, r3, #22
 800d056:	d4e1      	bmi.n	800d01c <_fflush_r+0xc>
 800d058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d05a:	f7fe fba9 	bl	800b7b0 <__retarget_lock_release_recursive>
 800d05e:	e7dd      	b.n	800d01c <_fflush_r+0xc>

0800d060 <memmove>:
 800d060:	4288      	cmp	r0, r1
 800d062:	b510      	push	{r4, lr}
 800d064:	eb01 0402 	add.w	r4, r1, r2
 800d068:	d902      	bls.n	800d070 <memmove+0x10>
 800d06a:	4284      	cmp	r4, r0
 800d06c:	4623      	mov	r3, r4
 800d06e:	d807      	bhi.n	800d080 <memmove+0x20>
 800d070:	1e43      	subs	r3, r0, #1
 800d072:	42a1      	cmp	r1, r4
 800d074:	d008      	beq.n	800d088 <memmove+0x28>
 800d076:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d07a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d07e:	e7f8      	b.n	800d072 <memmove+0x12>
 800d080:	4402      	add	r2, r0
 800d082:	4601      	mov	r1, r0
 800d084:	428a      	cmp	r2, r1
 800d086:	d100      	bne.n	800d08a <memmove+0x2a>
 800d088:	bd10      	pop	{r4, pc}
 800d08a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d08e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d092:	e7f7      	b.n	800d084 <memmove+0x24>

0800d094 <__assert_func>:
 800d094:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d096:	4614      	mov	r4, r2
 800d098:	461a      	mov	r2, r3
 800d09a:	4b09      	ldr	r3, [pc, #36]	; (800d0c0 <__assert_func+0x2c>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4605      	mov	r5, r0
 800d0a0:	68d8      	ldr	r0, [r3, #12]
 800d0a2:	b14c      	cbz	r4, 800d0b8 <__assert_func+0x24>
 800d0a4:	4b07      	ldr	r3, [pc, #28]	; (800d0c4 <__assert_func+0x30>)
 800d0a6:	9100      	str	r1, [sp, #0]
 800d0a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d0ac:	4906      	ldr	r1, [pc, #24]	; (800d0c8 <__assert_func+0x34>)
 800d0ae:	462b      	mov	r3, r5
 800d0b0:	f000 f872 	bl	800d198 <fiprintf>
 800d0b4:	f7fd fc46 	bl	800a944 <abort>
 800d0b8:	4b04      	ldr	r3, [pc, #16]	; (800d0cc <__assert_func+0x38>)
 800d0ba:	461c      	mov	r4, r3
 800d0bc:	e7f3      	b.n	800d0a6 <__assert_func+0x12>
 800d0be:	bf00      	nop
 800d0c0:	20000074 	.word	0x20000074
 800d0c4:	0800e44f 	.word	0x0800e44f
 800d0c8:	0800e45c 	.word	0x0800e45c
 800d0cc:	0800e48a 	.word	0x0800e48a

0800d0d0 <_calloc_r>:
 800d0d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0d2:	fba1 2402 	umull	r2, r4, r1, r2
 800d0d6:	b94c      	cbnz	r4, 800d0ec <_calloc_r+0x1c>
 800d0d8:	4611      	mov	r1, r2
 800d0da:	9201      	str	r2, [sp, #4]
 800d0dc:	f7fd fc6a 	bl	800a9b4 <_malloc_r>
 800d0e0:	9a01      	ldr	r2, [sp, #4]
 800d0e2:	4605      	mov	r5, r0
 800d0e4:	b930      	cbnz	r0, 800d0f4 <_calloc_r+0x24>
 800d0e6:	4628      	mov	r0, r5
 800d0e8:	b003      	add	sp, #12
 800d0ea:	bd30      	pop	{r4, r5, pc}
 800d0ec:	220c      	movs	r2, #12
 800d0ee:	6002      	str	r2, [r0, #0]
 800d0f0:	2500      	movs	r5, #0
 800d0f2:	e7f8      	b.n	800d0e6 <_calloc_r+0x16>
 800d0f4:	4621      	mov	r1, r4
 800d0f6:	f7fe fa88 	bl	800b60a <memset>
 800d0fa:	e7f4      	b.n	800d0e6 <_calloc_r+0x16>

0800d0fc <__ascii_mbtowc>:
 800d0fc:	b082      	sub	sp, #8
 800d0fe:	b901      	cbnz	r1, 800d102 <__ascii_mbtowc+0x6>
 800d100:	a901      	add	r1, sp, #4
 800d102:	b142      	cbz	r2, 800d116 <__ascii_mbtowc+0x1a>
 800d104:	b14b      	cbz	r3, 800d11a <__ascii_mbtowc+0x1e>
 800d106:	7813      	ldrb	r3, [r2, #0]
 800d108:	600b      	str	r3, [r1, #0]
 800d10a:	7812      	ldrb	r2, [r2, #0]
 800d10c:	1e10      	subs	r0, r2, #0
 800d10e:	bf18      	it	ne
 800d110:	2001      	movne	r0, #1
 800d112:	b002      	add	sp, #8
 800d114:	4770      	bx	lr
 800d116:	4610      	mov	r0, r2
 800d118:	e7fb      	b.n	800d112 <__ascii_mbtowc+0x16>
 800d11a:	f06f 0001 	mvn.w	r0, #1
 800d11e:	e7f8      	b.n	800d112 <__ascii_mbtowc+0x16>

0800d120 <_realloc_r>:
 800d120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d124:	4680      	mov	r8, r0
 800d126:	4614      	mov	r4, r2
 800d128:	460e      	mov	r6, r1
 800d12a:	b921      	cbnz	r1, 800d136 <_realloc_r+0x16>
 800d12c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d130:	4611      	mov	r1, r2
 800d132:	f7fd bc3f 	b.w	800a9b4 <_malloc_r>
 800d136:	b92a      	cbnz	r2, 800d144 <_realloc_r+0x24>
 800d138:	f7ff f9c4 	bl	800c4c4 <_free_r>
 800d13c:	4625      	mov	r5, r4
 800d13e:	4628      	mov	r0, r5
 800d140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d144:	f000 f83a 	bl	800d1bc <_malloc_usable_size_r>
 800d148:	4284      	cmp	r4, r0
 800d14a:	4607      	mov	r7, r0
 800d14c:	d802      	bhi.n	800d154 <_realloc_r+0x34>
 800d14e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d152:	d812      	bhi.n	800d17a <_realloc_r+0x5a>
 800d154:	4621      	mov	r1, r4
 800d156:	4640      	mov	r0, r8
 800d158:	f7fd fc2c 	bl	800a9b4 <_malloc_r>
 800d15c:	4605      	mov	r5, r0
 800d15e:	2800      	cmp	r0, #0
 800d160:	d0ed      	beq.n	800d13e <_realloc_r+0x1e>
 800d162:	42bc      	cmp	r4, r7
 800d164:	4622      	mov	r2, r4
 800d166:	4631      	mov	r1, r6
 800d168:	bf28      	it	cs
 800d16a:	463a      	movcs	r2, r7
 800d16c:	f7fe fb21 	bl	800b7b2 <memcpy>
 800d170:	4631      	mov	r1, r6
 800d172:	4640      	mov	r0, r8
 800d174:	f7ff f9a6 	bl	800c4c4 <_free_r>
 800d178:	e7e1      	b.n	800d13e <_realloc_r+0x1e>
 800d17a:	4635      	mov	r5, r6
 800d17c:	e7df      	b.n	800d13e <_realloc_r+0x1e>

0800d17e <__ascii_wctomb>:
 800d17e:	b149      	cbz	r1, 800d194 <__ascii_wctomb+0x16>
 800d180:	2aff      	cmp	r2, #255	; 0xff
 800d182:	bf85      	ittet	hi
 800d184:	238a      	movhi	r3, #138	; 0x8a
 800d186:	6003      	strhi	r3, [r0, #0]
 800d188:	700a      	strbls	r2, [r1, #0]
 800d18a:	f04f 30ff 	movhi.w	r0, #4294967295
 800d18e:	bf98      	it	ls
 800d190:	2001      	movls	r0, #1
 800d192:	4770      	bx	lr
 800d194:	4608      	mov	r0, r1
 800d196:	4770      	bx	lr

0800d198 <fiprintf>:
 800d198:	b40e      	push	{r1, r2, r3}
 800d19a:	b503      	push	{r0, r1, lr}
 800d19c:	4601      	mov	r1, r0
 800d19e:	ab03      	add	r3, sp, #12
 800d1a0:	4805      	ldr	r0, [pc, #20]	; (800d1b8 <fiprintf+0x20>)
 800d1a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1a6:	6800      	ldr	r0, [r0, #0]
 800d1a8:	9301      	str	r3, [sp, #4]
 800d1aa:	f000 f839 	bl	800d220 <_vfiprintf_r>
 800d1ae:	b002      	add	sp, #8
 800d1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d1b4:	b003      	add	sp, #12
 800d1b6:	4770      	bx	lr
 800d1b8:	20000074 	.word	0x20000074

0800d1bc <_malloc_usable_size_r>:
 800d1bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1c0:	1f18      	subs	r0, r3, #4
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	bfbc      	itt	lt
 800d1c6:	580b      	ldrlt	r3, [r1, r0]
 800d1c8:	18c0      	addlt	r0, r0, r3
 800d1ca:	4770      	bx	lr

0800d1cc <__sfputc_r>:
 800d1cc:	6893      	ldr	r3, [r2, #8]
 800d1ce:	3b01      	subs	r3, #1
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	b410      	push	{r4}
 800d1d4:	6093      	str	r3, [r2, #8]
 800d1d6:	da08      	bge.n	800d1ea <__sfputc_r+0x1e>
 800d1d8:	6994      	ldr	r4, [r2, #24]
 800d1da:	42a3      	cmp	r3, r4
 800d1dc:	db01      	blt.n	800d1e2 <__sfputc_r+0x16>
 800d1de:	290a      	cmp	r1, #10
 800d1e0:	d103      	bne.n	800d1ea <__sfputc_r+0x1e>
 800d1e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1e6:	f000 b935 	b.w	800d454 <__swbuf_r>
 800d1ea:	6813      	ldr	r3, [r2, #0]
 800d1ec:	1c58      	adds	r0, r3, #1
 800d1ee:	6010      	str	r0, [r2, #0]
 800d1f0:	7019      	strb	r1, [r3, #0]
 800d1f2:	4608      	mov	r0, r1
 800d1f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1f8:	4770      	bx	lr

0800d1fa <__sfputs_r>:
 800d1fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1fc:	4606      	mov	r6, r0
 800d1fe:	460f      	mov	r7, r1
 800d200:	4614      	mov	r4, r2
 800d202:	18d5      	adds	r5, r2, r3
 800d204:	42ac      	cmp	r4, r5
 800d206:	d101      	bne.n	800d20c <__sfputs_r+0x12>
 800d208:	2000      	movs	r0, #0
 800d20a:	e007      	b.n	800d21c <__sfputs_r+0x22>
 800d20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d210:	463a      	mov	r2, r7
 800d212:	4630      	mov	r0, r6
 800d214:	f7ff ffda 	bl	800d1cc <__sfputc_r>
 800d218:	1c43      	adds	r3, r0, #1
 800d21a:	d1f3      	bne.n	800d204 <__sfputs_r+0xa>
 800d21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d220 <_vfiprintf_r>:
 800d220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d224:	460d      	mov	r5, r1
 800d226:	b09d      	sub	sp, #116	; 0x74
 800d228:	4614      	mov	r4, r2
 800d22a:	4698      	mov	r8, r3
 800d22c:	4606      	mov	r6, r0
 800d22e:	b118      	cbz	r0, 800d238 <_vfiprintf_r+0x18>
 800d230:	6a03      	ldr	r3, [r0, #32]
 800d232:	b90b      	cbnz	r3, 800d238 <_vfiprintf_r+0x18>
 800d234:	f7fe f93c 	bl	800b4b0 <__sinit>
 800d238:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d23a:	07d9      	lsls	r1, r3, #31
 800d23c:	d405      	bmi.n	800d24a <_vfiprintf_r+0x2a>
 800d23e:	89ab      	ldrh	r3, [r5, #12]
 800d240:	059a      	lsls	r2, r3, #22
 800d242:	d402      	bmi.n	800d24a <_vfiprintf_r+0x2a>
 800d244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d246:	f7fe fab2 	bl	800b7ae <__retarget_lock_acquire_recursive>
 800d24a:	89ab      	ldrh	r3, [r5, #12]
 800d24c:	071b      	lsls	r3, r3, #28
 800d24e:	d501      	bpl.n	800d254 <_vfiprintf_r+0x34>
 800d250:	692b      	ldr	r3, [r5, #16]
 800d252:	b99b      	cbnz	r3, 800d27c <_vfiprintf_r+0x5c>
 800d254:	4629      	mov	r1, r5
 800d256:	4630      	mov	r0, r6
 800d258:	f000 f93a 	bl	800d4d0 <__swsetup_r>
 800d25c:	b170      	cbz	r0, 800d27c <_vfiprintf_r+0x5c>
 800d25e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d260:	07dc      	lsls	r4, r3, #31
 800d262:	d504      	bpl.n	800d26e <_vfiprintf_r+0x4e>
 800d264:	f04f 30ff 	mov.w	r0, #4294967295
 800d268:	b01d      	add	sp, #116	; 0x74
 800d26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d26e:	89ab      	ldrh	r3, [r5, #12]
 800d270:	0598      	lsls	r0, r3, #22
 800d272:	d4f7      	bmi.n	800d264 <_vfiprintf_r+0x44>
 800d274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d276:	f7fe fa9b 	bl	800b7b0 <__retarget_lock_release_recursive>
 800d27a:	e7f3      	b.n	800d264 <_vfiprintf_r+0x44>
 800d27c:	2300      	movs	r3, #0
 800d27e:	9309      	str	r3, [sp, #36]	; 0x24
 800d280:	2320      	movs	r3, #32
 800d282:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d286:	f8cd 800c 	str.w	r8, [sp, #12]
 800d28a:	2330      	movs	r3, #48	; 0x30
 800d28c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d440 <_vfiprintf_r+0x220>
 800d290:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d294:	f04f 0901 	mov.w	r9, #1
 800d298:	4623      	mov	r3, r4
 800d29a:	469a      	mov	sl, r3
 800d29c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2a0:	b10a      	cbz	r2, 800d2a6 <_vfiprintf_r+0x86>
 800d2a2:	2a25      	cmp	r2, #37	; 0x25
 800d2a4:	d1f9      	bne.n	800d29a <_vfiprintf_r+0x7a>
 800d2a6:	ebba 0b04 	subs.w	fp, sl, r4
 800d2aa:	d00b      	beq.n	800d2c4 <_vfiprintf_r+0xa4>
 800d2ac:	465b      	mov	r3, fp
 800d2ae:	4622      	mov	r2, r4
 800d2b0:	4629      	mov	r1, r5
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	f7ff ffa1 	bl	800d1fa <__sfputs_r>
 800d2b8:	3001      	adds	r0, #1
 800d2ba:	f000 80a9 	beq.w	800d410 <_vfiprintf_r+0x1f0>
 800d2be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2c0:	445a      	add	r2, fp
 800d2c2:	9209      	str	r2, [sp, #36]	; 0x24
 800d2c4:	f89a 3000 	ldrb.w	r3, [sl]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f000 80a1 	beq.w	800d410 <_vfiprintf_r+0x1f0>
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d2d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2d8:	f10a 0a01 	add.w	sl, sl, #1
 800d2dc:	9304      	str	r3, [sp, #16]
 800d2de:	9307      	str	r3, [sp, #28]
 800d2e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d2e4:	931a      	str	r3, [sp, #104]	; 0x68
 800d2e6:	4654      	mov	r4, sl
 800d2e8:	2205      	movs	r2, #5
 800d2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2ee:	4854      	ldr	r0, [pc, #336]	; (800d440 <_vfiprintf_r+0x220>)
 800d2f0:	f7f2 ff76 	bl	80001e0 <memchr>
 800d2f4:	9a04      	ldr	r2, [sp, #16]
 800d2f6:	b9d8      	cbnz	r0, 800d330 <_vfiprintf_r+0x110>
 800d2f8:	06d1      	lsls	r1, r2, #27
 800d2fa:	bf44      	itt	mi
 800d2fc:	2320      	movmi	r3, #32
 800d2fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d302:	0713      	lsls	r3, r2, #28
 800d304:	bf44      	itt	mi
 800d306:	232b      	movmi	r3, #43	; 0x2b
 800d308:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d30c:	f89a 3000 	ldrb.w	r3, [sl]
 800d310:	2b2a      	cmp	r3, #42	; 0x2a
 800d312:	d015      	beq.n	800d340 <_vfiprintf_r+0x120>
 800d314:	9a07      	ldr	r2, [sp, #28]
 800d316:	4654      	mov	r4, sl
 800d318:	2000      	movs	r0, #0
 800d31a:	f04f 0c0a 	mov.w	ip, #10
 800d31e:	4621      	mov	r1, r4
 800d320:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d324:	3b30      	subs	r3, #48	; 0x30
 800d326:	2b09      	cmp	r3, #9
 800d328:	d94d      	bls.n	800d3c6 <_vfiprintf_r+0x1a6>
 800d32a:	b1b0      	cbz	r0, 800d35a <_vfiprintf_r+0x13a>
 800d32c:	9207      	str	r2, [sp, #28]
 800d32e:	e014      	b.n	800d35a <_vfiprintf_r+0x13a>
 800d330:	eba0 0308 	sub.w	r3, r0, r8
 800d334:	fa09 f303 	lsl.w	r3, r9, r3
 800d338:	4313      	orrs	r3, r2
 800d33a:	9304      	str	r3, [sp, #16]
 800d33c:	46a2      	mov	sl, r4
 800d33e:	e7d2      	b.n	800d2e6 <_vfiprintf_r+0xc6>
 800d340:	9b03      	ldr	r3, [sp, #12]
 800d342:	1d19      	adds	r1, r3, #4
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	9103      	str	r1, [sp, #12]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	bfbb      	ittet	lt
 800d34c:	425b      	neglt	r3, r3
 800d34e:	f042 0202 	orrlt.w	r2, r2, #2
 800d352:	9307      	strge	r3, [sp, #28]
 800d354:	9307      	strlt	r3, [sp, #28]
 800d356:	bfb8      	it	lt
 800d358:	9204      	strlt	r2, [sp, #16]
 800d35a:	7823      	ldrb	r3, [r4, #0]
 800d35c:	2b2e      	cmp	r3, #46	; 0x2e
 800d35e:	d10c      	bne.n	800d37a <_vfiprintf_r+0x15a>
 800d360:	7863      	ldrb	r3, [r4, #1]
 800d362:	2b2a      	cmp	r3, #42	; 0x2a
 800d364:	d134      	bne.n	800d3d0 <_vfiprintf_r+0x1b0>
 800d366:	9b03      	ldr	r3, [sp, #12]
 800d368:	1d1a      	adds	r2, r3, #4
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	9203      	str	r2, [sp, #12]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	bfb8      	it	lt
 800d372:	f04f 33ff 	movlt.w	r3, #4294967295
 800d376:	3402      	adds	r4, #2
 800d378:	9305      	str	r3, [sp, #20]
 800d37a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d450 <_vfiprintf_r+0x230>
 800d37e:	7821      	ldrb	r1, [r4, #0]
 800d380:	2203      	movs	r2, #3
 800d382:	4650      	mov	r0, sl
 800d384:	f7f2 ff2c 	bl	80001e0 <memchr>
 800d388:	b138      	cbz	r0, 800d39a <_vfiprintf_r+0x17a>
 800d38a:	9b04      	ldr	r3, [sp, #16]
 800d38c:	eba0 000a 	sub.w	r0, r0, sl
 800d390:	2240      	movs	r2, #64	; 0x40
 800d392:	4082      	lsls	r2, r0
 800d394:	4313      	orrs	r3, r2
 800d396:	3401      	adds	r4, #1
 800d398:	9304      	str	r3, [sp, #16]
 800d39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d39e:	4829      	ldr	r0, [pc, #164]	; (800d444 <_vfiprintf_r+0x224>)
 800d3a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d3a4:	2206      	movs	r2, #6
 800d3a6:	f7f2 ff1b 	bl	80001e0 <memchr>
 800d3aa:	2800      	cmp	r0, #0
 800d3ac:	d03f      	beq.n	800d42e <_vfiprintf_r+0x20e>
 800d3ae:	4b26      	ldr	r3, [pc, #152]	; (800d448 <_vfiprintf_r+0x228>)
 800d3b0:	bb1b      	cbnz	r3, 800d3fa <_vfiprintf_r+0x1da>
 800d3b2:	9b03      	ldr	r3, [sp, #12]
 800d3b4:	3307      	adds	r3, #7
 800d3b6:	f023 0307 	bic.w	r3, r3, #7
 800d3ba:	3308      	adds	r3, #8
 800d3bc:	9303      	str	r3, [sp, #12]
 800d3be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3c0:	443b      	add	r3, r7
 800d3c2:	9309      	str	r3, [sp, #36]	; 0x24
 800d3c4:	e768      	b.n	800d298 <_vfiprintf_r+0x78>
 800d3c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3ca:	460c      	mov	r4, r1
 800d3cc:	2001      	movs	r0, #1
 800d3ce:	e7a6      	b.n	800d31e <_vfiprintf_r+0xfe>
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	3401      	adds	r4, #1
 800d3d4:	9305      	str	r3, [sp, #20]
 800d3d6:	4619      	mov	r1, r3
 800d3d8:	f04f 0c0a 	mov.w	ip, #10
 800d3dc:	4620      	mov	r0, r4
 800d3de:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3e2:	3a30      	subs	r2, #48	; 0x30
 800d3e4:	2a09      	cmp	r2, #9
 800d3e6:	d903      	bls.n	800d3f0 <_vfiprintf_r+0x1d0>
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d0c6      	beq.n	800d37a <_vfiprintf_r+0x15a>
 800d3ec:	9105      	str	r1, [sp, #20]
 800d3ee:	e7c4      	b.n	800d37a <_vfiprintf_r+0x15a>
 800d3f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3f4:	4604      	mov	r4, r0
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	e7f0      	b.n	800d3dc <_vfiprintf_r+0x1bc>
 800d3fa:	ab03      	add	r3, sp, #12
 800d3fc:	9300      	str	r3, [sp, #0]
 800d3fe:	462a      	mov	r2, r5
 800d400:	4b12      	ldr	r3, [pc, #72]	; (800d44c <_vfiprintf_r+0x22c>)
 800d402:	a904      	add	r1, sp, #16
 800d404:	4630      	mov	r0, r6
 800d406:	f7fd fc01 	bl	800ac0c <_printf_float>
 800d40a:	4607      	mov	r7, r0
 800d40c:	1c78      	adds	r0, r7, #1
 800d40e:	d1d6      	bne.n	800d3be <_vfiprintf_r+0x19e>
 800d410:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d412:	07d9      	lsls	r1, r3, #31
 800d414:	d405      	bmi.n	800d422 <_vfiprintf_r+0x202>
 800d416:	89ab      	ldrh	r3, [r5, #12]
 800d418:	059a      	lsls	r2, r3, #22
 800d41a:	d402      	bmi.n	800d422 <_vfiprintf_r+0x202>
 800d41c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d41e:	f7fe f9c7 	bl	800b7b0 <__retarget_lock_release_recursive>
 800d422:	89ab      	ldrh	r3, [r5, #12]
 800d424:	065b      	lsls	r3, r3, #25
 800d426:	f53f af1d 	bmi.w	800d264 <_vfiprintf_r+0x44>
 800d42a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d42c:	e71c      	b.n	800d268 <_vfiprintf_r+0x48>
 800d42e:	ab03      	add	r3, sp, #12
 800d430:	9300      	str	r3, [sp, #0]
 800d432:	462a      	mov	r2, r5
 800d434:	4b05      	ldr	r3, [pc, #20]	; (800d44c <_vfiprintf_r+0x22c>)
 800d436:	a904      	add	r1, sp, #16
 800d438:	4630      	mov	r0, r6
 800d43a:	f7fd fe8b 	bl	800b154 <_printf_i>
 800d43e:	e7e4      	b.n	800d40a <_vfiprintf_r+0x1ea>
 800d440:	0800e434 	.word	0x0800e434
 800d444:	0800e43e 	.word	0x0800e43e
 800d448:	0800ac0d 	.word	0x0800ac0d
 800d44c:	0800d1fb 	.word	0x0800d1fb
 800d450:	0800e43a 	.word	0x0800e43a

0800d454 <__swbuf_r>:
 800d454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d456:	460e      	mov	r6, r1
 800d458:	4614      	mov	r4, r2
 800d45a:	4605      	mov	r5, r0
 800d45c:	b118      	cbz	r0, 800d466 <__swbuf_r+0x12>
 800d45e:	6a03      	ldr	r3, [r0, #32]
 800d460:	b90b      	cbnz	r3, 800d466 <__swbuf_r+0x12>
 800d462:	f7fe f825 	bl	800b4b0 <__sinit>
 800d466:	69a3      	ldr	r3, [r4, #24]
 800d468:	60a3      	str	r3, [r4, #8]
 800d46a:	89a3      	ldrh	r3, [r4, #12]
 800d46c:	071a      	lsls	r2, r3, #28
 800d46e:	d525      	bpl.n	800d4bc <__swbuf_r+0x68>
 800d470:	6923      	ldr	r3, [r4, #16]
 800d472:	b31b      	cbz	r3, 800d4bc <__swbuf_r+0x68>
 800d474:	6823      	ldr	r3, [r4, #0]
 800d476:	6922      	ldr	r2, [r4, #16]
 800d478:	1a98      	subs	r0, r3, r2
 800d47a:	6963      	ldr	r3, [r4, #20]
 800d47c:	b2f6      	uxtb	r6, r6
 800d47e:	4283      	cmp	r3, r0
 800d480:	4637      	mov	r7, r6
 800d482:	dc04      	bgt.n	800d48e <__swbuf_r+0x3a>
 800d484:	4621      	mov	r1, r4
 800d486:	4628      	mov	r0, r5
 800d488:	f7ff fdc2 	bl	800d010 <_fflush_r>
 800d48c:	b9e0      	cbnz	r0, 800d4c8 <__swbuf_r+0x74>
 800d48e:	68a3      	ldr	r3, [r4, #8]
 800d490:	3b01      	subs	r3, #1
 800d492:	60a3      	str	r3, [r4, #8]
 800d494:	6823      	ldr	r3, [r4, #0]
 800d496:	1c5a      	adds	r2, r3, #1
 800d498:	6022      	str	r2, [r4, #0]
 800d49a:	701e      	strb	r6, [r3, #0]
 800d49c:	6962      	ldr	r2, [r4, #20]
 800d49e:	1c43      	adds	r3, r0, #1
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d004      	beq.n	800d4ae <__swbuf_r+0x5a>
 800d4a4:	89a3      	ldrh	r3, [r4, #12]
 800d4a6:	07db      	lsls	r3, r3, #31
 800d4a8:	d506      	bpl.n	800d4b8 <__swbuf_r+0x64>
 800d4aa:	2e0a      	cmp	r6, #10
 800d4ac:	d104      	bne.n	800d4b8 <__swbuf_r+0x64>
 800d4ae:	4621      	mov	r1, r4
 800d4b0:	4628      	mov	r0, r5
 800d4b2:	f7ff fdad 	bl	800d010 <_fflush_r>
 800d4b6:	b938      	cbnz	r0, 800d4c8 <__swbuf_r+0x74>
 800d4b8:	4638      	mov	r0, r7
 800d4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4bc:	4621      	mov	r1, r4
 800d4be:	4628      	mov	r0, r5
 800d4c0:	f000 f806 	bl	800d4d0 <__swsetup_r>
 800d4c4:	2800      	cmp	r0, #0
 800d4c6:	d0d5      	beq.n	800d474 <__swbuf_r+0x20>
 800d4c8:	f04f 37ff 	mov.w	r7, #4294967295
 800d4cc:	e7f4      	b.n	800d4b8 <__swbuf_r+0x64>
	...

0800d4d0 <__swsetup_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	4b2a      	ldr	r3, [pc, #168]	; (800d57c <__swsetup_r+0xac>)
 800d4d4:	4605      	mov	r5, r0
 800d4d6:	6818      	ldr	r0, [r3, #0]
 800d4d8:	460c      	mov	r4, r1
 800d4da:	b118      	cbz	r0, 800d4e4 <__swsetup_r+0x14>
 800d4dc:	6a03      	ldr	r3, [r0, #32]
 800d4de:	b90b      	cbnz	r3, 800d4e4 <__swsetup_r+0x14>
 800d4e0:	f7fd ffe6 	bl	800b4b0 <__sinit>
 800d4e4:	89a3      	ldrh	r3, [r4, #12]
 800d4e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d4ea:	0718      	lsls	r0, r3, #28
 800d4ec:	d422      	bmi.n	800d534 <__swsetup_r+0x64>
 800d4ee:	06d9      	lsls	r1, r3, #27
 800d4f0:	d407      	bmi.n	800d502 <__swsetup_r+0x32>
 800d4f2:	2309      	movs	r3, #9
 800d4f4:	602b      	str	r3, [r5, #0]
 800d4f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d4fa:	81a3      	strh	r3, [r4, #12]
 800d4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d500:	e034      	b.n	800d56c <__swsetup_r+0x9c>
 800d502:	0758      	lsls	r0, r3, #29
 800d504:	d512      	bpl.n	800d52c <__swsetup_r+0x5c>
 800d506:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d508:	b141      	cbz	r1, 800d51c <__swsetup_r+0x4c>
 800d50a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d50e:	4299      	cmp	r1, r3
 800d510:	d002      	beq.n	800d518 <__swsetup_r+0x48>
 800d512:	4628      	mov	r0, r5
 800d514:	f7fe ffd6 	bl	800c4c4 <_free_r>
 800d518:	2300      	movs	r3, #0
 800d51a:	6363      	str	r3, [r4, #52]	; 0x34
 800d51c:	89a3      	ldrh	r3, [r4, #12]
 800d51e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d522:	81a3      	strh	r3, [r4, #12]
 800d524:	2300      	movs	r3, #0
 800d526:	6063      	str	r3, [r4, #4]
 800d528:	6923      	ldr	r3, [r4, #16]
 800d52a:	6023      	str	r3, [r4, #0]
 800d52c:	89a3      	ldrh	r3, [r4, #12]
 800d52e:	f043 0308 	orr.w	r3, r3, #8
 800d532:	81a3      	strh	r3, [r4, #12]
 800d534:	6923      	ldr	r3, [r4, #16]
 800d536:	b94b      	cbnz	r3, 800d54c <__swsetup_r+0x7c>
 800d538:	89a3      	ldrh	r3, [r4, #12]
 800d53a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d53e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d542:	d003      	beq.n	800d54c <__swsetup_r+0x7c>
 800d544:	4621      	mov	r1, r4
 800d546:	4628      	mov	r0, r5
 800d548:	f000 f840 	bl	800d5cc <__smakebuf_r>
 800d54c:	89a0      	ldrh	r0, [r4, #12]
 800d54e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d552:	f010 0301 	ands.w	r3, r0, #1
 800d556:	d00a      	beq.n	800d56e <__swsetup_r+0x9e>
 800d558:	2300      	movs	r3, #0
 800d55a:	60a3      	str	r3, [r4, #8]
 800d55c:	6963      	ldr	r3, [r4, #20]
 800d55e:	425b      	negs	r3, r3
 800d560:	61a3      	str	r3, [r4, #24]
 800d562:	6923      	ldr	r3, [r4, #16]
 800d564:	b943      	cbnz	r3, 800d578 <__swsetup_r+0xa8>
 800d566:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d56a:	d1c4      	bne.n	800d4f6 <__swsetup_r+0x26>
 800d56c:	bd38      	pop	{r3, r4, r5, pc}
 800d56e:	0781      	lsls	r1, r0, #30
 800d570:	bf58      	it	pl
 800d572:	6963      	ldrpl	r3, [r4, #20]
 800d574:	60a3      	str	r3, [r4, #8]
 800d576:	e7f4      	b.n	800d562 <__swsetup_r+0x92>
 800d578:	2000      	movs	r0, #0
 800d57a:	e7f7      	b.n	800d56c <__swsetup_r+0x9c>
 800d57c:	20000074 	.word	0x20000074

0800d580 <__swhatbuf_r>:
 800d580:	b570      	push	{r4, r5, r6, lr}
 800d582:	460c      	mov	r4, r1
 800d584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d588:	2900      	cmp	r1, #0
 800d58a:	b096      	sub	sp, #88	; 0x58
 800d58c:	4615      	mov	r5, r2
 800d58e:	461e      	mov	r6, r3
 800d590:	da0d      	bge.n	800d5ae <__swhatbuf_r+0x2e>
 800d592:	89a3      	ldrh	r3, [r4, #12]
 800d594:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d598:	f04f 0100 	mov.w	r1, #0
 800d59c:	bf0c      	ite	eq
 800d59e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d5a2:	2340      	movne	r3, #64	; 0x40
 800d5a4:	2000      	movs	r0, #0
 800d5a6:	6031      	str	r1, [r6, #0]
 800d5a8:	602b      	str	r3, [r5, #0]
 800d5aa:	b016      	add	sp, #88	; 0x58
 800d5ac:	bd70      	pop	{r4, r5, r6, pc}
 800d5ae:	466a      	mov	r2, sp
 800d5b0:	f000 f848 	bl	800d644 <_fstat_r>
 800d5b4:	2800      	cmp	r0, #0
 800d5b6:	dbec      	blt.n	800d592 <__swhatbuf_r+0x12>
 800d5b8:	9901      	ldr	r1, [sp, #4]
 800d5ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d5be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d5c2:	4259      	negs	r1, r3
 800d5c4:	4159      	adcs	r1, r3
 800d5c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d5ca:	e7eb      	b.n	800d5a4 <__swhatbuf_r+0x24>

0800d5cc <__smakebuf_r>:
 800d5cc:	898b      	ldrh	r3, [r1, #12]
 800d5ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d5d0:	079d      	lsls	r5, r3, #30
 800d5d2:	4606      	mov	r6, r0
 800d5d4:	460c      	mov	r4, r1
 800d5d6:	d507      	bpl.n	800d5e8 <__smakebuf_r+0x1c>
 800d5d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d5dc:	6023      	str	r3, [r4, #0]
 800d5de:	6123      	str	r3, [r4, #16]
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	6163      	str	r3, [r4, #20]
 800d5e4:	b002      	add	sp, #8
 800d5e6:	bd70      	pop	{r4, r5, r6, pc}
 800d5e8:	ab01      	add	r3, sp, #4
 800d5ea:	466a      	mov	r2, sp
 800d5ec:	f7ff ffc8 	bl	800d580 <__swhatbuf_r>
 800d5f0:	9900      	ldr	r1, [sp, #0]
 800d5f2:	4605      	mov	r5, r0
 800d5f4:	4630      	mov	r0, r6
 800d5f6:	f7fd f9dd 	bl	800a9b4 <_malloc_r>
 800d5fa:	b948      	cbnz	r0, 800d610 <__smakebuf_r+0x44>
 800d5fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d600:	059a      	lsls	r2, r3, #22
 800d602:	d4ef      	bmi.n	800d5e4 <__smakebuf_r+0x18>
 800d604:	f023 0303 	bic.w	r3, r3, #3
 800d608:	f043 0302 	orr.w	r3, r3, #2
 800d60c:	81a3      	strh	r3, [r4, #12]
 800d60e:	e7e3      	b.n	800d5d8 <__smakebuf_r+0xc>
 800d610:	89a3      	ldrh	r3, [r4, #12]
 800d612:	6020      	str	r0, [r4, #0]
 800d614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d618:	81a3      	strh	r3, [r4, #12]
 800d61a:	9b00      	ldr	r3, [sp, #0]
 800d61c:	6163      	str	r3, [r4, #20]
 800d61e:	9b01      	ldr	r3, [sp, #4]
 800d620:	6120      	str	r0, [r4, #16]
 800d622:	b15b      	cbz	r3, 800d63c <__smakebuf_r+0x70>
 800d624:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d628:	4630      	mov	r0, r6
 800d62a:	f000 f81d 	bl	800d668 <_isatty_r>
 800d62e:	b128      	cbz	r0, 800d63c <__smakebuf_r+0x70>
 800d630:	89a3      	ldrh	r3, [r4, #12]
 800d632:	f023 0303 	bic.w	r3, r3, #3
 800d636:	f043 0301 	orr.w	r3, r3, #1
 800d63a:	81a3      	strh	r3, [r4, #12]
 800d63c:	89a3      	ldrh	r3, [r4, #12]
 800d63e:	431d      	orrs	r5, r3
 800d640:	81a5      	strh	r5, [r4, #12]
 800d642:	e7cf      	b.n	800d5e4 <__smakebuf_r+0x18>

0800d644 <_fstat_r>:
 800d644:	b538      	push	{r3, r4, r5, lr}
 800d646:	4d07      	ldr	r5, [pc, #28]	; (800d664 <_fstat_r+0x20>)
 800d648:	2300      	movs	r3, #0
 800d64a:	4604      	mov	r4, r0
 800d64c:	4608      	mov	r0, r1
 800d64e:	4611      	mov	r1, r2
 800d650:	602b      	str	r3, [r5, #0]
 800d652:	f7f6 fcfc 	bl	800404e <_fstat>
 800d656:	1c43      	adds	r3, r0, #1
 800d658:	d102      	bne.n	800d660 <_fstat_r+0x1c>
 800d65a:	682b      	ldr	r3, [r5, #0]
 800d65c:	b103      	cbz	r3, 800d660 <_fstat_r+0x1c>
 800d65e:	6023      	str	r3, [r4, #0]
 800d660:	bd38      	pop	{r3, r4, r5, pc}
 800d662:	bf00      	nop
 800d664:	2000093c 	.word	0x2000093c

0800d668 <_isatty_r>:
 800d668:	b538      	push	{r3, r4, r5, lr}
 800d66a:	4d06      	ldr	r5, [pc, #24]	; (800d684 <_isatty_r+0x1c>)
 800d66c:	2300      	movs	r3, #0
 800d66e:	4604      	mov	r4, r0
 800d670:	4608      	mov	r0, r1
 800d672:	602b      	str	r3, [r5, #0]
 800d674:	f7f6 fcfb 	bl	800406e <_isatty>
 800d678:	1c43      	adds	r3, r0, #1
 800d67a:	d102      	bne.n	800d682 <_isatty_r+0x1a>
 800d67c:	682b      	ldr	r3, [r5, #0]
 800d67e:	b103      	cbz	r3, 800d682 <_isatty_r+0x1a>
 800d680:	6023      	str	r3, [r4, #0]
 800d682:	bd38      	pop	{r3, r4, r5, pc}
 800d684:	2000093c 	.word	0x2000093c

0800d688 <_init>:
 800d688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d68a:	bf00      	nop
 800d68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d68e:	bc08      	pop	{r3}
 800d690:	469e      	mov	lr, r3
 800d692:	4770      	bx	lr

0800d694 <_fini>:
 800d694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d696:	bf00      	nop
 800d698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d69a:	bc08      	pop	{r3}
 800d69c:	469e      	mov	lr, r3
 800d69e:	4770      	bx	lr
