
IVS_PROJECT_WITH_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011370  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010dc  08011500  08011500  00012500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080125dc  080125dc  000142fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080125dc  080125dc  000135dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080125e4  080125e4  000142fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080125e4  080125e4  000135e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080125e8  080125e8  000135e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  080125ec  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000142fc  2**0
                  CONTENTS
 10 .bss          00001658  200002fc  200002fc  000142fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001954  20001954  000142fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000142fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021572  00000000  00000000  0001432c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a37  00000000  00000000  0003589e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ac0  00000000  00000000  0003a2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014ce  00000000  00000000  0003bd98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028037  00000000  00000000  0003d266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025633  00000000  00000000  0006529d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e415e  00000000  00000000  0008a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016ea2e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000842c  00000000  00000000  0016ea74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000088  00000000  00000000  00176ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002fc 	.word	0x200002fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080114e8 	.word	0x080114e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000300 	.word	0x20000300
 80001cc:	080114e8 	.word	0x080114e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <BNO055_IT_Read>:
 *      WRAPPERS: Dùng IT mode thay cho blocking
 * ==================================================== */

// I2C Read (non-blocking với interrupt)
HAL_StatusTypeDef BNO055_IT_Read(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	603a      	str	r2, [r7, #0]
 8000edc:	461a      	mov	r2, r3
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	71bb      	strb	r3, [r7, #6]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000eea:	4b1e      	ldr	r3, [pc, #120]	@ (8000f64 <BNO055_IT_Read+0x90>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f68 <BNO055_IT_Read+0x94>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Read_IT(&bno_i2c,
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	b299      	uxth	r1, r3
 8000efa:	79bb      	ldrb	r3, [r7, #6]
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	9301      	str	r3, [sp, #4]
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	2301      	movs	r3, #1
 8000f08:	4818      	ldr	r0, [pc, #96]	@ (8000f6c <BNO055_IT_Read+0x98>)
 8000f0a:	f007 fc03 	bl	8008714 <HAL_I2C_Mem_Read_IT>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	73fb      	strb	r3, [r7, #15]
                                                   regAddr,
                                                   I2C_MEMADD_SIZE_8BIT,
                                                   pData,
                                                   len);

    if (status != HAL_OK) return status;
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <BNO055_IT_Read+0x48>
 8000f18:	7bfb      	ldrb	r3, [r7, #15]
 8000f1a:	e01e      	b.n	8000f5a <BNO055_IT_Read+0x86>

    // chờ callback báo hiệu (timeout 100ms)
    uint32_t tickstart = HAL_GetTick();
 8000f1c:	f004 fcd0 	bl	80058c0 <HAL_GetTick>
 8000f20:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000f22:	e008      	b.n	8000f36 <BNO055_IT_Read+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000f24:	f004 fccc 	bl	80058c0 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b64      	cmp	r3, #100	@ 0x64
 8000f30:	d901      	bls.n	8000f36 <BNO055_IT_Read+0x62>
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e011      	b.n	8000f5a <BNO055_IT_Read+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000f36:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <BNO055_IT_Read+0x90>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d104      	bne.n	8000f4a <BNO055_IT_Read+0x76>
 8000f40:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <BNO055_IT_Read+0x94>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d0ec      	beq.n	8000f24 <BNO055_IT_Read+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000f4a:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <BNO055_IT_Read+0x94>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	bf14      	ite	ne
 8000f54:	2301      	movne	r3, #1
 8000f56:	2300      	moveq	r3, #0
 8000f58:	b2db      	uxtb	r3, r3
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000318 	.word	0x20000318
 8000f68:	20000319 	.word	0x20000319
 8000f6c:	20000450 	.word	0x20000450

08000f70 <BNO055_IT_Write>:

// I2C Write (non-blocking với interrupt)
HAL_StatusTypeDef BNO055_IT_Write(uint8_t devAddr, uint8_t regAddr, uint8_t *pData, uint16_t len)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af02      	add	r7, sp, #8
 8000f76:	603a      	str	r2, [r7, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	71bb      	strb	r3, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	80bb      	strh	r3, [r7, #4]
    BNO055_I2C_Done  = 0;
 8000f86:	4b1e      	ldr	r3, [pc, #120]	@ (8001000 <BNO055_IT_Write+0x90>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
    BNO055_I2C_Error = 0;
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001004 <BNO055_IT_Write+0x94>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_IT(&bno_i2c,
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	b299      	uxth	r1, r3
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	88bb      	ldrh	r3, [r7, #4]
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	4818      	ldr	r0, [pc, #96]	@ (8001008 <BNO055_IT_Write+0x98>)
 8000fa6:	f007 fb07 	bl	80085b8 <HAL_I2C_Mem_Write_IT>
 8000faa:	4603      	mov	r3, r0
 8000fac:	73fb      	strb	r3, [r7, #15]
                                                    regAddr,
                                                    I2C_MEMADD_SIZE_8BIT,
                                                    pData,
                                                    len);

    if (status != HAL_OK) return status;
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <BNO055_IT_Write+0x48>
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	e01e      	b.n	8000ff6 <BNO055_IT_Write+0x86>

    uint32_t tickstart = HAL_GetTick();
 8000fb8:	f004 fc82 	bl	80058c0 <HAL_GetTick>
 8000fbc:	60b8      	str	r0, [r7, #8]
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fbe:	e008      	b.n	8000fd2 <BNO055_IT_Write+0x62>
    {
        if ((HAL_GetTick() - tickstart) > 100) {
 8000fc0:	f004 fc7e 	bl	80058c0 <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	2b64      	cmp	r3, #100	@ 0x64
 8000fcc:	d901      	bls.n	8000fd2 <BNO055_IT_Write+0x62>
            return HAL_TIMEOUT;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e011      	b.n	8000ff6 <BNO055_IT_Write+0x86>
    while (!BNO055_I2C_Done && !BNO055_I2C_Error)
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <BNO055_IT_Write+0x90>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d104      	bne.n	8000fe6 <BNO055_IT_Write+0x76>
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <BNO055_IT_Write+0x94>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d0ec      	beq.n	8000fc0 <BNO055_IT_Write+0x50>
        }
    }

    return (BNO055_I2C_Error ? HAL_ERROR : HAL_OK);
 8000fe6:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <BNO055_IT_Write+0x94>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	bf14      	ite	ne
 8000ff0:	2301      	movne	r3, #1
 8000ff2:	2300      	moveq	r3, #0
 8000ff4:	b2db      	uxtb	r3, r3
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000318 	.word	0x20000318
 8001004:	20000319 	.word	0x20000319
 8001008:	20000450 	.word	0x20000450

0800100c <HAL_I2C_MemRxCpltCallback>:
 *      I2C CALLBACKS
 * ==================================================== */

// Callback khi đọc xong
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <HAL_I2C_MemRxCpltCallback+0x28>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	429a      	cmp	r2, r3
 800101e:	d102      	bne.n	8001026 <HAL_I2C_MemRxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
    }
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000450 	.word	0x20000450
 8001038:	20000318 	.word	0x20000318

0800103c <HAL_I2C_MemTxCpltCallback>:

// Callback khi ghi xong
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance) {
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4b06      	ldr	r3, [pc, #24]	@ (8001064 <HAL_I2C_MemTxCpltCallback+0x28>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	429a      	cmp	r2, r3
 800104e:	d102      	bne.n	8001056 <HAL_I2C_MemTxCpltCallback+0x1a>
        BNO055_I2C_Done = 1;
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <HAL_I2C_MemTxCpltCallback+0x2c>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
    }
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000450 	.word	0x20000450
 8001068:	20000318 	.word	0x20000318

0800106c <HAL_I2C_ErrorCallback>:
// Callback khi có lỗi I2C
// Thêm biến cờ toàn cục
volatile uint8_t bno055_need_reset = 0;

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == bno_i2c.Instance)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	4b07      	ldr	r3, [pc, #28]	@ (8001098 <HAL_I2C_ErrorCallback+0x2c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	429a      	cmp	r2, r3
 800107e:	d105      	bne.n	800108c <HAL_I2C_ErrorCallback+0x20>
    {
        BNO055_I2C_Error = 1;
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_I2C_ErrorCallback+0x30>)
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
        bno055_need_reset = 1;   // báo cho main loop biết
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_I2C_ErrorCallback+0x34>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
    }

}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	20000450 	.word	0x20000450
 800109c:	20000319 	.word	0x20000319
 80010a0:	2000031a 	.word	0x2000031a

080010a4 <SelectPage>:
 * 			[PAGE_0
 * 			 PAGE_1]
 *
 * 	 @retval None
 */
void SelectPage(uint8_t page){  //BNO055 có 2 page thanh ghi: PAGE 0 và PAGE 1 → Chuyển qua lại giữa chúng.
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PAGE_ID_ADDR, &page, 1) != HAL_OK){
 80010ae:	1dfa      	adds	r2, r7, #7
 80010b0:	2301      	movs	r3, #1
 80010b2:	2107      	movs	r1, #7
 80010b4:	2050      	movs	r0, #80	@ 0x50
 80010b6:	f7ff ff5b 	bl	8000f70 <BNO055_IT_Write>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d002      	beq.n	80010c6 <SelectPage+0x22>
		printf("Register page replacement could not be set\n");
 80010c0:	4804      	ldr	r0, [pc, #16]	@ (80010d4 <SelectPage+0x30>)
 80010c2:	f00d fcc5 	bl	800ea50 <puts>
	}
	HAL_Delay(50);
 80010c6:	2032      	movs	r0, #50	@ 0x32
 80010c8:	f004 fc06 	bl	80058d8 <HAL_Delay>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	08011560 	.word	0x08011560

080010d8 <ResetBNO055>:
  * @param  None
  *
  * @retval None
  */
void ResetBNO055(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
    uint8_t reset_cmd = 0x20;
 80010de:	2320      	movs	r3, #32
 80010e0:	70fb      	strb	r3, [r7, #3]
    uint8_t chip_id = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	70bb      	strb	r3, [r7, #2]
    uint32_t start;

    // 1. Gửi lệnh reset phần mềm
    BNO055_IT_Write(P_BNO055, SYS_TRIGGER_ADDR, &reset_cmd, 1);
 80010e6:	1cfa      	adds	r2, r7, #3
 80010e8:	2301      	movs	r3, #1
 80010ea:	213f      	movs	r1, #63	@ 0x3f
 80010ec:	2050      	movs	r0, #80	@ 0x50
 80010ee:	f7ff ff3f 	bl	8000f70 <BNO055_IT_Write>
    HAL_Delay(700); // >= 650 ms theo datasheet
 80010f2:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80010f6:	f004 fbef 	bl	80058d8 <HAL_Delay>

    // 2. Chờ đọc lại CHIP_ID = 0xA0
    start = HAL_GetTick();
 80010fa:	f004 fbe1 	bl	80058c0 <HAL_GetTick>
 80010fe:	6078      	str	r0, [r7, #4]
    do {
        BNO055_IT_Read(P_BNO055, CHIP_ID_ADDR, &chip_id, 1);
 8001100:	1cba      	adds	r2, r7, #2
 8001102:	2301      	movs	r3, #1
 8001104:	2100      	movs	r1, #0
 8001106:	2050      	movs	r0, #80	@ 0x50
 8001108:	f7ff fee4 	bl	8000ed4 <BNO055_IT_Read>
        HAL_Delay(10);
 800110c:	200a      	movs	r0, #10
 800110e:	f004 fbe3 	bl	80058d8 <HAL_Delay>
    } while (chip_id != BNO055_ID && (HAL_GetTick() - start < 2000));
 8001112:	78bb      	ldrb	r3, [r7, #2]
 8001114:	2ba0      	cmp	r3, #160	@ 0xa0
 8001116:	d007      	beq.n	8001128 <ResetBNO055+0x50>
 8001118:	f004 fbd2 	bl	80058c0 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001126:	d3eb      	bcc.n	8001100 <ResetBNO055+0x28>

    if (chip_id != BNO055_ID) {
 8001128:	78bb      	ldrb	r3, [r7, #2]
 800112a:	2ba0      	cmp	r3, #160	@ 0xa0
 800112c:	d003      	beq.n	8001136 <ResetBNO055+0x5e>
        printf("❌ ResetBNO055: Chip ID không hợp lệ\n");
 800112e:	4817      	ldr	r0, [pc, #92]	@ (800118c <ResetBNO055+0xb4>)
 8001130:	f00d fc8e 	bl	800ea50 <puts>
 8001134:	e026      	b.n	8001184 <ResetBNO055+0xac>
        return;
    }

    // 3. Init lại IMU (set lại config, unit, mode…)
    BNO055_Init();
 8001136:	f000 fb7f 	bl	8001838 <BNO055_Init>

    // 4. Chờ Fusion Algorithm ready
    uint8_t sys_status = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	707b      	strb	r3, [r7, #1]
    start = HAL_GetTick();
 800113e:	f004 fbbf 	bl	80058c0 <HAL_GetTick>
 8001142:	6078      	str	r0, [r7, #4]
    do {
        BNO055_IT_Read(P_BNO055, SYS_STATUS_ADDR, &sys_status, 1);
 8001144:	1c7a      	adds	r2, r7, #1
 8001146:	2301      	movs	r3, #1
 8001148:	2139      	movs	r1, #57	@ 0x39
 800114a:	2050      	movs	r0, #80	@ 0x50
 800114c:	f7ff fec2 	bl	8000ed4 <BNO055_IT_Read>
        HAL_Delay(50);
 8001150:	2032      	movs	r0, #50	@ 0x32
 8001152:	f004 fbc1 	bl	80058d8 <HAL_Delay>
    } while (sys_status != 5 && (HAL_GetTick() - start < 2000));
 8001156:	787b      	ldrb	r3, [r7, #1]
 8001158:	2b05      	cmp	r3, #5
 800115a:	d007      	beq.n	800116c <ResetBNO055+0x94>
 800115c:	f004 fbb0 	bl	80058c0 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800116a:	d3eb      	bcc.n	8001144 <ResetBNO055+0x6c>

    if (sys_status == 5) {
 800116c:	787b      	ldrb	r3, [r7, #1]
 800116e:	2b05      	cmp	r3, #5
 8001170:	d103      	bne.n	800117a <ResetBNO055+0xa2>
        printf("✅ ResetBNO055: Fusion algorithm running\n");
 8001172:	4807      	ldr	r0, [pc, #28]	@ (8001190 <ResetBNO055+0xb8>)
 8001174:	f00d fc6c 	bl	800ea50 <puts>
 8001178:	e004      	b.n	8001184 <ResetBNO055+0xac>
    } else {
        printf("⚠️ ResetBNO055: SYS_STATUS=%d, sensor chưa sẵn sàng\n", sys_status);
 800117a:	787b      	ldrb	r3, [r7, #1]
 800117c:	4619      	mov	r1, r3
 800117e:	4805      	ldr	r0, [pc, #20]	@ (8001194 <ResetBNO055+0xbc>)
 8001180:	f00d fbfe 	bl	800e980 <iprintf>
    }
}
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	0801158c 	.word	0x0801158c
 8001190:	080115b8 	.word	0x080115b8
 8001194:	080115e4 	.word	0x080115e4

08001198 <I2C_ManualBusRecovery>:
 *			 SENSOR_QUATERNION]
 *
 *   @retval Structure containing the values ​​of the read data
 */
void I2C_ManualBusRecovery(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b088      	sub	sp, #32
 800119c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0308 	add.w	r3, r7, #8
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]

    // 1. Tắt I2C peripheral (dùng I2C3)
    HAL_I2C_DeInit(&bno_i2c);
 80011ae:	4846      	ldr	r0, [pc, #280]	@ (80012c8 <I2C_ManualBusRecovery+0x130>)
 80011b0:	f007 f8c0 	bl	8008334 <HAL_I2C_DeInit>

    // 2. Bật clock cho GPIOA, GPIOC
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	4b44      	ldr	r3, [pc, #272]	@ (80012cc <I2C_ManualBusRecovery+0x134>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011bc:	4a43      	ldr	r2, [pc, #268]	@ (80012cc <I2C_ManualBusRecovery+0x134>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c4:	4b41      	ldr	r3, [pc, #260]	@ (80012cc <I2C_ManualBusRecovery+0x134>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d0:	2300      	movs	r3, #0
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	4b3d      	ldr	r3, [pc, #244]	@ (80012cc <I2C_ManualBusRecovery+0x134>)
 80011d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d8:	4a3c      	ldr	r2, [pc, #240]	@ (80012cc <I2C_ManualBusRecovery+0x134>)
 80011da:	f043 0304 	orr.w	r3, r3, #4
 80011de:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e0:	4b3a      	ldr	r3, [pc, #232]	@ (80012cc <I2C_ManualBusRecovery+0x134>)
 80011e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	603b      	str	r3, [r7, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]

    // 3. Cấu hình SCL (PA8) và SDA (PC9) làm output open-drain
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_OD;
 80011ec:	2311      	movs	r3, #17
 80011ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f4:	2302      	movs	r3, #2
 80011f6:	617b      	str	r3, [r7, #20]

    // PA8 = SCL
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011fc:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	4619      	mov	r1, r3
 8001204:	4832      	ldr	r0, [pc, #200]	@ (80012d0 <I2C_ManualBusRecovery+0x138>)
 8001206:	f006 fc9f 	bl	8007b48 <HAL_GPIO_Init>

    // PC9 = SDA
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800120a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800120e:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001210:	f107 0308 	add.w	r3, r7, #8
 8001214:	4619      	mov	r1, r3
 8001216:	482f      	ldr	r0, [pc, #188]	@ (80012d4 <I2C_ManualBusRecovery+0x13c>)
 8001218:	f006 fc96 	bl	8007b48 <HAL_GPIO_Init>

    // 4. Phát 9 xung clock trên SCL để giải phóng SDA
    for (int i = 0; i < 9; i++) {
 800121c:	2300      	movs	r3, #0
 800121e:	61fb      	str	r3, [r7, #28]
 8001220:	e014      	b.n	800124c <I2C_ManualBusRecovery+0xb4>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // SCL high
 8001222:	2201      	movs	r2, #1
 8001224:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001228:	4829      	ldr	r0, [pc, #164]	@ (80012d0 <I2C_ManualBusRecovery+0x138>)
 800122a:	f006 ff25 	bl	8008078 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 800122e:	2001      	movs	r0, #1
 8001230:	f004 fb52 	bl	80058d8 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // SCL low
 8001234:	2200      	movs	r2, #0
 8001236:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800123a:	4825      	ldr	r0, [pc, #148]	@ (80012d0 <I2C_ManualBusRecovery+0x138>)
 800123c:	f006 ff1c 	bl	8008078 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8001240:	2001      	movs	r0, #1
 8001242:	f004 fb49 	bl	80058d8 <HAL_Delay>
    for (int i = 0; i < 9; i++) {
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	2b08      	cmp	r3, #8
 8001250:	dde7      	ble.n	8001222 <I2C_ManualBusRecovery+0x8a>
    }

    // 5. Phát STOP condition giả: SDA low -> SCL high -> SDA high
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET); // SDA low
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001258:	481e      	ldr	r0, [pc, #120]	@ (80012d4 <I2C_ManualBusRecovery+0x13c>)
 800125a:	f006 ff0d 	bl	8008078 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800125e:	2001      	movs	r0, #1
 8001260:	f004 fb3a 	bl	80058d8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   // SCL high
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800126a:	4819      	ldr	r0, [pc, #100]	@ (80012d0 <I2C_ManualBusRecovery+0x138>)
 800126c:	f006 ff04 	bl	8008078 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001270:	2001      	movs	r0, #1
 8001272:	f004 fb31 	bl	80058d8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   // SDA high
 8001276:	2201      	movs	r2, #1
 8001278:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800127c:	4815      	ldr	r0, [pc, #84]	@ (80012d4 <I2C_ManualBusRecovery+0x13c>)
 800127e:	f006 fefb 	bl	8008078 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001282:	2001      	movs	r0, #1
 8001284:	f004 fb28 	bl	80058d8 <HAL_Delay>

    // 6. Trả lại GPIO cho peripheral I2C3
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8001288:	2312      	movs	r3, #18
 800128a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800128c:	2304      	movs	r3, #4
 800128e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pin       = GPIO_PIN_8; // PA8 (SCL)
 8001290:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001294:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001296:	f107 0308 	add.w	r3, r7, #8
 800129a:	4619      	mov	r1, r3
 800129c:	480c      	ldr	r0, [pc, #48]	@ (80012d0 <I2C_ManualBusRecovery+0x138>)
 800129e:	f006 fc53 	bl	8007b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9; // PC9 (SDA)
 80012a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012a6:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a8:	f107 0308 	add.w	r3, r7, #8
 80012ac:	4619      	mov	r1, r3
 80012ae:	4809      	ldr	r0, [pc, #36]	@ (80012d4 <I2C_ManualBusRecovery+0x13c>)
 80012b0:	f006 fc4a 	bl	8007b48 <HAL_GPIO_Init>

    // 7. Bật lại I2C3
    HAL_I2C_Init(&bno_i2c);
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <I2C_ManualBusRecovery+0x130>)
 80012b6:	f006 fef9 	bl	80080ac <HAL_I2C_Init>

    printf("🔄 I2C3 bus recovered (PA8-SCL, PC9-SDA)\r\n");
 80012ba:	4807      	ldr	r0, [pc, #28]	@ (80012d8 <I2C_ManualBusRecovery+0x140>)
 80012bc:	f00d fbc8 	bl	800ea50 <puts>
}
 80012c0:	bf00      	nop
 80012c2:	3720      	adds	r7, #32
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000450 	.word	0x20000450
 80012cc:	40023800 	.word	0x40023800
 80012d0:	40020000 	.word	0x40020000
 80012d4:	40020800 	.word	0x40020800
 80012d8:	08011624 	.word	0x08011624

080012dc <ReadData>:


extern volatile uint8_t bno055_need_reset;

void ReadData(BNO055_Sensors_t *sensorData, BNO055_Sensor_Type sensors)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
    uint8_t buffer[8];

    if (sensors & SENSOR_GRAVITY) {
 80012e8:	78fb      	ldrb	r3, [r7, #3]
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d042      	beq.n	8001378 <ReadData+0x9c>
        if (BNO055_IT_Read(P_BNO055, BNO_GRAVITY, buffer, 6) == HAL_OK) {
 80012f2:	f107 0208 	add.w	r2, r7, #8
 80012f6:	2306      	movs	r3, #6
 80012f8:	212e      	movs	r1, #46	@ 0x2e
 80012fa:	2050      	movs	r0, #80	@ 0x50
 80012fc:	f7ff fdea 	bl	8000ed4 <BNO055_IT_Read>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d138      	bne.n	8001378 <ReadData+0x9c>
            sensorData->Gravity.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 100.0f;
 8001306:	7a7b      	ldrb	r3, [r7, #9]
 8001308:	b21b      	sxth	r3, r3
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b21a      	sxth	r2, r3
 800130e:	7a3b      	ldrb	r3, [r7, #8]
 8001310:	b21b      	sxth	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b21b      	sxth	r3, r3
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800131e:	eddf 6ab6 	vldr	s13, [pc, #728]	@ 80015f8 <ReadData+0x31c>
 8001322:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
            sensorData->Gravity.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 100.0f;
 800132c:	7afb      	ldrb	r3, [r7, #11]
 800132e:	b21b      	sxth	r3, r3
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	b21a      	sxth	r2, r3
 8001334:	7abb      	ldrb	r3, [r7, #10]
 8001336:	b21b      	sxth	r3, r3
 8001338:	4313      	orrs	r3, r2
 800133a:	b21b      	sxth	r3, r3
 800133c:	ee07 3a90 	vmov	s15, r3
 8001340:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001344:	eddf 6aac 	vldr	s13, [pc, #688]	@ 80015f8 <ReadData+0x31c>
 8001348:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
            sensorData->Gravity.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 100.0f;
 8001352:	7b7b      	ldrb	r3, [r7, #13]
 8001354:	b21b      	sxth	r3, r3
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7b3b      	ldrb	r3, [r7, #12]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800136a:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 80015f8 <ReadData+0x31c>
 800136e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
        }
    }

    if (sensors & SENSOR_QUATERNION) {
 8001378:	78fb      	ldrb	r3, [r7, #3]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d061      	beq.n	8001446 <ReadData+0x16a>
        if (BNO055_IT_Read(P_BNO055, BNO_QUATERNION, buffer, 8) == HAL_OK) {
 8001382:	f107 0208 	add.w	r2, r7, #8
 8001386:	2308      	movs	r3, #8
 8001388:	2120      	movs	r1, #32
 800138a:	2050      	movs	r0, #80	@ 0x50
 800138c:	f7ff fda2 	bl	8000ed4 <BNO055_IT_Read>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d157      	bne.n	8001446 <ReadData+0x16a>
            sensorData->Quaternion.W = (int16_t)((buffer[1] << 8) | buffer[0]) / (1 << 14);
 8001396:	7a7b      	ldrb	r3, [r7, #9]
 8001398:	b21b      	sxth	r3, r3
 800139a:	021b      	lsls	r3, r3, #8
 800139c:	b21a      	sxth	r2, r3
 800139e:	7a3b      	ldrb	r3, [r7, #8]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	da02      	bge.n	80013b0 <ReadData+0xd4>
 80013aa:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80013ae:	333f      	adds	r3, #63	@ 0x3f
 80013b0:	139b      	asrs	r3, r3, #14
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
            sensorData->Quaternion.X = (int16_t)((buffer[3] << 8) | buffer[2]) / (1 << 14);
 80013c2:	7afb      	ldrb	r3, [r7, #11]
 80013c4:	b21b      	sxth	r3, r3
 80013c6:	021b      	lsls	r3, r3, #8
 80013c8:	b21a      	sxth	r2, r3
 80013ca:	7abb      	ldrb	r3, [r7, #10]
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	4313      	orrs	r3, r2
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	da02      	bge.n	80013dc <ReadData+0x100>
 80013d6:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80013da:	333f      	adds	r3, #63	@ 0x3f
 80013dc:	139b      	asrs	r3, r3, #14
 80013de:	b21b      	sxth	r3, r3
 80013e0:	ee07 3a90 	vmov	s15, r3
 80013e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            sensorData->Quaternion.Y = (int16_t)((buffer[5] << 8) | buffer[4]) / (1 << 14);
 80013ee:	7b7b      	ldrb	r3, [r7, #13]
 80013f0:	b21b      	sxth	r3, r3
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	7b3b      	ldrb	r3, [r7, #12]
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	4313      	orrs	r3, r2
 80013fc:	b21b      	sxth	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	da02      	bge.n	8001408 <ReadData+0x12c>
 8001402:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001406:	333f      	adds	r3, #63	@ 0x3f
 8001408:	139b      	asrs	r3, r3, #14
 800140a:	b21b      	sxth	r3, r3
 800140c:	ee07 3a90 	vmov	s15, r3
 8001410:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
            sensorData->Quaternion.Z = (int16_t)((buffer[7] << 8) | buffer[6]) / (1 << 14);
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	b21b      	sxth	r3, r3
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	b21a      	sxth	r2, r3
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	b21b      	sxth	r3, r3
 8001426:	4313      	orrs	r3, r2
 8001428:	b21b      	sxth	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	da02      	bge.n	8001434 <ReadData+0x158>
 800142e:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001432:	333f      	adds	r3, #63	@ 0x3f
 8001434:	139b      	asrs	r3, r3, #14
 8001436:	b21b      	sxth	r3, r3
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
        }
    }

    if (sensors & SENSOR_LINACC) {
 8001446:	78fb      	ldrb	r3, [r7, #3]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	2b00      	cmp	r3, #0
 800144e:	d042      	beq.n	80014d6 <ReadData+0x1fa>
        if (BNO055_IT_Read(P_BNO055, BNO_LINACC, buffer, 6) == HAL_OK) {
 8001450:	f107 0208 	add.w	r2, r7, #8
 8001454:	2306      	movs	r3, #6
 8001456:	2128      	movs	r1, #40	@ 0x28
 8001458:	2050      	movs	r0, #80	@ 0x50
 800145a:	f7ff fd3b 	bl	8000ed4 <BNO055_IT_Read>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d138      	bne.n	80014d6 <ReadData+0x1fa>
            sensorData->LineerAcc.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 100.0f;
 8001464:	7a7b      	ldrb	r3, [r7, #9]
 8001466:	b21b      	sxth	r3, r3
 8001468:	021b      	lsls	r3, r3, #8
 800146a:	b21a      	sxth	r2, r3
 800146c:	7a3b      	ldrb	r3, [r7, #8]
 800146e:	b21b      	sxth	r3, r3
 8001470:	4313      	orrs	r3, r2
 8001472:	b21b      	sxth	r3, r3
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800147c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80015f8 <ReadData+0x31c>
 8001480:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
            sensorData->LineerAcc.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 100.0f;
 800148a:	7afb      	ldrb	r3, [r7, #11]
 800148c:	b21b      	sxth	r3, r3
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	b21a      	sxth	r2, r3
 8001492:	7abb      	ldrb	r3, [r7, #10]
 8001494:	b21b      	sxth	r3, r3
 8001496:	4313      	orrs	r3, r2
 8001498:	b21b      	sxth	r3, r3
 800149a:	ee07 3a90 	vmov	s15, r3
 800149e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a2:	eddf 6a55 	vldr	s13, [pc, #340]	@ 80015f8 <ReadData+0x31c>
 80014a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
            sensorData->LineerAcc.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 100.0f;
 80014b0:	7b7b      	ldrb	r3, [r7, #13]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	b21a      	sxth	r2, r3
 80014b8:	7b3b      	ldrb	r3, [r7, #12]
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	4313      	orrs	r3, r2
 80014be:	b21b      	sxth	r3, r3
 80014c0:	ee07 3a90 	vmov	s15, r3
 80014c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014c8:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 80015f8 <ReadData+0x31c>
 80014cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
        }
    }

    if (sensors & SENSOR_GYRO) {
 80014d6:	78fb      	ldrb	r3, [r7, #3]
 80014d8:	f003 0308 	and.w	r3, r3, #8
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d042      	beq.n	8001566 <ReadData+0x28a>
        if (BNO055_IT_Read(P_BNO055, BNO_GYRO, buffer, 6) == HAL_OK) {
 80014e0:	f107 0208 	add.w	r2, r7, #8
 80014e4:	2306      	movs	r3, #6
 80014e6:	2114      	movs	r1, #20
 80014e8:	2050      	movs	r0, #80	@ 0x50
 80014ea:	f7ff fcf3 	bl	8000ed4 <BNO055_IT_Read>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d138      	bne.n	8001566 <ReadData+0x28a>
            sensorData->Gyro.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 16.0f;
 80014f4:	7a7b      	ldrb	r3, [r7, #9]
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	7a3b      	ldrb	r3, [r7, #8]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	ee07 3a90 	vmov	s15, r3
 8001508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800150c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	edc3 7a03 	vstr	s15, [r3, #12]
            sensorData->Gyro.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 16.0f;
 800151a:	7afb      	ldrb	r3, [r7, #11]
 800151c:	b21b      	sxth	r3, r3
 800151e:	021b      	lsls	r3, r3, #8
 8001520:	b21a      	sxth	r2, r3
 8001522:	7abb      	ldrb	r3, [r7, #10]
 8001524:	b21b      	sxth	r3, r3
 8001526:	4313      	orrs	r3, r2
 8001528:	b21b      	sxth	r3, r3
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001532:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	edc3 7a04 	vstr	s15, [r3, #16]
            sensorData->Gyro.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 16.0f;
 8001540:	7b7b      	ldrb	r3, [r7, #13]
 8001542:	b21b      	sxth	r3, r3
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	b21a      	sxth	r2, r3
 8001548:	7b3b      	ldrb	r3, [r7, #12]
 800154a:	b21b      	sxth	r3, r3
 800154c:	4313      	orrs	r3, r2
 800154e:	b21b      	sxth	r3, r3
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001558:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800155c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	edc3 7a05 	vstr	s15, [r3, #20]
        }
    }

    if (sensors & SENSOR_ACCEL) {
 8001566:	78fb      	ldrb	r3, [r7, #3]
 8001568:	f003 0310 	and.w	r3, r3, #16
 800156c:	2b00      	cmp	r3, #0
 800156e:	d045      	beq.n	80015fc <ReadData+0x320>
        if (BNO055_IT_Read(P_BNO055, BNO_ACCEL, buffer, 6) == HAL_OK) {
 8001570:	f107 0208 	add.w	r2, r7, #8
 8001574:	2306      	movs	r3, #6
 8001576:	2108      	movs	r1, #8
 8001578:	2050      	movs	r0, #80	@ 0x50
 800157a:	f7ff fcab 	bl	8000ed4 <BNO055_IT_Read>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d13b      	bne.n	80015fc <ReadData+0x320>
            sensorData->Accel.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 100.0f;
 8001584:	7a7b      	ldrb	r3, [r7, #9]
 8001586:	b21b      	sxth	r3, r3
 8001588:	021b      	lsls	r3, r3, #8
 800158a:	b21a      	sxth	r2, r3
 800158c:	7a3b      	ldrb	r3, [r7, #8]
 800158e:	b21b      	sxth	r3, r3
 8001590:	4313      	orrs	r3, r2
 8001592:	b21b      	sxth	r3, r3
 8001594:	ee07 3a90 	vmov	s15, r3
 8001598:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800159c:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80015f8 <ReadData+0x31c>
 80015a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	edc3 7a00 	vstr	s15, [r3]
            sensorData->Accel.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 100.0f;
 80015aa:	7afb      	ldrb	r3, [r7, #11]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	7abb      	ldrb	r3, [r7, #10]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c2:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80015f8 <ReadData+0x31c>
 80015c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	edc3 7a01 	vstr	s15, [r3, #4]
            sensorData->Accel.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 100.0f;
 80015d0:	7b7b      	ldrb	r3, [r7, #13]
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	7b3b      	ldrb	r3, [r7, #12]
 80015da:	b21b      	sxth	r3, r3
 80015dc:	4313      	orrs	r3, r2
 80015de:	b21b      	sxth	r3, r3
 80015e0:	ee07 3a90 	vmov	s15, r3
 80015e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015e8:	eddf 6a03 	vldr	s13, [pc, #12]	@ 80015f8 <ReadData+0x31c>
 80015ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	edc3 7a02 	vstr	s15, [r3, #8]
 80015f6:	e001      	b.n	80015fc <ReadData+0x320>
 80015f8:	42c80000 	.word	0x42c80000
        }
    }

    if (sensors & SENSOR_MAG) {
 80015fc:	78fb      	ldrb	r3, [r7, #3]
 80015fe:	f003 0320 	and.w	r3, r3, #32
 8001602:	2b00      	cmp	r3, #0
 8001604:	d042      	beq.n	800168c <ReadData+0x3b0>
        if (BNO055_IT_Read(P_BNO055, BNO_MAG, buffer, 6) == HAL_OK) {
 8001606:	f107 0208 	add.w	r2, r7, #8
 800160a:	2306      	movs	r3, #6
 800160c:	210e      	movs	r1, #14
 800160e:	2050      	movs	r0, #80	@ 0x50
 8001610:	f7ff fc60 	bl	8000ed4 <BNO055_IT_Read>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d138      	bne.n	800168c <ReadData+0x3b0>
            sensorData->Magneto.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 16.0f;
 800161a:	7a7b      	ldrb	r3, [r7, #9]
 800161c:	b21b      	sxth	r3, r3
 800161e:	021b      	lsls	r3, r3, #8
 8001620:	b21a      	sxth	r2, r3
 8001622:	7a3b      	ldrb	r3, [r7, #8]
 8001624:	b21b      	sxth	r3, r3
 8001626:	4313      	orrs	r3, r2
 8001628:	b21b      	sxth	r3, r3
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001632:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001636:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	edc3 7a06 	vstr	s15, [r3, #24]
            sensorData->Magneto.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 16.0f;
 8001640:	7afb      	ldrb	r3, [r7, #11]
 8001642:	b21b      	sxth	r3, r3
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b21a      	sxth	r2, r3
 8001648:	7abb      	ldrb	r3, [r7, #10]
 800164a:	b21b      	sxth	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	b21b      	sxth	r3, r3
 8001650:	ee07 3a90 	vmov	s15, r3
 8001654:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001658:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800165c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	edc3 7a07 	vstr	s15, [r3, #28]
            sensorData->Magneto.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 16.0f;
 8001666:	7b7b      	ldrb	r3, [r7, #13]
 8001668:	b21b      	sxth	r3, r3
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b21a      	sxth	r2, r3
 800166e:	7b3b      	ldrb	r3, [r7, #12]
 8001670:	b21b      	sxth	r3, r3
 8001672:	4313      	orrs	r3, r2
 8001674:	b21b      	sxth	r3, r3
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800167e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001682:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	edc3 7a08 	vstr	s15, [r3, #32]
        }
    }

    if (sensors & SENSOR_EULER) {
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001692:	2b00      	cmp	r3, #0
 8001694:	d042      	beq.n	800171c <ReadData+0x440>
        if (BNO055_IT_Read(P_BNO055, BNO_EULER, buffer, 6) == HAL_OK) {
 8001696:	f107 0208 	add.w	r2, r7, #8
 800169a:	2306      	movs	r3, #6
 800169c:	211a      	movs	r1, #26
 800169e:	2050      	movs	r0, #80	@ 0x50
 80016a0:	f7ff fc18 	bl	8000ed4 <BNO055_IT_Read>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d138      	bne.n	800171c <ReadData+0x440>
            sensorData->Euler.X = (int16_t)((buffer[1] << 8) | buffer[0]) / 16.0f; // yaw
 80016aa:	7a7b      	ldrb	r3, [r7, #9]
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	021b      	lsls	r3, r3, #8
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	7a3b      	ldrb	r3, [r7, #8]
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b21b      	sxth	r3, r3
 80016ba:	ee07 3a90 	vmov	s15, r3
 80016be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80016c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
            sensorData->Euler.Y = (int16_t)((buffer[3] << 8) | buffer[2]) / 16.0f; // pitch
 80016d0:	7afb      	ldrb	r3, [r7, #11]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	021b      	lsls	r3, r3, #8
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	7abb      	ldrb	r3, [r7, #10]
 80016da:	b21b      	sxth	r3, r3
 80016dc:	4313      	orrs	r3, r2
 80016de:	b21b      	sxth	r3, r3
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016e8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80016ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
            sensorData->Euler.Z = (int16_t)((buffer[5] << 8) | buffer[4]) / 16.0f; // roll
 80016f6:	7b7b      	ldrb	r3, [r7, #13]
 80016f8:	b21b      	sxth	r3, r3
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	b21a      	sxth	r2, r3
 80016fe:	7b3b      	ldrb	r3, [r7, #12]
 8001700:	b21b      	sxth	r3, r3
 8001702:	4313      	orrs	r3, r2
 8001704:	b21b      	sxth	r3, r3
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170e:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001712:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        }
    }
}
 800171c:	bf00      	nop
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <Set_Operation_Mode>:
 *            NDOF_FMC_OFF
 *            NDOF]
 *
 *  @retval None
 */
void Set_Operation_Mode(Op_Modes_t Mode){ //Đặt chế độ hoạt động (e.g. NDOF, IMU, CONFIG_MODE...)
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]

	SelectPage(PAGE_0);
 800172e:	2000      	movs	r0, #0
 8001730:	f7ff fcb8 	bl	80010a4 <SelectPage>
	if(BNO055_IT_Write(P_BNO055, OPR_MODE_ADDR, &Mode, 1) != HAL_OK){
 8001734:	1dfa      	adds	r2, r7, #7
 8001736:	2301      	movs	r3, #1
 8001738:	213d      	movs	r1, #61	@ 0x3d
 800173a:	2050      	movs	r0, #80	@ 0x50
 800173c:	f7ff fc18 	bl	8000f70 <BNO055_IT_Write>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <Set_Operation_Mode+0x2a>
		printf("Operation mode could not be set!\n");
 8001746:	480a      	ldr	r0, [pc, #40]	@ (8001770 <Set_Operation_Mode+0x4c>)
 8001748:	f00d f982 	bl	800ea50 <puts>
 800174c:	e002      	b.n	8001754 <Set_Operation_Mode+0x30>
	}
	else printf("Operation mode switching succeeded.\n");
 800174e:	4809      	ldr	r0, [pc, #36]	@ (8001774 <Set_Operation_Mode+0x50>)
 8001750:	f00d f97e 	bl	800ea50 <puts>

	if(Mode == CONFIG_MODE) HAL_Delay(19);
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d103      	bne.n	8001762 <Set_Operation_Mode+0x3e>
 800175a:	2013      	movs	r0, #19
 800175c:	f004 f8bc 	bl	80058d8 <HAL_Delay>
	else HAL_Delay(9);
}
 8001760:	e002      	b.n	8001768 <Set_Operation_Mode+0x44>
	else HAL_Delay(9);
 8001762:	2009      	movs	r0, #9
 8001764:	f004 f8b8 	bl	80058d8 <HAL_Delay>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	08011650 	.word	0x08011650
 8001774:	08011674 	.word	0x08011674

08001778 <SetPowerMODE>:
 *            BNO055_LOWPOWER_MODE
 *            BNO055_SUSPEND_MODE]
 *
 *  @retval None
 */
void SetPowerMODE(uint8_t BNO055_){ //Cấu hình power mode: Normal, Low-power, Suspend.
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	71fb      	strb	r3, [r7, #7]

	if(BNO055_IT_Write(P_BNO055, PWR_MODE_ADDR, &BNO055_, 1) != HAL_OK)
 8001782:	1dfa      	adds	r2, r7, #7
 8001784:	2301      	movs	r3, #1
 8001786:	213e      	movs	r1, #62	@ 0x3e
 8001788:	2050      	movs	r0, #80	@ 0x50
 800178a:	f7ff fbf1 	bl	8000f70 <BNO055_IT_Write>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d003      	beq.n	800179c <SetPowerMODE+0x24>
	{
		printf("Power mode could not be set!\n");
 8001794:	4806      	ldr	r0, [pc, #24]	@ (80017b0 <SetPowerMODE+0x38>)
 8001796:	f00d f95b 	bl	800ea50 <puts>
 800179a:	e002      	b.n	80017a2 <SetPowerMODE+0x2a>
	}
	else
	{
		printf("Power mode switching succeeded.\n");
 800179c:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <SetPowerMODE+0x3c>)
 800179e:	f00d f957 	bl	800ea50 <puts>
	}
	HAL_Delay(50);
 80017a2:	2032      	movs	r0, #50	@ 0x32
 80017a4:	f004 f898 	bl	80058d8 <HAL_Delay>
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	08011698 	.word	0x08011698
 80017b4:	080116b8 	.word	0x080116b8

080017b8 <Clock_Source>:
 *           [CLOCK_EXTERNAL
 *            CLOCK_INTERNAL]
 *
 *  @retval None
 */
void Clock_Source(uint8_t source) { //Chọn xung clock nội/ngoại.
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	71fb      	strb	r3, [r7, #7]

	//7th bit: External Crystal=1; Internal Crystal=0
	BNO055_IT_Write(P_BNO055, SYS_TRIGGER_ADDR, &source, 1);
 80017c2:	1dfa      	adds	r2, r7, #7
 80017c4:	2301      	movs	r3, #1
 80017c6:	213f      	movs	r1, #63	@ 0x3f
 80017c8:	2050      	movs	r0, #80	@ 0x50
 80017ca:	f7ff fbd1 	bl	8000f70 <BNO055_IT_Write>
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <BNO055_Axis>:
 *  @param  remapcode and signcode
 *         	Default Parameters:[DEFAULT_AXIS_REMAP(0x24), DEFAULT_AXIS_SIGN(0x00)]
 *
 *  @retval None
 */
void BNO055_Axis(uint8_t remap, uint8_t sign){ // Chuyển đổi trục (Axis remap)
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	4603      	mov	r3, r0
 80017de:	460a      	mov	r2, r1
 80017e0:	71fb      	strb	r3, [r7, #7]
 80017e2:	4613      	mov	r3, r2
 80017e4:	71bb      	strb	r3, [r7, #6]

	//Gán lại trục X–Y–Z hoặc đảo dấu (khi lắp cảm biến không đúng hướng).
	//Ví dụ : nếu gắn nghiêng 90°, có thể đổi trục để kết quả đúng.

	BNO055_IT_Write(P_BNO055, AXIS_MAP_CONFIG_ADDR, &remap, 1);
 80017e6:	1dfa      	adds	r2, r7, #7
 80017e8:	2301      	movs	r3, #1
 80017ea:	2141      	movs	r1, #65	@ 0x41
 80017ec:	2050      	movs	r0, #80	@ 0x50
 80017ee:	f7ff fbbf 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(20);
 80017f2:	2014      	movs	r0, #20
 80017f4:	f004 f870 	bl	80058d8 <HAL_Delay>
	BNO055_IT_Write(P_BNO055, AXIS_MAP_SIGN_ADDR, &sign, 1);
 80017f8:	1dba      	adds	r2, r7, #6
 80017fa:	2301      	movs	r3, #1
 80017fc:	2142      	movs	r1, #66	@ 0x42
 80017fe:	2050      	movs	r0, #80	@ 0x50
 8001800:	f7ff fbb6 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(100);
 8001804:	2064      	movs	r0, #100	@ 0x64
 8001806:	f004 f867 	bl	80058d8 <HAL_Delay>
}
 800180a:	bf00      	nop
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <SET_Accel_Range>:
 *            Range_8G
 *            Range_16G]
 *
 *  @retval None
 */
void SET_Accel_Range(uint8_t range){
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	4603      	mov	r3, r0
 800181a:	71fb      	strb	r3, [r7, #7]

	BNO055_IT_Write(P_BNO055, ACC_CONFIG_ADDR, &range, 1);
 800181c:	1dfa      	adds	r2, r7, #7
 800181e:	2301      	movs	r3, #1
 8001820:	2108      	movs	r1, #8
 8001822:	2050      	movs	r0, #80	@ 0x50
 8001824:	f7ff fba4 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(100);
 8001828:	2064      	movs	r0, #100	@ 0x64
 800182a:	f004 f855 	bl	80058d8 <HAL_Delay>
}
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <BNO055_Init>:
  * @param  Init argument to a BNO055_Init_t structure that contains
  *         the configuration information for the BNO055 device.
  *
  * @retval None
  */
void BNO055_Init(void){  //Khởi tạo toàn bộ cảm biến
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
	//Đặt page = 0, chọn clock, map trục, chọn đơn vị(m / s² hay g…)
	//Đặt chế độ nguồn
	//Đặt chế độ hoạt động chính(ví dụ NDOF)
    BNO055_Init_t Init;

    Init.Unit_Sel     = UNIT_ORI_WINDOWS | UNIT_TEMP_CELCIUS | UNIT_EUL_DEG | UNIT_GYRO_DPS | UNIT_ACC_MS2;
 800183e:	2300      	movs	r3, #0
 8001840:	723b      	strb	r3, [r7, #8]
    Init.Axis         = DEFAULT_AXIS_REMAP;
 8001842:	2324      	movs	r3, #36	@ 0x24
 8001844:	727b      	strb	r3, [r7, #9]
    Init.Axis_sign    = DEFAULT_AXIS_SIGN;
 8001846:	2300      	movs	r3, #0
 8001848:	72bb      	strb	r3, [r7, #10]
    Init.Mode         = BNO055_NORMAL_MODE;
 800184a:	2300      	movs	r3, #0
 800184c:	72fb      	strb	r3, [r7, #11]
    Init.OP_Modes     = NDOF;
 800184e:	230c      	movs	r3, #12
 8001850:	733b      	strb	r3, [r7, #12]
    Init.Clock_Source = CLOCK_INTERNAL;
 8001852:	2300      	movs	r3, #0
 8001854:	737b      	strb	r3, [r7, #13]
    Init.ACC_Range    = Range_2G;
 8001856:	2300      	movs	r3, #0
 8001858:	73bb      	strb	r3, [r7, #14]

	//Set operation mode to config_mode for initialize all register
	Set_Operation_Mode(CONFIG_MODE); // cấu hình
 800185a:	2000      	movs	r0, #0
 800185c:	f7ff ff62 	bl	8001724 <Set_Operation_Mode>
	HAL_Delay(50);
 8001860:	2032      	movs	r0, #50	@ 0x32
 8001862:	f004 f839 	bl	80058d8 <HAL_Delay>
	/*
	 * Set register page number to 1
	 * Configure Accelerometer range
	 */
	SelectPage(PAGE_1);
 8001866:	2001      	movs	r0, #1
 8001868:	f7ff fc1c 	bl	80010a4 <SelectPage>
	SET_Accel_Range(Init.ACC_Range);
 800186c:	7bbb      	ldrb	r3, [r7, #14]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff ffcf 	bl	8001812 <SET_Accel_Range>
	HAL_Delay(50);
 8001874:	2032      	movs	r0, #50	@ 0x32
 8001876:	f004 f82f 	bl	80058d8 <HAL_Delay>

	//Set register page number to 0
	SelectPage(PAGE_0);
 800187a:	2000      	movs	r0, #0
 800187c:	f7ff fc12 	bl	80010a4 <SelectPage>
	HAL_Delay(50);
 8001880:	2032      	movs	r0, #50	@ 0x32
 8001882:	f004 f829 	bl	80058d8 <HAL_Delay>

	//Read clock status. If status=0 then it is free to configure the clock source
	uint8_t status;
	BNO055_IT_Read(P_BNO055, SYS_CLK_STATUS_ADDR, &status, 1);
 8001886:	1dfa      	adds	r2, r7, #7
 8001888:	2301      	movs	r3, #1
 800188a:	2138      	movs	r1, #56	@ 0x38
 800188c:	2050      	movs	r0, #80	@ 0x50
 800188e:	f7ff fb21 	bl	8000ed4 <BNO055_IT_Read>
	HAL_Delay(50);
 8001892:	2032      	movs	r0, #50	@ 0x32
 8001894:	f004 f820 	bl	80058d8 <HAL_Delay>
	//Checking if the status bit is 0
	if(status == 0)
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d106      	bne.n	80018ac <BNO055_Init+0x74>
	{
		//Changing clock source
		Clock_Source(Init.Clock_Source);
 800189e:	7b7b      	ldrb	r3, [r7, #13]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff ff89 	bl	80017b8 <Clock_Source>
		HAL_Delay(100);
 80018a6:	2064      	movs	r0, #100	@ 0x64
 80018a8:	f004 f816 	bl	80058d8 <HAL_Delay>
	}

	//Configure axis remapping and signing
	BNO055_Axis(Init.Axis, Init.Axis_sign);
 80018ac:	7a7b      	ldrb	r3, [r7, #9]
 80018ae:	7aba      	ldrb	r2, [r7, #10]
 80018b0:	4611      	mov	r1, r2
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff ff8f 	bl	80017d6 <BNO055_Axis>
	HAL_Delay(100);
 80018b8:	2064      	movs	r0, #100	@ 0x64
 80018ba:	f004 f80d 	bl	80058d8 <HAL_Delay>

	//Configure data output format and the measurement unit
	BNO055_IT_Write(P_BNO055, UNIT_SEL_ADDR, &Init.Unit_Sel, 1);
 80018be:	f107 0208 	add.w	r2, r7, #8
 80018c2:	2301      	movs	r3, #1
 80018c4:	213b      	movs	r1, #59	@ 0x3b
 80018c6:	2050      	movs	r0, #80	@ 0x50
 80018c8:	f7ff fb52 	bl	8000f70 <BNO055_IT_Write>
	HAL_Delay(100);
 80018cc:	2064      	movs	r0, #100	@ 0x64
 80018ce:	f004 f803 	bl	80058d8 <HAL_Delay>

	//Set power mode
	SetPowerMODE(Init.Mode);
 80018d2:	7afb      	ldrb	r3, [r7, #11]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff ff4f 	bl	8001778 <SetPowerMODE>
	HAL_Delay(100);
 80018da:	2064      	movs	r0, #100	@ 0x64
 80018dc:	f003 fffc 	bl	80058d8 <HAL_Delay>

	//Set operation mode
	Set_Operation_Mode(Init.OP_Modes);
 80018e0:	7b3b      	ldrb	r3, [r7, #12]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff ff1e 	bl	8001724 <Set_Operation_Mode>
	HAL_Delay(100);
 80018e8:	2064      	movs	r0, #100	@ 0x64
 80018ea:	f003 fff5 	bl	80058d8 <HAL_Delay>

	printf("BNO055 Initialization process is done!\n");
 80018ee:	4803      	ldr	r0, [pc, #12]	@ (80018fc <BNO055_Init+0xc4>)
 80018f0:	f00d f8ae 	bl	800ea50 <puts>
}
 80018f4:	bf00      	nop
 80018f6:	3710      	adds	r7, #16
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	080116d8 	.word	0x080116d8

08001900 <BNO055_ReadEulerRaw>:
    if(isFullyCalibrated()) return true;
    else return false;
}

BNO055_EulerRaw_t BNO055_ReadEulerRaw(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	BNO055_EulerRaw_t raw = {0};
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	809a      	strh	r2, [r3, #4]
	uint8_t buffer[6];

	BNO055_IT_Read(P_BNO055, BNO_EULER, buffer, 6);
 8001912:	f107 0208 	add.w	r2, r7, #8
 8001916:	2306      	movs	r3, #6
 8001918:	211a      	movs	r1, #26
 800191a:	2050      	movs	r0, #80	@ 0x50
 800191c:	f7ff fada 	bl	8000ed4 <BNO055_IT_Read>

	raw.Yaw   = (int16_t)((buffer[1] << 8) | buffer[0]);
 8001920:	7a7b      	ldrb	r3, [r7, #9]
 8001922:	b21b      	sxth	r3, r3
 8001924:	021b      	lsls	r3, r3, #8
 8001926:	b21a      	sxth	r2, r3
 8001928:	7a3b      	ldrb	r3, [r7, #8]
 800192a:	b21b      	sxth	r3, r3
 800192c:	4313      	orrs	r3, r2
 800192e:	b21b      	sxth	r3, r3
 8001930:	823b      	strh	r3, [r7, #16]
	raw.Roll  = (int16_t)((buffer[3] << 8) | buffer[2]);
 8001932:	7afb      	ldrb	r3, [r7, #11]
 8001934:	b21b      	sxth	r3, r3
 8001936:	021b      	lsls	r3, r3, #8
 8001938:	b21a      	sxth	r2, r3
 800193a:	7abb      	ldrb	r3, [r7, #10]
 800193c:	b21b      	sxth	r3, r3
 800193e:	4313      	orrs	r3, r2
 8001940:	b21b      	sxth	r3, r3
 8001942:	827b      	strh	r3, [r7, #18]
	raw.Pitch = (int16_t)((buffer[5] << 8) | buffer[4]);
 8001944:	7b7b      	ldrb	r3, [r7, #13]
 8001946:	b21b      	sxth	r3, r3
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	b21a      	sxth	r2, r3
 800194c:	7b3b      	ldrb	r3, [r7, #12]
 800194e:	b21b      	sxth	r3, r3
 8001950:	4313      	orrs	r3, r2
 8001952:	b21b      	sxth	r3, r3
 8001954:	82bb      	strh	r3, [r7, #20]

	return raw;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	461a      	mov	r2, r3
 800195a:	f107 0310 	add.w	r3, r7, #16
 800195e:	6818      	ldr	r0, [r3, #0]
 8001960:	6010      	str	r0, [r2, #0]
 8001962:	889b      	ldrh	r3, [r3, #4]
 8001964:	8093      	strh	r3, [r2, #4]
}
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <BNO055_ReadEulerFloat>:
BNO055_EulerFloat_t BNO055_ReadEulerFloat(void)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b08c      	sub	sp, #48	@ 0x30
 8001972:	af00      	add	r7, sp, #0
	BNO055_EulerRaw_t raw = BNO055_ReadEulerRaw();
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ffc1 	bl	8001900 <BNO055_ReadEulerRaw>
	BNO055_EulerFloat_t angle;

	angle.Yaw   = raw.Yaw / 16.0f;
 800197e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001982:	ee07 3a90 	vmov	s15, r3
 8001986:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800198a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800198e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001992:	edc7 7a04 	vstr	s15, [r7, #16]
	angle.Roll  = raw.Roll / 16.0f;
 8001996:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a2:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019aa:	edc7 7a05 	vstr	s15, [r7, #20]
	angle.Pitch = raw.Pitch / 16.0f;
 80019ae:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80019b2:	ee07 3a90 	vmov	s15, r3
 80019b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ba:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80019be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019c2:	edc7 7a06 	vstr	s15, [r7, #24]

	return angle;
 80019c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019ca:	f107 0210 	add.w	r2, r7, #16
 80019ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80019d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80019d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80019d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019da:	ee06 1a90 	vmov	s13, r1
 80019de:	ee07 2a10 	vmov	s14, r2
 80019e2:	ee07 3a90 	vmov	s15, r3
}
 80019e6:	eeb0 0a66 	vmov.f32	s0, s13
 80019ea:	eef0 0a47 	vmov.f32	s1, s14
 80019ee:	eeb0 1a67 	vmov.f32	s2, s15
 80019f2:	3730      	adds	r7, #48	@ 0x30
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <BNO055_SendEulerCAN>:

    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_SendEulerCAN(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b09a      	sub	sp, #104	@ 0x68
 80019fc:	af00      	add	r7, sp, #0
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 80019fe:	f107 0308 	add.w	r3, r7, #8
 8001a02:	2140      	movs	r1, #64	@ 0x40
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7ff fc69 	bl	80012dc <ReadData>

    // Giữ 2 chữ số thập phân
    int16_t roll  = (int16_t)(sensorData.Euler.Z * 100);
 8001a0a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a0e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001aac <BNO055_SendEulerCAN+0xb4>
 8001a12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a1a:	ee17 3a90 	vmov	r3, s15
 8001a1e:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    int16_t pitch = (int16_t)(sensorData.Euler.Y * 100);
 8001a22:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a26:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001aac <BNO055_SendEulerCAN+0xb4>
 8001a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a32:	ee17 3a90 	vmov	r3, s15
 8001a36:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    int16_t yaw   = (int16_t)(sensorData.Euler.X * 100);
 8001a3a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001a3e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001aac <BNO055_SendEulerCAN+0xb4>
 8001a42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a4a:	ee17 3a90 	vmov	r3, s15
 8001a4e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

    // Frame 8 byte: [rollH,rollL, pitchH,pitchL, yawH,yawL, 0x00,0x00]
    uint8_t data[8] = {
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001a52:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001a56:	121b      	asrs	r3, r3, #8
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001a5c:	703b      	strb	r3, [r7, #0]
        (uint8_t)((roll  >> 8) & 0xFF),  (uint8_t)(roll  & 0xFF),
 8001a5e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001a62:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001a64:	707b      	strb	r3, [r7, #1]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001a66:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
 8001a6a:	121b      	asrs	r3, r3, #8
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001a70:	70bb      	strb	r3, [r7, #2]
        (uint8_t)((pitch >> 8) & 0xFF),  (uint8_t)(pitch & 0xFF),
 8001a72:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001a76:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001a78:	70fb      	strb	r3, [r7, #3]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 8001a7a:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
 8001a7e:	121b      	asrs	r3, r3, #8
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001a84:	713b      	strb	r3, [r7, #4]
        (uint8_t)((yaw   >> 8) & 0xFF),  (uint8_t)(yaw   & 0xFF),
 8001a86:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001a8a:	b2db      	uxtb	r3, r3
    uint8_t data[8] = {
 8001a8c:	717b      	strb	r3, [r7, #5]
 8001a8e:	2300      	movs	r3, #0
 8001a90:	71bb      	strb	r3, [r7, #6]
 8001a92:	2300      	movs	r3, #0
 8001a94:	71fb      	strb	r3, [r7, #7]
        0x00, 0x00
    };
    CAN_SendTopicData(TOPIC_ID_IMU_EULER, data, 8);
 8001a96:	463b      	mov	r3, r7
 8001a98:	2208      	movs	r2, #8
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	2012      	movs	r0, #18
 8001a9e:	f000 fe09 	bl	80026b4 <CAN_SendTopicData>
}
 8001aa2:	bf00      	nop
 8001aa4:	3768      	adds	r7, #104	@ 0x68
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	42c80000 	.word	0x42c80000

08001ab0 <BNO055_PrintEulerDebug>:
            sensorData.Gyro.X, sensorData.Gyro.Y, sensorData.Gyro.Z);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
}

void BNO055_PrintEulerDebug(void)
{
 8001ab0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ab4:	b0be      	sub	sp, #248	@ 0xf8
 8001ab6:	af04      	add	r7, sp, #16
    BNO055_Sensors_t sensorData;
    ReadData(&sensorData, SENSOR_EULER);
 8001ab8:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001abc:	2140      	movs	r1, #64	@ 0x40
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff fc0c 	bl	80012dc <ReadData>

    float roll  = sensorData.Euler.Z;
 8001ac4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ac8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    float pitch = sensorData.Euler.Y;
 8001acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ad0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    float yaw   = sensorData.Euler.X;
 8001ad4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ad8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
//        yaw -= 360.0f;
//    else if (yaw < -180.0f)
//        yaw += 360.0f;

    char msg[128];
    sprintf(msg, "DEBUG: Roll=%.2f°, Pitch=%.2f°, Yaw=%.2f°\r\n", roll, pitch, yaw);
 8001adc:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8001ae0:	f7fe fd32 	bl	8000548 <__aeabi_f2d>
 8001ae4:	4680      	mov	r8, r0
 8001ae6:	4689      	mov	r9, r1
 8001ae8:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8001aec:	f7fe fd2c 	bl	8000548 <__aeabi_f2d>
 8001af0:	4604      	mov	r4, r0
 8001af2:	460d      	mov	r5, r1
 8001af4:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8001af8:	f7fe fd26 	bl	8000548 <__aeabi_f2d>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	1d38      	adds	r0, r7, #4
 8001b02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b06:	e9cd 4500 	strd	r4, r5, [sp]
 8001b0a:	4642      	mov	r2, r8
 8001b0c:	464b      	mov	r3, r9
 8001b0e:	490a      	ldr	r1, [pc, #40]	@ (8001b38 <BNO055_PrintEulerDebug+0x88>)
 8001b10:	f00c ffdc 	bl	800eacc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe fbaa 	bl	8000270 <strlen>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	1d39      	adds	r1, r7, #4
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295
 8001b26:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <BNO055_PrintEulerDebug+0x8c>)
 8001b28:	f00b fa4a 	bl	800cfc0 <HAL_UART_Transmit>
}
 8001b2c:	bf00      	nop
 8001b2e:	37e8      	adds	r7, #232	@ 0xe8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b36:	bf00      	nop
 8001b38:	08011a60 	.word	0x08011a60
 8001b3c:	200006f4 	.word	0x200006f4

08001b40 <SaveIMUOffsetBeforeReset>:

/**
  * @brief  Lưu giá trị Euler hiện tại làm mốc trước khi reset
  */
void SaveIMUOffsetBeforeReset(void)
{
 8001b40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b44:	b088      	sub	sp, #32
 8001b46:	af04      	add	r7, sp, #16
    BNO055_EulerFloat_t cur = BNO055_ReadEulerFloat();
 8001b48:	f7ff ff11 	bl	800196e <BNO055_ReadEulerFloat>
 8001b4c:	eef0 6a40 	vmov.f32	s13, s0
 8001b50:	eeb0 7a60 	vmov.f32	s14, s1
 8001b54:	eef0 7a41 	vmov.f32	s15, s2
 8001b58:	edc7 6a01 	vstr	s13, [r7, #4]
 8001b5c:	ed87 7a02 	vstr	s14, [r7, #8]
 8001b60:	edc7 7a03 	vstr	s15, [r7, #12]
    imu_offset = cur;
 8001b64:	4b14      	ldr	r3, [pc, #80]	@ (8001bb8 <SaveIMUOffsetBeforeReset+0x78>)
 8001b66:	461c      	mov	r4, r3
 8001b68:	1d3b      	adds	r3, r7, #4
 8001b6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001b6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    imu_offset_valid = 1;
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <SaveIMUOffsetBeforeReset+0x7c>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
    printf("💾 Saved IMU offset before reset: Yaw=%.2f, Pitch=%.2f, Roll=%.2f\n",
           cur.Yaw, cur.Pitch, cur.Roll);
 8001b78:	687b      	ldr	r3, [r7, #4]
    printf("💾 Saved IMU offset before reset: Yaw=%.2f, Pitch=%.2f, Roll=%.2f\n",
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fce4 	bl	8000548 <__aeabi_f2d>
 8001b80:	4680      	mov	r8, r0
 8001b82:	4689      	mov	r9, r1
           cur.Yaw, cur.Pitch, cur.Roll);
 8001b84:	68fb      	ldr	r3, [r7, #12]
    printf("💾 Saved IMU offset before reset: Yaw=%.2f, Pitch=%.2f, Roll=%.2f\n",
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fcde 	bl	8000548 <__aeabi_f2d>
 8001b8c:	4604      	mov	r4, r0
 8001b8e:	460d      	mov	r5, r1
           cur.Yaw, cur.Pitch, cur.Roll);
 8001b90:	68bb      	ldr	r3, [r7, #8]
    printf("💾 Saved IMU offset before reset: Yaw=%.2f, Pitch=%.2f, Roll=%.2f\n",
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fcd8 	bl	8000548 <__aeabi_f2d>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ba0:	e9cd 4500 	strd	r4, r5, [sp]
 8001ba4:	4642      	mov	r2, r8
 8001ba6:	464b      	mov	r3, r9
 8001ba8:	4805      	ldr	r0, [pc, #20]	@ (8001bc0 <SaveIMUOffsetBeforeReset+0x80>)
 8001baa:	f00c fee9 	bl	800e980 <iprintf>
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001bb8:	2000031c 	.word	0x2000031c
 8001bbc:	20000328 	.word	0x20000328
 8001bc0:	08011a90 	.word	0x08011a90

08001bc4 <ApplyIMUOffsetAfterReset>:

/**
  * @brief  Tính lại offset sau khi reset để duy trì góc cũ
  */
void ApplyIMUOffsetAfterReset(void)
{
 8001bc4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bc8:	b088      	sub	sp, #32
 8001bca:	af04      	add	r7, sp, #16
    if (!imu_offset_valid) return;
 8001bcc:	4b29      	ldr	r3, [pc, #164]	@ (8001c74 <ApplyIMUOffsetAfterReset+0xb0>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d04a      	beq.n	8001c6a <ApplyIMUOffsetAfterReset+0xa6>

    BNO055_EulerFloat_t new_val = BNO055_ReadEulerFloat();
 8001bd4:	f7ff fecb 	bl	800196e <BNO055_ReadEulerFloat>
 8001bd8:	eef0 6a40 	vmov.f32	s13, s0
 8001bdc:	eeb0 7a60 	vmov.f32	s14, s1
 8001be0:	eef0 7a41 	vmov.f32	s15, s2
 8001be4:	edc7 6a01 	vstr	s13, [r7, #4]
 8001be8:	ed87 7a02 	vstr	s14, [r7, #8]
 8001bec:	edc7 7a03 	vstr	s15, [r7, #12]

    imu_offset.Yaw   -= new_val.Yaw;
 8001bf0:	4b21      	ldr	r3, [pc, #132]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001bf2:	ed93 7a00 	vldr	s14, [r3]
 8001bf6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c00:	edc3 7a00 	vstr	s15, [r3]
    imu_offset.Pitch -= new_val.Pitch;
 8001c04:	4b1c      	ldr	r3, [pc, #112]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c06:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c12:	4b19      	ldr	r3, [pc, #100]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c14:	edc3 7a02 	vstr	s15, [r3, #8]
    imu_offset.Roll  -= new_val.Roll;
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c1a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c26:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c28:	edc3 7a01 	vstr	s15, [r3, #4]

    printf("♻️ Applied IMU offset after reset: dYaw=%.2f, dPitch=%.2f, dRoll=%.2f\n",
           imu_offset.Yaw, imu_offset.Pitch, imu_offset.Roll);
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
    printf("♻️ Applied IMU offset after reset: dYaw=%.2f, dPitch=%.2f, dRoll=%.2f\n",
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc89 	bl	8000548 <__aeabi_f2d>
 8001c36:	4680      	mov	r8, r0
 8001c38:	4689      	mov	r9, r1
           imu_offset.Yaw, imu_offset.Pitch, imu_offset.Roll);
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
    printf("♻️ Applied IMU offset after reset: dYaw=%.2f, dPitch=%.2f, dRoll=%.2f\n",
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7fe fc82 	bl	8000548 <__aeabi_f2d>
 8001c44:	4604      	mov	r4, r0
 8001c46:	460d      	mov	r5, r1
           imu_offset.Yaw, imu_offset.Pitch, imu_offset.Roll);
 8001c48:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <ApplyIMUOffsetAfterReset+0xb4>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
    printf("♻️ Applied IMU offset after reset: dYaw=%.2f, dPitch=%.2f, dRoll=%.2f\n",
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc7b 	bl	8000548 <__aeabi_f2d>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c5a:	e9cd 4500 	strd	r4, r5, [sp]
 8001c5e:	4642      	mov	r2, r8
 8001c60:	464b      	mov	r3, r9
 8001c62:	4806      	ldr	r0, [pc, #24]	@ (8001c7c <ApplyIMUOffsetAfterReset+0xb8>)
 8001c64:	f00c fe8c 	bl	800e980 <iprintf>
 8001c68:	e000      	b.n	8001c6c <ApplyIMUOffsetAfterReset+0xa8>
    if (!imu_offset_valid) return;
 8001c6a:	bf00      	nop
}
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c74:	20000328 	.word	0x20000328
 8001c78:	2000031c 	.word	0x2000031c
 8001c7c:	08011ad8 	.word	0x08011ad8

08001c80 <CAN_DebugStatus>:
#include "display.h"
#include "rfid.h"
extern UART_HandleTypeDef huart1;
extern CAN_HandleTypeDef hcan1;
void CAN_DebugStatus(void)
{
 8001c80:	b5b0      	push	{r4, r5, r7, lr}
 8001c82:	b0b2      	sub	sp, #200	@ 0xc8
 8001c84:	af04      	add	r7, sp, #16
    char msg[128];
    uint32_t msr = hcan1.Instance->MSR;
 8001c86:	4b49      	ldr	r3, [pc, #292]	@ (8001dac <CAN_DebugStatus+0x12c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint32_t esr = hcan1.Instance->ESR;
 8001c90:	4b46      	ldr	r3, [pc, #280]	@ (8001dac <CAN_DebugStatus+0x12c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    // In trạng thái FIFO
    uint32_t fifo0_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4843      	ldr	r0, [pc, #268]	@ (8001dac <CAN_DebugStatus+0x12c>)
 8001c9e:	f004 ffec 	bl	8006c7a <HAL_CAN_GetRxFifoFillLevel>
 8001ca2:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
    uint32_t fifo1_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1);
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	4840      	ldr	r0, [pc, #256]	@ (8001dac <CAN_DebugStatus+0x12c>)
 8001caa:	f004 ffe6 	bl	8006c7a <HAL_CAN_GetRxFifoFillLevel>
 8001cae:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8

    snprintf(msg, sizeof(msg),
 8001cb2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001cb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001cba:	9302      	str	r3, [sp, #8]
 8001cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001cc0:	9301      	str	r3, [sp, #4]
 8001cc2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001cc6:	9300      	str	r3, [sp, #0]
 8001cc8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ccc:	4a38      	ldr	r2, [pc, #224]	@ (8001db0 <CAN_DebugStatus+0x130>)
 8001cce:	2180      	movs	r1, #128	@ 0x80
 8001cd0:	f00c fec6 	bl	800ea60 <sniprintf>
             "\r\n[CAN DEBUG]\r\nMSR=0x%08lX\r\nESR=0x%08lX\r\nFIFO0=%lu, FIFO1=%lu\r\n",
             msr, esr, fifo0_level, fifo1_level);
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001cd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe fac9 	bl	8000270 <strlen>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cea:	4832      	ldr	r0, [pc, #200]	@ (8001db4 <CAN_DebugStatus+0x134>)
 8001cec:	f00b f968 	bl	800cfc0 <HAL_UART_Transmit>

    // Giải thích các trạng thái nếu cần
    if (esr & CAN_ESR_BOFF) {
 8001cf0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d006      	beq.n	8001d0a <CAN_DebugStatus+0x8a>
        HAL_UART_Transmit(&huart1, (uint8_t*)"⚠️ CAN BUS-OFF\r\n", 17, HAL_MAX_DELAY);
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001d00:	2211      	movs	r2, #17
 8001d02:	492d      	ldr	r1, [pc, #180]	@ (8001db8 <CAN_DebugStatus+0x138>)
 8001d04:	482b      	ldr	r0, [pc, #172]	@ (8001db4 <CAN_DebugStatus+0x134>)
 8001d06:	f00b f95b 	bl	800cfc0 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EPVF) {
 8001d0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d006      	beq.n	8001d24 <CAN_DebugStatus+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)"⚠️ Error Passive\r\n", 19, HAL_MAX_DELAY);
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1a:	2213      	movs	r2, #19
 8001d1c:	4927      	ldr	r1, [pc, #156]	@ (8001dbc <CAN_DebugStatus+0x13c>)
 8001d1e:	4825      	ldr	r0, [pc, #148]	@ (8001db4 <CAN_DebugStatus+0x134>)
 8001d20:	f00b f94e 	bl	800cfc0 <HAL_UART_Transmit>
    }
    if (esr & CAN_ESR_EWGF) {
 8001d24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d28:	f003 0301 	and.w	r3, r3, #1
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d006      	beq.n	8001d3e <CAN_DebugStatus+0xbe>
        HAL_UART_Transmit(&huart1, (uint8_t*)"⚠️ Error Warning\r\n", 19, HAL_MAX_DELAY);
 8001d30:	f04f 33ff 	mov.w	r3, #4294967295
 8001d34:	2213      	movs	r2, #19
 8001d36:	4922      	ldr	r1, [pc, #136]	@ (8001dc0 <CAN_DebugStatus+0x140>)
 8001d38:	481e      	ldr	r0, [pc, #120]	@ (8001db4 <CAN_DebugStatus+0x134>)
 8001d3a:	f00b f941 	bl	800cfc0 <HAL_UART_Transmit>
    }

    if ((esr & CAN_ESR_LEC_Msk) != 0) {
 8001d3e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d02b      	beq.n	8001da2 <CAN_DebugStatus+0x122>
        const char* lec_msgs[] = {
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc4 <CAN_DebugStatus+0x144>)
 8001d4c:	1d3c      	adds	r4, r7, #4
 8001d4e:	461d      	mov	r5, r3
 8001d50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001d58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            "No Error", "Stuff Error", "Form Error", "Ack Error",
            "Bit recessive Error", "Bit dominant Error", "CRC Error", "Unknown"
        };
        uint8_t lec = (esr & CAN_ESR_LEC_Msk) >> CAN_ESR_LEC_Pos;
 8001d5c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        snprintf(msg, sizeof(msg), "❌ Last Error Code (LEC): %s\r\n", lec_msgs[lec]);
 8001d6c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	33b8      	adds	r3, #184	@ 0xb8
 8001d74:	443b      	add	r3, r7
 8001d76:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8001d7a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001d7e:	4a12      	ldr	r2, [pc, #72]	@ (8001dc8 <CAN_DebugStatus+0x148>)
 8001d80:	2180      	movs	r1, #128	@ 0x80
 8001d82:	f00c fe6d 	bl	800ea60 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fa70 	bl	8000270 <strlen>
 8001d90:	4603      	mov	r3, r0
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9c:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <CAN_DebugStatus+0x134>)
 8001d9e:	f00b f90f 	bl	800cfc0 <HAL_UART_Transmit>
    }
}
 8001da2:	bf00      	nop
 8001da4:	37b8      	adds	r7, #184	@ 0xb8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bdb0      	pop	{r4, r5, r7, pc}
 8001daa:	bf00      	nop
 8001dac:	200003f8 	.word	0x200003f8
 8001db0:	08011b24 	.word	0x08011b24
 8001db4:	200006f4 	.word	0x200006f4
 8001db8:	08011b64 	.word	0x08011b64
 8001dbc:	08011b7c 	.word	0x08011b7c
 8001dc0:	08011b94 	.word	0x08011b94
 8001dc4:	08011c38 	.word	0x08011c38
 8001dc8:	08011bac 	.word	0x08011bac

08001dcc <MQ135_Config>:
// Biến bên ngoài dùng cho lấy mẫu ADC qua ngắt
extern uint32_t ADC_SAMPLES[1000];
extern uint32_t NUM_SAMPLES;
extern volatile uint8_t mq135_done;

void MQ135_Config(MQ135_HandleTypeDef *mq, ADC_HandleTypeDef *hadc) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
    mq->hadc = hadc;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	601a      	str	r2, [r3, #0]
    mq->rl_value = 10.0f;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a0c      	ldr	r2, [pc, #48]	@ (8001e10 <MQ135_Config+0x44>)
 8001de0:	605a      	str	r2, [r3, #4]
    mq->ro_clean_air = 10.0f;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e10 <MQ135_Config+0x44>)
 8001de6:	609a      	str	r2, [r3, #8]
    mq->a = 116.6020682f;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <MQ135_Config+0x48>)
 8001dec:	60da      	str	r2, [r3, #12]
    mq->b = -2.769034857f;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a09      	ldr	r2, [pc, #36]	@ (8001e18 <MQ135_Config+0x4c>)
 8001df2:	611a      	str	r2, [r3, #16]
    mq->vref = 3.3f;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a09      	ldr	r2, [pc, #36]	@ (8001e1c <MQ135_Config+0x50>)
 8001df8:	615a      	str	r2, [r3, #20]
    mq->resolution = 4096.0f;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8001e00:	619a      	str	r2, [r3, #24]
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	41200000 	.word	0x41200000
 8001e14:	42e93442 	.word	0x42e93442
 8001e18:	c03137de 	.word	0xc03137de
 8001e1c:	40533333 	.word	0x40533333

08001e20 <MQ135_CorrectionFactor>:

float MQ135_CorrectionFactor(float temp, float hum) {
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e2a:	edc7 0a00 	vstr	s1, [r7]
    return MQ135_CORA * temp * temp
 8001e2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e32:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001e80 <MQ135_CorrectionFactor+0x60>
 8001e36:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
         - MQ135_CORB * temp
 8001e42:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e46:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001e84 <MQ135_CorrectionFactor+0x64>
 8001e4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e4e:	ee77 7a67 	vsub.f32	s15, s14, s15
         + MQ135_CORC
 8001e52:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001e88 <MQ135_CorrectionFactor+0x68>
 8001e56:	ee37 7a87 	vadd.f32	s14, s15, s14
         - (hum - 33.0f) * MQ135_CORD;
 8001e5a:	edd7 7a00 	vldr	s15, [r7]
 8001e5e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001e8c <MQ135_CorrectionFactor+0x6c>
 8001e62:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001e66:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001e90 <MQ135_CorrectionFactor+0x70>
 8001e6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001e72:	eeb0 0a67 	vmov.f32	s0, s15
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	39b78034 	.word	0x39b78034
 8001e84:	3cdea897 	.word	0x3cdea897
 8001e88:	3fb29bd0 	.word	0x3fb29bd0
 8001e8c:	42040000 	.word	0x42040000
 8001e90:	3aebedfa 	.word	0x3aebedfa

08001e94 <MQ135_ReadRs>:

float MQ135_ReadRs(MQ135_HandleTypeDef *mq) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
    float rs = 0.0f;
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
    mq135_done = 0;
 8001ea2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f50 <MQ135_ReadRs+0xbc>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
    NUM_SAMPLES = MQ135_READ_SAMPLES;
 8001ea8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f54 <MQ135_ReadRs+0xc0>)
 8001eaa:	2264      	movs	r2, #100	@ 0x64
 8001eac:	601a      	str	r2, [r3, #0]
    HAL_ADC_Start_IT(mq->hadc);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f003 fd78 	bl	80059a8 <HAL_ADC_Start_IT>
    while (!mq135_done);  // đợi hoàn tất lấy mẫu
 8001eb8:	bf00      	nop
 8001eba:	4b25      	ldr	r3, [pc, #148]	@ (8001f50 <MQ135_ReadRs+0xbc>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0fa      	beq.n	8001eba <MQ135_ReadRs+0x26>

    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	e02c      	b.n	8001f24 <MQ135_ReadRs+0x90>
        float v = ADC_SAMPLES[j] * mq->vref / mq->resolution;
 8001eca:	4a23      	ldr	r2, [pc, #140]	@ (8001f58 <MQ135_ReadRs+0xc4>)
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed2:	ee07 3a90 	vmov	s15, r3
 8001ed6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ee0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	ed93 7a06 	vldr	s14, [r3, #24]
 8001eea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eee:	edc7 7a03 	vstr	s15, [r7, #12]
        rs += ((mq->vref - v) * mq->rl_value) / v;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ef8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001efc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f06:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001f0a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f12:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f1a:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint32_t j = 0; j < NUM_SAMPLES; j++) {
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	3301      	adds	r3, #1
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <MQ135_ReadRs+0xc0>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d3cd      	bcc.n	8001eca <MQ135_ReadRs+0x36>
    }

    return rs / NUM_SAMPLES;
 8001f2e:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <MQ135_ReadRs+0xc0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f3e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001f42:	eef0 7a66 	vmov.f32	s15, s13
}
 8001f46:	eeb0 0a67 	vmov.f32	s0, s15
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	2000178c 	.word	0x2000178c
 8001f54:	20001788 	.word	0x20001788
 8001f58:	200007e8 	.word	0x200007e8

08001f5c <MQ135_ReadCorrectedPPM>:

float MQ135_ReadCorrectedPPM(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	ed2d 8b02 	vpush	{d8}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f6c:	edc7 0a01 	vstr	s1, [r7, #4]
    float rs = MQ135_ReadRs(mq);
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f7ff ff8f 	bl	8001e94 <MQ135_ReadRs>
 8001f76:	ed87 0a07 	vstr	s0, [r7, #28]
    float corr = MQ135_CorrectionFactor(temp, hum);
 8001f7a:	edd7 0a01 	vldr	s1, [r7, #4]
 8001f7e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001f82:	f7ff ff4d 	bl	8001e20 <MQ135_CorrectionFactor>
 8001f86:	ed87 0a06 	vstr	s0, [r7, #24]
    float rsc = rs / corr;
 8001f8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f8e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001f92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f96:	edc7 7a05 	vstr	s15, [r7, #20]
    return mq->a * powf(rsc / mq->ro_clean_air, mq->b);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	ed93 8a03 	vldr	s16, [r3, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fa6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001faa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fb4:	eef0 0a67 	vmov.f32	s1, s15
 8001fb8:	eeb0 0a66 	vmov.f32	s0, s13
 8001fbc:	f00e fecc 	bl	8010d58 <powf>
 8001fc0:	eef0 7a40 	vmov.f32	s15, s0
 8001fc4:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fcc:	3720      	adds	r7, #32
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	ecbd 8b02 	vpop	{d8}
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <MQ135_CalibrateRo>:

void MQ135_CalibrateRo(MQ135_HandleTypeDef *mq, float temp, float hum) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	ed2d 8b02 	vpush	{d8}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	ed87 0a02 	vstr	s0, [r7, #8]
 8001fe8:	edc7 0a01 	vstr	s1, [r7, #4]
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f7ff ff51 	bl	8001e94 <MQ135_ReadRs>
 8001ff2:	eeb0 8a40 	vmov.f32	s16, s0
        powf((MQ135_ATMOCO2 / mq->a), (1.0f / mq->b));
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ffc:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002038 <MQ135_CalibrateRo+0x60>
 8002000:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	edd3 7a04 	vldr	s15, [r3, #16]
 800200a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800200e:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8002012:	eef0 0a66 	vmov.f32	s1, s13
 8002016:	eeb0 0a47 	vmov.f32	s0, s14
 800201a:	f00e fe9d 	bl	8010d58 <powf>
 800201e:	eef0 7a40 	vmov.f32	s15, s0
    mq->ro_clean_air = MQ135_ReadRs(mq) *
 8002022:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800202c:	bf00      	nop
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	ecbd 8b02 	vpop	{d8}
 8002036:	bd80      	pop	{r7, pc}
 8002038:	43c80000 	.word	0x43c80000

0800203c <MQ135_Send_CAN>:

void MQ135_Send_CAN(MQ135_HandleTypeDef *mq, float temp, float hum, UART_HandleTypeDef *huart, uint16_t topic) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b09e      	sub	sp, #120	@ 0x78
 8002040:	af00      	add	r7, sp, #0
 8002042:	6178      	str	r0, [r7, #20]
 8002044:	ed87 0a04 	vstr	s0, [r7, #16]
 8002048:	edc7 0a03 	vstr	s1, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	4613      	mov	r3, r2
 8002050:	80fb      	strh	r3, [r7, #6]
    float ppm = MQ135_ReadCorrectedPPM(mq, temp, hum);
 8002052:	edd7 0a03 	vldr	s1, [r7, #12]
 8002056:	ed97 0a04 	vldr	s0, [r7, #16]
 800205a:	6978      	ldr	r0, [r7, #20]
 800205c:	f7ff ff7e 	bl	8001f5c <MQ135_ReadCorrectedPPM>
 8002060:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
    uint16_t v = (uint16_t)ppm;
 8002064:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800206c:	ee17 3a90 	vmov	r3, s15
 8002070:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    char buf[80];
    sprintf(buf, "PPM: %.1f\r\n", ppm);
 8002074:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8002076:	f7fe fa67 	bl	8000548 <__aeabi_f2d>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	f107 0020 	add.w	r0, r7, #32
 8002082:	4913      	ldr	r1, [pc, #76]	@ (80020d0 <MQ135_Send_CAN+0x94>)
 8002084:	f00c fd22 	bl	800eacc <siprintf>
    HAL_UART_Transmit(huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8002088:	f107 0320 	add.w	r3, r7, #32
 800208c:	4618      	mov	r0, r3
 800208e:	f7fe f8ef 	bl	8000270 <strlen>
 8002092:	4603      	mov	r3, r0
 8002094:	b29a      	uxth	r2, r3
 8002096:	f107 0120 	add.w	r1, r7, #32
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	68b8      	ldr	r0, [r7, #8]
 80020a0:	f00a ff8e 	bl	800cfc0 <HAL_UART_Transmit>

    uint8_t payload[2] = { (v >> 8) & 0xFF, v & 0xFF };
 80020a4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	773b      	strb	r3, [r7, #28]
 80020b0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	777b      	strb	r3, [r7, #29]
    CAN_SendTopicData(topic, payload, 2);
 80020b8:	f107 011c 	add.w	r1, r7, #28
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	2202      	movs	r2, #2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f000 faf7 	bl	80026b4 <CAN_SendTopicData>
}
 80020c6:	bf00      	nop
 80020c8:	3778      	adds	r7, #120	@ 0x78
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	08011c58 	.word	0x08011c58

080020d4 <RC522_SPI_Transfer>:
 * Des		cription: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b096      	sub	sp, #88	@ 0x58
 80020d8:	af02      	add	r7, sp, #8
 80020da:	4603      	mov	r3, r0
 80020dc:	71fb      	strb	r3, [r7, #7]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 80020de:	f107 024f 	add.w	r2, r7, #79	@ 0x4f
 80020e2:	1df9      	adds	r1, r7, #7
 80020e4:	2364      	movs	r3, #100	@ 0x64
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	2301      	movs	r3, #1
 80020ea:	4804      	ldr	r0, [pc, #16]	@ (80020fc <RC522_SPI_Transfer+0x28>)
 80020ec:	f009 f821 	bl	800b132 <HAL_SPI_TransmitReceive>
	 char debug[64];

	return rx_data;
 80020f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3750      	adds	r7, #80	@ 0x50
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	200004a4 	.word	0x200004a4

08002100 <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	460a      	mov	r2, r1
 800210a:	71fb      	strb	r3, [r7, #7]
 800210c:	4613      	mov	r3, r2
 800210e:	71bb      	strb	r3, [r7, #6]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8002110:	2200      	movs	r2, #0
 8002112:	2180      	movs	r1, #128	@ 0x80
 8002114:	480c      	ldr	r0, [pc, #48]	@ (8002148 <Write_MFRC522+0x48>)
 8002116:	f005 ffaf 	bl	8008078 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);	
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	b2db      	uxtb	r3, r3
 8002120:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002124:	b2db      	uxtb	r3, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff ffd4 	bl	80020d4 <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 800212c:	79bb      	ldrb	r3, [r7, #6]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ffd0 	bl	80020d4 <RC522_SPI_Transfer>
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002134:	2201      	movs	r2, #1
 8002136:	2180      	movs	r1, #128	@ 0x80
 8002138:	4803      	ldr	r0, [pc, #12]	@ (8002148 <Write_MFRC522+0x48>)
 800213a:	f005 ff9d 	bl	8008078 <HAL_GPIO_WritePin>
}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40020800 	.word	0x40020800

0800214c <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	71fb      	strb	r3, [r7, #7]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 8002156:	2200      	movs	r2, #0
 8002158:	2180      	movs	r1, #128	@ 0x80
 800215a:	4810      	ldr	r0, [pc, #64]	@ (800219c <Read_MFRC522+0x50>)
 800215c:	f005 ff8c 	bl	8008078 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);	
 8002160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	b25b      	sxtb	r3, r3
 8002168:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800216c:	b25b      	sxtb	r3, r3
 800216e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002172:	b25b      	sxtb	r3, r3
 8002174:	b2db      	uxtb	r3, r3
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff ffac 	bl	80020d4 <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 800217c:	2000      	movs	r0, #0
 800217e:	f7ff ffa9 	bl	80020d4 <RC522_SPI_Transfer>
 8002182:	4603      	mov	r3, r0
 8002184:	73fb      	strb	r3, [r7, #15]
	
	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002186:	2201      	movs	r2, #1
 8002188:	2180      	movs	r1, #128	@ 0x80
 800218a:	4804      	ldr	r0, [pc, #16]	@ (800219c <Read_MFRC522+0x50>)
 800218c:	f005 ff74 	bl	8008078 <HAL_GPIO_WritePin>
	
	return val;	
 8002190:	7bfb      	ldrb	r3, [r7, #15]
	
}
 8002192:	4618      	mov	r0, r3
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	40020800 	.word	0x40020800

080021a0 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)  
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	460a      	mov	r2, r1
 80021aa:	71fb      	strb	r3, [r7, #7]
 80021ac:	4613      	mov	r3, r2
 80021ae:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff ffca 	bl	800214c <Read_MFRC522>
 80021b8:	4603      	mov	r3, r0
 80021ba:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 80021bc:	7bfa      	ldrb	r2, [r7, #15]
 80021be:	79bb      	ldrb	r3, [r7, #6]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff99 	bl	8002100 <Write_MFRC522>
}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)  
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b084      	sub	sp, #16
 80021da:	af00      	add	r7, sp, #0
 80021dc:	4603      	mov	r3, r0
 80021de:	460a      	mov	r2, r1
 80021e0:	71fb      	strb	r3, [r7, #7]
 80021e2:	4613      	mov	r3, r2
 80021e4:	71bb      	strb	r3, [r7, #6]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff ffaf 	bl	800214c <Read_MFRC522>
 80021ee:	4603      	mov	r3, r0
 80021f0:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 80021f2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80021f6:	43db      	mvns	r3, r3
 80021f8:	b25a      	sxtb	r2, r3
 80021fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fe:	4013      	ands	r3, r2
 8002200:	b25b      	sxtb	r3, r3
 8002202:	b2da      	uxtb	r2, r3
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	4611      	mov	r1, r2
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff79 	bl	8002100 <Write_MFRC522>
} 
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 800221a:	2014      	movs	r0, #20
 800221c:	f7ff ff96 	bl	800214c <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 8002220:	2103      	movs	r1, #3
 8002222:	2014      	movs	r0, #20
 8002224:	f7ff ffbc 	bl	80021a0 <SetBitMask>
}
 8002228:	bf00      	nop
 800222a:	bd80      	pop	{r7, pc}

0800222c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8002230:	210f      	movs	r1, #15
 8002232:	2001      	movs	r0, #1
 8002234:	f7ff ff64 	bl	8002100 <Write_MFRC522>
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}

0800223c <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8002240:	2201      	movs	r2, #1
 8002242:	2180      	movs	r1, #128	@ 0x80
 8002244:	4812      	ldr	r0, [pc, #72]	@ (8002290 <MFRC522_Init+0x54>)
 8002246:	f005 ff17 	bl	8008078 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 800224a:	2201      	movs	r2, #1
 800224c:	2101      	movs	r1, #1
 800224e:	4811      	ldr	r0, [pc, #68]	@ (8002294 <MFRC522_Init+0x58>)
 8002250:	f005 ff12 	bl	8008078 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 8002254:	f7ff ffea 	bl	800222c <MFRC522_Reset>
	 	
	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 8002258:	218d      	movs	r1, #141	@ 0x8d
 800225a:	202a      	movs	r0, #42	@ 0x2a
 800225c:	f7ff ff50 	bl	8002100 <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 8002260:	213e      	movs	r1, #62	@ 0x3e
 8002262:	202b      	movs	r0, #43	@ 0x2b
 8002264:	f7ff ff4c 	bl	8002100 <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);           
 8002268:	211e      	movs	r1, #30
 800226a:	202d      	movs	r0, #45	@ 0x2d
 800226c:	f7ff ff48 	bl	8002100 <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 8002270:	2100      	movs	r1, #0
 8002272:	202c      	movs	r0, #44	@ 0x2c
 8002274:	f7ff ff44 	bl	8002100 <Write_MFRC522>
	
	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 8002278:	2140      	movs	r1, #64	@ 0x40
 800227a:	2015      	movs	r0, #21
 800227c:	f7ff ff40 	bl	8002100 <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 8002280:	213d      	movs	r1, #61	@ 0x3d
 8002282:	2011      	movs	r0, #17
 8002284:	f7ff ff3c 	bl	8002100 <Write_MFRC522>

	AntennaOn();
 8002288:	f7ff ffc5 	bl	8002216 <AntennaOn>
}
 800228c:	bf00      	nop
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40020800 	.word	0x40020800
 8002294:	40020400 	.word	0x40020400

08002298 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 8002298:	b590      	push	{r4, r7, lr}
 800229a:	b089      	sub	sp, #36	@ 0x24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	4603      	mov	r3, r0
 80022a4:	73fb      	strb	r3, [r7, #15]
 80022a6:	4613      	mov	r3, r2
 80022a8:	73bb      	strb	r3, [r7, #14]
    uchar status = MI_ERR;
 80022aa:	2302      	movs	r3, #2
 80022ac:	77fb      	strb	r3, [r7, #31]
    uchar irqEn = 0x00;
 80022ae:	2300      	movs	r3, #0
 80022b0:	77bb      	strb	r3, [r7, #30]
    uchar waitIRq = 0x00;
 80022b2:	2300      	movs	r3, #0
 80022b4:	777b      	strb	r3, [r7, #29]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	2b0c      	cmp	r3, #12
 80022ba:	d006      	beq.n	80022ca <MFRC522_ToCard+0x32>
 80022bc:	2b0e      	cmp	r3, #14
 80022be:	d109      	bne.n	80022d4 <MFRC522_ToCard+0x3c>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 80022c0:	2312      	movs	r3, #18
 80022c2:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x10;
 80022c4:	2310      	movs	r3, #16
 80022c6:	777b      	strb	r3, [r7, #29]
			break;
 80022c8:	e005      	b.n	80022d6 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 80022ca:	2377      	movs	r3, #119	@ 0x77
 80022cc:	77bb      	strb	r3, [r7, #30]
			waitIRq = 0x30;
 80022ce:	2330      	movs	r3, #48	@ 0x30
 80022d0:	777b      	strb	r3, [r7, #29]
			break;
 80022d2:	e000      	b.n	80022d6 <MFRC522_ToCard+0x3e>
		}
		default:
			break;
 80022d4:	bf00      	nop
    }
   
    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 80022d6:	7fbb      	ldrb	r3, [r7, #30]
 80022d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	4619      	mov	r1, r3
 80022e0:	2002      	movs	r0, #2
 80022e2:	f7ff ff0d 	bl	8002100 <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 80022e6:	2180      	movs	r1, #128	@ 0x80
 80022e8:	2004      	movs	r0, #4
 80022ea:	f7ff ff74 	bl	80021d6 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 80022ee:	2180      	movs	r1, #128	@ 0x80
 80022f0:	200a      	movs	r0, #10
 80022f2:	f7ff ff55 	bl	80021a0 <SetBitMask>
    
	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 80022f6:	2100      	movs	r1, #0
 80022f8:	2001      	movs	r0, #1
 80022fa:	f7ff ff01 	bl	8002100 <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 80022fe:	2300      	movs	r3, #0
 8002300:	61bb      	str	r3, [r7, #24]
 8002302:	e00a      	b.n	800231a <MFRC522_ToCard+0x82>
    {   
		Write_MFRC522(FIFODataReg, sendData[i]);    
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	4413      	add	r3, r2
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	4619      	mov	r1, r3
 800230e:	2009      	movs	r0, #9
 8002310:	f7ff fef6 	bl	8002100 <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	3301      	adds	r3, #1
 8002318:	61bb      	str	r3, [r7, #24]
 800231a:	7bbb      	ldrb	r3, [r7, #14]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	429a      	cmp	r2, r3
 8002320:	d3f0      	bcc.n	8002304 <MFRC522_ToCard+0x6c>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	4619      	mov	r1, r3
 8002326:	2001      	movs	r0, #1
 8002328:	f7ff feea 	bl	8002100 <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 800232c:	7bfb      	ldrb	r3, [r7, #15]
 800232e:	2b0c      	cmp	r3, #12
 8002330:	d103      	bne.n	800233a <MFRC522_ToCard+0xa2>
    {    
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 8002332:	2180      	movs	r1, #128	@ 0x80
 8002334:	200d      	movs	r0, #13
 8002336:	f7ff ff33 	bl	80021a0 <SetBitMask>
	}   
    
    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800233a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800233e:	61bb      	str	r3, [r7, #24]
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 8002340:	2004      	movs	r0, #4
 8002342:	f7ff ff03 	bl	800214c <Read_MFRC522>
 8002346:	4603      	mov	r3, r0
 8002348:	773b      	strb	r3, [r7, #28]
        i--;
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	3b01      	subs	r3, #1
 800234e:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <MFRC522_ToCard+0xd4>
 8002356:	7f3b      	ldrb	r3, [r7, #28]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b00      	cmp	r3, #0
 800235e:	d105      	bne.n	800236c <MFRC522_ToCard+0xd4>
 8002360:	7f3a      	ldrb	r2, [r7, #28]
 8002362:	7f7b      	ldrb	r3, [r7, #29]
 8002364:	4013      	ands	r3, r2
 8002366:	b2db      	uxtb	r3, r3
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0e9      	beq.n	8002340 <MFRC522_ToCard+0xa8>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 800236c:	2180      	movs	r1, #128	@ 0x80
 800236e:	200d      	movs	r0, #13
 8002370:	f7ff ff31 	bl	80021d6 <ClearBitMask>
	
    if (i != 0)
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d052      	beq.n	8002420 <MFRC522_ToCard+0x188>
    {    
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 800237a:	2006      	movs	r0, #6
 800237c:	f7ff fee6 	bl	800214c <Read_MFRC522>
 8002380:	4603      	mov	r3, r0
 8002382:	f003 031b 	and.w	r3, r3, #27
 8002386:	2b00      	cmp	r3, #0
 8002388:	d148      	bne.n	800241c <MFRC522_ToCard+0x184>
        {
            status = MI_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	77fb      	strb	r3, [r7, #31]
            if (n & irqEn & 0x01)
 800238e:	7f3a      	ldrb	r2, [r7, #28]
 8002390:	7fbb      	ldrb	r3, [r7, #30]
 8002392:	4013      	ands	r3, r2
 8002394:	b2db      	uxtb	r3, r3
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MFRC522_ToCard+0x10a>
            {   
				status = MI_NOTAGERR;
 800239e:	2301      	movs	r3, #1
 80023a0:	77fb      	strb	r3, [r7, #31]
			}

            if (command == PCD_TRANSCEIVE)
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
 80023a4:	2b0c      	cmp	r3, #12
 80023a6:	d13b      	bne.n	8002420 <MFRC522_ToCard+0x188>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 80023a8:	200a      	movs	r0, #10
 80023aa:	f7ff fecf 	bl	800214c <Read_MFRC522>
 80023ae:	4603      	mov	r3, r0
 80023b0:	773b      	strb	r3, [r7, #28]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 80023b2:	200c      	movs	r0, #12
 80023b4:	f7ff feca 	bl	800214c <Read_MFRC522>
 80023b8:	4603      	mov	r3, r0
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	75fb      	strb	r3, [r7, #23]
                if (lastBits)
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d008      	beq.n	80023d8 <MFRC522_ToCard+0x140>
                {   
					*backLen = (n-1)*8 + lastBits;   
 80023c6:	7f3b      	ldrb	r3, [r7, #28]
 80023c8:	3b01      	subs	r3, #1
 80023ca:	00da      	lsls	r2, r3, #3
 80023cc:	7dfb      	ldrb	r3, [r7, #23]
 80023ce:	4413      	add	r3, r2
 80023d0:	461a      	mov	r2, r3
 80023d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	e004      	b.n	80023e2 <MFRC522_ToCard+0x14a>
				}
                else
                {   
					*backLen = n*8;   
 80023d8:	7f3b      	ldrb	r3, [r7, #28]
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	461a      	mov	r2, r3
 80023de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e0:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 80023e2:	7f3b      	ldrb	r3, [r7, #28]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <MFRC522_ToCard+0x154>
                {   
					n = 1;    
 80023e8:	2301      	movs	r3, #1
 80023ea:	773b      	strb	r3, [r7, #28]
				}
                if (n > MAX_LEN)
 80023ec:	7f3b      	ldrb	r3, [r7, #28]
 80023ee:	2b10      	cmp	r3, #16
 80023f0:	d901      	bls.n	80023f6 <MFRC522_ToCard+0x15e>
                {   
					n = MAX_LEN;   
 80023f2:	2310      	movs	r3, #16
 80023f4:	773b      	strb	r3, [r7, #28]
				}
				
                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	61bb      	str	r3, [r7, #24]
 80023fa:	e00a      	b.n	8002412 <MFRC522_ToCard+0x17a>
                {   
					backData[i] = Read_MFRC522(FIFODataReg);    
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	18d4      	adds	r4, r2, r3
 8002402:	2009      	movs	r0, #9
 8002404:	f7ff fea2 	bl	800214c <Read_MFRC522>
 8002408:	4603      	mov	r3, r0
 800240a:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	3301      	adds	r3, #1
 8002410:	61bb      	str	r3, [r7, #24]
 8002412:	7f3b      	ldrb	r3, [r7, #28]
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	429a      	cmp	r2, r3
 8002418:	d3f0      	bcc.n	80023fc <MFRC522_ToCard+0x164>
 800241a:	e001      	b.n	8002420 <MFRC522_ToCard+0x188>
				}
            }
        }
        else
        {   
			status = MI_ERR;  
 800241c:	2302      	movs	r3, #2
 800241e:	77fb      	strb	r3, [r7, #31]
    }
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE); 

    return status;
 8002420:	7ffb      	ldrb	r3, [r7, #31]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3724      	adds	r7, #36	@ 0x24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd90      	pop	{r4, r7, pc}

0800242a <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b086      	sub	sp, #24
 800242e:	af02      	add	r7, sp, #8
 8002430:	4603      	mov	r3, r0
 8002432:	6039      	str	r1, [r7, #0]
 8002434:	71fb      	strb	r3, [r7, #7]
	uchar status;  
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8002436:	2107      	movs	r1, #7
 8002438:	200d      	movs	r0, #13
 800243a:	f7ff fe61 	bl	8002100 <Write_MFRC522>
	
	TagType[0] = reqMode;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	79fa      	ldrb	r2, [r7, #7]
 8002442:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002444:	f107 0308 	add.w	r3, r7, #8
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	2201      	movs	r2, #1
 800244e:	6839      	ldr	r1, [r7, #0]
 8002450:	200c      	movs	r0, #12
 8002452:	f7ff ff21 	bl	8002298 <MFRC522_ToCard>
 8002456:	4603      	mov	r3, r0
 8002458:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 800245a:	7bfb      	ldrb	r3, [r7, #15]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d102      	bne.n	8002466 <MFRC522_Request+0x3c>
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b10      	cmp	r3, #16
 8002464:	d001      	beq.n	800246a <MFRC522_Request+0x40>
	{    
		status = MI_ERR;
 8002466:	2302      	movs	r3, #2
 8002468:	73fb      	strb	r3, [r7, #15]
	}
   
	return status;
 800246a:	7bfb      	ldrb	r3, [r7, #15]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af02      	add	r7, sp, #8
 800247a:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 800247c:	2300      	movs	r3, #0
 800247e:	737b      	strb	r3, [r7, #13]
    uint unLen;
    
	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8002480:	2100      	movs	r1, #0
 8002482:	200d      	movs	r0, #13
 8002484:	f7ff fe3c 	bl	8002100 <Write_MFRC522>
 
    serNum[0] = PICC_ANTICOLL;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2293      	movs	r2, #147	@ 0x93
 800248c:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3301      	adds	r3, #1
 8002492:	2220      	movs	r2, #32
 8002494:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8002496:	f107 0308 	add.w	r3, r7, #8
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2202      	movs	r2, #2
 80024a0:	6879      	ldr	r1, [r7, #4]
 80024a2:	200c      	movs	r0, #12
 80024a4:	f7ff fef8 	bl	8002298 <MFRC522_ToCard>
 80024a8:	4603      	mov	r3, r0
 80024aa:	73fb      	strb	r3, [r7, #15]

    if (status == MI_OK)
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d118      	bne.n	80024e4 <MFRC522_Anticoll+0x70>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 80024b2:	2300      	movs	r3, #0
 80024b4:	73bb      	strb	r3, [r7, #14]
 80024b6:	e009      	b.n	80024cc <MFRC522_Anticoll+0x58>
		{   
		 	serNumCheck ^= serNum[i];
 80024b8:	7bbb      	ldrb	r3, [r7, #14]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	4413      	add	r3, r2
 80024be:	781a      	ldrb	r2, [r3, #0]
 80024c0:	7b7b      	ldrb	r3, [r7, #13]
 80024c2:	4053      	eors	r3, r2
 80024c4:	737b      	strb	r3, [r7, #13]
		for (i=0; i<4; i++)
 80024c6:	7bbb      	ldrb	r3, [r7, #14]
 80024c8:	3301      	adds	r3, #1
 80024ca:	73bb      	strb	r3, [r7, #14]
 80024cc:	7bbb      	ldrb	r3, [r7, #14]
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	d9f2      	bls.n	80024b8 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i])
 80024d2:	7bbb      	ldrb	r3, [r7, #14]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	7b7a      	ldrb	r2, [r7, #13]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d001      	beq.n	80024e4 <MFRC522_Anticoll+0x70>
		{   
			status = MI_ERR;    
 80024e0:	2302      	movs	r3, #2
 80024e2:	73fb      	strb	r3, [r7, #15]
		}
    }

    return status;
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
} 
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <HAL_CAN_RxFifo0MsgPendingCallback>:
extern volatile uint8_t can_rx_flag;
extern volatile uint32_t can_rx_count ;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
//    HAL_UART_Transmit(&huart1, (uint8_t*)"INTERRUPT OK\r\n", 15, HAL_MAX_DELAY);
        HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, rxData) ;
 80024f8:	4b08      	ldr	r3, [pc, #32]	@ (800251c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80024fa:	4a09      	ldr	r2, [pc, #36]	@ (8002520 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80024fc:	2100      	movs	r1, #0
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f004 fa99 	bl	8006a36 <HAL_CAN_GetRxMessage>
                  can_rx_flag = 1;  // báo về main xử lý
 8002504:	4b07      	ldr	r3, [pc, #28]	@ (8002524 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002506:	2201      	movs	r2, #1
 8002508:	701a      	strb	r2, [r3, #0]
                  can_rx_count++;  // tăng biến đếm khi nhận
 800250a:	4b07      	ldr	r3, [pc, #28]	@ (8002528 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	3301      	adds	r3, #1
 8002510:	4a05      	ldr	r2, [pc, #20]	@ (8002528 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002512:	6013      	str	r3, [r2, #0]
}
 8002514:	bf00      	nop
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	200007c8 	.word	0x200007c8
 8002520:	200007ac 	.word	0x200007ac
 8002524:	200007d0 	.word	0x200007d0
 8002528:	200007dc 	.word	0x200007dc

0800252c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002530:	f3bf 8f4f 	dsb	sy
}
 8002534:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <__NVIC_SystemReset+0x24>)
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800253e:	4904      	ldr	r1, [pc, #16]	@ (8002550 <__NVIC_SystemReset+0x24>)
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <__NVIC_SystemReset+0x28>)
 8002542:	4313      	orrs	r3, r2
 8002544:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002546:	f3bf 8f4f 	dsb	sy
}
 800254a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800254c:	bf00      	nop
 800254e:	e7fd      	b.n	800254c <__NVIC_SystemReset+0x20>
 8002550:	e000ed00 	.word	0xe000ed00
 8002554:	05fa0004 	.word	0x05fa0004

08002558 <BNO055_CheckAndRecover>:
extern volatile uint8_t bno055_need_reset;
extern volatile uint8_t BNO055_I2C_Done;
extern volatile uint8_t BNO055_I2C_Error;

void BNO055_CheckAndRecover(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
    if (bno055_need_reset) {
 800255e:	4b40      	ldr	r3, [pc, #256]	@ (8002660 <BNO055_CheckAndRecover+0x108>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d062      	beq.n	800262e <BNO055_CheckAndRecover+0xd6>
        if (HAL_GetTick() - imu_reset_time > 5000) {  // tránh reset liên tục
 8002568:	f003 f9aa 	bl	80058c0 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	4b3d      	ldr	r3, [pc, #244]	@ (8002664 <BNO055_CheckAndRecover+0x10c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d958      	bls.n	800262e <BNO055_CheckAndRecover+0xd6>
            imu_reset_time = HAL_GetTick();
 800257c:	f003 f9a0 	bl	80058c0 <HAL_GetTick>
 8002580:	4603      	mov	r3, r0
 8002582:	4a38      	ldr	r2, [pc, #224]	@ (8002664 <BNO055_CheckAndRecover+0x10c>)
 8002584:	6013      	str	r3, [r2, #0]
            printf("⚠️ IMU recover attempt...\r\n");
 8002586:	4838      	ldr	r0, [pc, #224]	@ (8002668 <BNO055_CheckAndRecover+0x110>)
 8002588:	f00c fa62 	bl	800ea50 <puts>

            // 1. Reset I2C bus
            I2C_ManualBusRecovery();
 800258c:	f7fe fe04 	bl	8001198 <I2C_ManualBusRecovery>

            // 2. Reset IMU
            SaveIMUOffsetBeforeReset();
 8002590:	f7ff fad6 	bl	8001b40 <SaveIMUOffsetBeforeReset>
            ResetBNO055();
 8002594:	f7fe fda0 	bl	80010d8 <ResetBNO055>
            ApplyIMUOffsetAfterReset();
 8002598:	f7ff fb14 	bl	8001bc4 <ApplyIMUOffsetAfterReset>

            // 3. Đợi SYS_STATUS = 5 (Fusion Algorithm Running)
            uint8_t sys_status = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	70fb      	strb	r3, [r7, #3]
            uint32_t start = HAL_GetTick();
 80025a0:	f003 f98e 	bl	80058c0 <HAL_GetTick>
 80025a4:	6078      	str	r0, [r7, #4]
            do {
                BNO055_IT_Read(P_BNO055, SYS_STATUS_ADDR, &sys_status, 1);
 80025a6:	1cfa      	adds	r2, r7, #3
 80025a8:	2301      	movs	r3, #1
 80025aa:	2139      	movs	r1, #57	@ 0x39
 80025ac:	2050      	movs	r0, #80	@ 0x50
 80025ae:	f7fe fc91 	bl	8000ed4 <BNO055_IT_Read>
                HAL_Delay(20);
 80025b2:	2014      	movs	r0, #20
 80025b4:	f003 f990 	bl	80058d8 <HAL_Delay>
            } while (sys_status != 5 && (HAL_GetTick() - start < 2000));
 80025b8:	78fb      	ldrb	r3, [r7, #3]
 80025ba:	2b05      	cmp	r3, #5
 80025bc:	d007      	beq.n	80025ce <BNO055_CheckAndRecover+0x76>
 80025be:	f003 f97f 	bl	80058c0 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80025cc:	d3eb      	bcc.n	80025a6 <BNO055_CheckAndRecover+0x4e>

            if (sys_status == 5) {
 80025ce:	78fb      	ldrb	r3, [r7, #3]
 80025d0:	2b05      	cmp	r3, #5
 80025d2:	d111      	bne.n	80025f8 <BNO055_CheckAndRecover+0xa0>
                imu_recover_fail_count = 0;
 80025d4:	4b25      	ldr	r3, [pc, #148]	@ (800266c <BNO055_CheckAndRecover+0x114>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
                bno055_need_reset = 0;
 80025da:	4b21      	ldr	r3, [pc, #132]	@ (8002660 <BNO055_CheckAndRecover+0x108>)
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]
                imu_warmup_done = 0;                  // 🔹 reset lại warm-up
 80025e0:	4b23      	ldr	r3, [pc, #140]	@ (8002670 <BNO055_CheckAndRecover+0x118>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	701a      	strb	r2, [r3, #0]
                imu_warmup_start = HAL_GetTick();     // bắt đầu đếm warm-up
 80025e6:	f003 f96b 	bl	80058c0 <HAL_GetTick>
 80025ea:	4603      	mov	r3, r0
 80025ec:	4a21      	ldr	r2, [pc, #132]	@ (8002674 <BNO055_CheckAndRecover+0x11c>)
 80025ee:	6013      	str	r3, [r2, #0]
                printf("✅ IMU recovered, entering warm-up phase\r\n");
 80025f0:	4821      	ldr	r0, [pc, #132]	@ (8002678 <BNO055_CheckAndRecover+0x120>)
 80025f2:	f00c fa2d 	bl	800ea50 <puts>
 80025f6:	e014      	b.n	8002622 <BNO055_CheckAndRecover+0xca>
            } else {
                imu_recover_fail_count++;
 80025f8:	4b1c      	ldr	r3, [pc, #112]	@ (800266c <BNO055_CheckAndRecover+0x114>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	3301      	adds	r3, #1
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	4b1a      	ldr	r3, [pc, #104]	@ (800266c <BNO055_CheckAndRecover+0x114>)
 8002602:	701a      	strb	r2, [r3, #0]
                printf("❌ IMU recover failed (%d)\r\n", imu_recover_fail_count);
 8002604:	4b19      	ldr	r3, [pc, #100]	@ (800266c <BNO055_CheckAndRecover+0x114>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	4619      	mov	r1, r3
 800260a:	481c      	ldr	r0, [pc, #112]	@ (800267c <BNO055_CheckAndRecover+0x124>)
 800260c:	f00c f9b8 	bl	800e980 <iprintf>

                if (imu_recover_fail_count >= 3) {
 8002610:	4b16      	ldr	r3, [pc, #88]	@ (800266c <BNO055_CheckAndRecover+0x114>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d904      	bls.n	8002622 <BNO055_CheckAndRecover+0xca>
                    printf("🚨 Too many IMU failures → system reset\r\n");
 8002618:	4819      	ldr	r0, [pc, #100]	@ (8002680 <BNO055_CheckAndRecover+0x128>)
 800261a:	f00c fa19 	bl	800ea50 <puts>
                    NVIC_SystemReset();
 800261e:	f7ff ff85 	bl	800252c <__NVIC_SystemReset>
                }
            }

            // Clear cờ lỗi I2C
            BNO055_I2C_Error = 0;
 8002622:	4b18      	ldr	r3, [pc, #96]	@ (8002684 <BNO055_CheckAndRecover+0x12c>)
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
            BNO055_I2C_Done  = 0;
 8002628:	4b17      	ldr	r3, [pc, #92]	@ (8002688 <BNO055_CheckAndRecover+0x130>)
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
        }
    }

    // --- Sau khi reset, bỏ qua dữ liệu vài trăm ms ---
    if (!imu_warmup_done && (HAL_GetTick() - imu_warmup_start > 1500)) {
 800262e:	4b10      	ldr	r3, [pc, #64]	@ (8002670 <BNO055_CheckAndRecover+0x118>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d10f      	bne.n	8002656 <BNO055_CheckAndRecover+0xfe>
 8002636:	f003 f943 	bl	80058c0 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <BNO055_CheckAndRecover+0x11c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002646:	4293      	cmp	r3, r2
 8002648:	d905      	bls.n	8002656 <BNO055_CheckAndRecover+0xfe>
        imu_warmup_done = 1;
 800264a:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <BNO055_CheckAndRecover+0x118>)
 800264c:	2201      	movs	r2, #1
 800264e:	701a      	strb	r2, [r3, #0]
        printf("✅ IMU warm-up finished, data should be valid now\r\n");
 8002650:	480e      	ldr	r0, [pc, #56]	@ (800268c <BNO055_CheckAndRecover+0x134>)
 8002652:	f00c f9fd 	bl	800ea50 <puts>
    }
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	2000031a 	.word	0x2000031a
 8002664:	2000032c 	.word	0x2000032c
 8002668:	08011c64 	.word	0x08011c64
 800266c:	20000330 	.word	0x20000330
 8002670:	20000331 	.word	0x20000331
 8002674:	20000334 	.word	0x20000334
 8002678:	08011c84 	.word	0x08011c84
 800267c:	08011cb0 	.word	0x08011cb0
 8002680:	08011cd0 	.word	0x08011cd0
 8002684:	20000319 	.word	0x20000319
 8002688:	20000318 	.word	0x20000318
 800268c:	08011d00 	.word	0x08011d00

08002690 <BNO055_IsStable>:



bool BNO055_IsStable(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
    return (HAL_GetTick() - imu_reset_time > 1000);  // chờ 1 giây
 8002694:	f003 f914 	bl	80058c0 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	4b05      	ldr	r3, [pc, #20]	@ (80026b0 <BNO055_IsStable+0x20>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026a4:	bf8c      	ite	hi
 80026a6:	2301      	movhi	r3, #1
 80026a8:	2300      	movls	r3, #0
 80026aa:	b2db      	uxtb	r3, r3
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	2000032c 	.word	0x2000032c

080026b4 <CAN_SendTopicData>:
    }

    return status;
}
HAL_StatusTypeDef CAN_SendTopicData(uint16_t topic_id, uint8_t *data, uint8_t len)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	6039      	str	r1, [r7, #0]
 80026be:	80fb      	strh	r3, [r7, #6]
 80026c0:	4613      	mov	r3, r2
 80026c2:	717b      	strb	r3, [r7, #5]
    uint32_t TxMailbox;
    HAL_StatusTypeDef status = HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	75fb      	strb	r3, [r7, #23]
    uint32_t start = HAL_GetTick();
 80026c8:	f003 f8fa 	bl	80058c0 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]
    const uint32_t timeout_ms = 3;   // retry tối đa 3ms
 80026ce:	2303      	movs	r3, #3
 80026d0:	60fb      	str	r3, [r7, #12]
    static uint8_t can_recover_fail_count = 0;

    if (len > 8) len = 8;
 80026d2:	797b      	ldrb	r3, [r7, #5]
 80026d4:	2b08      	cmp	r3, #8
 80026d6:	d901      	bls.n	80026dc <CAN_SendTopicData+0x28>
 80026d8:	2308      	movs	r3, #8
 80026da:	717b      	strb	r3, [r7, #5]

    TxHeader.StdId = topic_id;
 80026dc:	88fb      	ldrh	r3, [r7, #6]
 80026de:	4a29      	ldr	r2, [pc, #164]	@ (8002784 <CAN_SendTopicData+0xd0>)
 80026e0:	6013      	str	r3, [r2, #0]
    TxHeader.IDE = CAN_ID_STD;
 80026e2:	4b28      	ldr	r3, [pc, #160]	@ (8002784 <CAN_SendTopicData+0xd0>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 80026e8:	4b26      	ldr	r3, [pc, #152]	@ (8002784 <CAN_SendTopicData+0xd0>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = len;
 80026ee:	797b      	ldrb	r3, [r7, #5]
 80026f0:	4a24      	ldr	r2, [pc, #144]	@ (8002784 <CAN_SendTopicData+0xd0>)
 80026f2:	6113      	str	r3, [r2, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 80026f4:	4b23      	ldr	r3, [pc, #140]	@ (8002784 <CAN_SendTopicData+0xd0>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	751a      	strb	r2, [r3, #20]

    // --- Retry loop ---
    do {
        if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 80026fa:	4823      	ldr	r0, [pc, #140]	@ (8002788 <CAN_SendTopicData+0xd4>)
 80026fc:	f004 f966 	bl	80069cc <HAL_CAN_GetTxMailboxesFreeLevel>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d00d      	beq.n	8002722 <CAN_SendTopicData+0x6e>
            status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, data, &TxMailbox);
 8002706:	f107 0308 	add.w	r3, r7, #8
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	491d      	ldr	r1, [pc, #116]	@ (8002784 <CAN_SendTopicData+0xd0>)
 800270e:	481e      	ldr	r0, [pc, #120]	@ (8002788 <CAN_SendTopicData+0xd4>)
 8002710:	f004 f847 	bl	80067a2 <HAL_CAN_AddTxMessage>
 8002714:	4603      	mov	r3, r0
 8002716:	75fb      	strb	r3, [r7, #23]
            if (status == HAL_OK) {
 8002718:	7dfb      	ldrb	r3, [r7, #23]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <CAN_SendTopicData+0x6e>
                return HAL_OK;  // gửi thành công
 800271e:	2300      	movs	r3, #0
 8002720:	e02b      	b.n	800277a <CAN_SendTopicData+0xc6>
            }
        }
    } while ((HAL_GetTick() - start) < timeout_ms);
 8002722:	f003 f8cd 	bl	80058c0 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	429a      	cmp	r2, r3
 8002730:	d8e3      	bhi.n	80026fa <CAN_SendTopicData+0x46>

    // --- Nếu tới đây nghĩa là lỗi ---
    printf("⚠️ CAN TX failed (topic 0x%03X)\r\n", topic_id);
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	4619      	mov	r1, r3
 8002736:	4815      	ldr	r0, [pc, #84]	@ (800278c <CAN_SendTopicData+0xd8>)
 8002738:	f00c f922 	bl	800e980 <iprintf>

    // 1. Abort tất cả mailbox
    HAL_CAN_AbortTxRequest(&hcan1, 0x7);
 800273c:	2107      	movs	r1, #7
 800273e:	4812      	ldr	r0, [pc, #72]	@ (8002788 <CAN_SendTopicData+0xd4>)
 8002740:	f004 f8ff 	bl	8006942 <HAL_CAN_AbortTxRequest>

    // 2. Thử restart CAN
    HAL_CAN_Stop(&hcan1);
 8002744:	4810      	ldr	r0, [pc, #64]	@ (8002788 <CAN_SendTopicData+0xd4>)
 8002746:	f003 ffe3 	bl	8006710 <HAL_CAN_Stop>
    HAL_CAN_Start(&hcan1);
 800274a:	480f      	ldr	r0, [pc, #60]	@ (8002788 <CAN_SendTopicData+0xd4>)
 800274c:	f003 ff9c 	bl	8006688 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1,
 8002750:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8002754:	480c      	ldr	r0, [pc, #48]	@ (8002788 <CAN_SendTopicData+0xd4>)
 8002756:	f004 fab8 	bl	8006cca <HAL_CAN_ActivateNotification>
        CAN_IT_BUSOFF |
        CAN_IT_LAST_ERROR_CODE |
        CAN_IT_ERROR);

    // 3. Nếu lỗi lặp lại quá nhiều -> reset hệ thống
    if (++can_recover_fail_count >= 5) {
 800275a:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <CAN_SendTopicData+0xdc>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	3301      	adds	r3, #1
 8002760:	b2da      	uxtb	r2, r3
 8002762:	4b0b      	ldr	r3, [pc, #44]	@ (8002790 <CAN_SendTopicData+0xdc>)
 8002764:	701a      	strb	r2, [r3, #0]
 8002766:	4b0a      	ldr	r3, [pc, #40]	@ (8002790 <CAN_SendTopicData+0xdc>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b04      	cmp	r3, #4
 800276c:	d904      	bls.n	8002778 <CAN_SendTopicData+0xc4>
        printf("🚨 Too many CAN failures → System reset\r\n");
 800276e:	4809      	ldr	r0, [pc, #36]	@ (8002794 <CAN_SendTopicData+0xe0>)
 8002770:	f00c f96e 	bl	800ea50 <puts>
        NVIC_SystemReset();
 8002774:	f7ff feda 	bl	800252c <__NVIC_SystemReset>
    }

    return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
}
 800277a:	4618      	mov	r0, r3
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000794 	.word	0x20000794
 8002788:	200003f8 	.word	0x200003f8
 800278c:	08011dac 	.word	0x08011dac
 8002790:	20000338 	.word	0x20000338
 8002794:	08011dd4 	.word	0x08011dd4

08002798 <Send_All_SensorData_CAN>:
extern uint32_t imu_timer;
extern volatile uint8_t timer10ms_flag ;


void Send_All_SensorData_CAN(void)
{
 8002798:	b5b0      	push	{r4, r5, r7, lr}
 800279a:	b08c      	sub	sp, #48	@ 0x30
 800279c:	af00      	add	r7, sp, #0
	static uint32_t last_us_trigger_time ;

    if (timer10ms_flag) {
 800279e:	4b58      	ldr	r3, [pc, #352]	@ (8002900 <Send_All_SensorData_CAN+0x168>)
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d013      	beq.n	80027d0 <Send_All_SensorData_CAN+0x38>
        timer10ms_flag = 0;
 80027a8:	4b55      	ldr	r3, [pc, #340]	@ (8002900 <Send_All_SensorData_CAN+0x168>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	701a      	strb	r2, [r3, #0]
//        BNO055_SendEulerCAN();
        if (BNO055_IsStable()) {
 80027ae:	f7ff ff6f 	bl	8002690 <BNO055_IsStable>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <Send_All_SensorData_CAN+0x26>
              BNO055_SendEulerCAN();
 80027b8:	f7ff f91e 	bl	80019f8 <BNO055_SendEulerCAN>
 80027bc:	e008      	b.n	80027d0 <Send_All_SensorData_CAN+0x38>
          } else {
              // bỏ qua dữ liệu trong lúc IMU đang ổn định lại
              HAL_I2C_DeInit(&bno_i2c);
 80027be:	4851      	ldr	r0, [pc, #324]	@ (8002904 <Send_All_SensorData_CAN+0x16c>)
 80027c0:	f005 fdb8 	bl	8008334 <HAL_I2C_DeInit>
              HAL_Delay(5);
 80027c4:	2005      	movs	r0, #5
 80027c6:	f003 f887 	bl	80058d8 <HAL_Delay>
              HAL_I2C_Init(&bno_i2c);
 80027ca:	484e      	ldr	r0, [pc, #312]	@ (8002904 <Send_All_SensorData_CAN+0x16c>)
 80027cc:	f005 fc6e 	bl	80080ac <HAL_I2C_Init>

          }
    }

    if (HAL_GetTick() - debug_timer >= 20) {
 80027d0:	f003 f876 	bl	80058c0 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002908 <Send_All_SensorData_CAN+0x170>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b13      	cmp	r3, #19
 80027de:	d906      	bls.n	80027ee <Send_All_SensorData_CAN+0x56>
        BNO055_PrintEulerDebug();
 80027e0:	f7ff f966 	bl	8001ab0 <BNO055_PrintEulerDebug>
        debug_timer = HAL_GetTick();
 80027e4:	f003 f86c 	bl	80058c0 <HAL_GetTick>
 80027e8:	4603      	mov	r3, r0
 80027ea:	4a47      	ldr	r2, [pc, #284]	@ (8002908 <Send_All_SensorData_CAN+0x170>)
 80027ec:	6013      	str	r3, [r2, #0]
    }

    if (HAL_GetTick() - last_us_trigger_time >= 400) {
 80027ee:	f003 f867 	bl	80058c0 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	4b45      	ldr	r3, [pc, #276]	@ (800290c <Send_All_SensorData_CAN+0x174>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80027fe:	d30a      	bcc.n	8002816 <Send_All_SensorData_CAN+0x7e>
            US01_TriggerAll_Sequential();      // Blocking đo 4 cảm biến
 8002800:	f002 ff95 	bl	800572e <US01_TriggerAll_Sequential>
            PrintAllDistances();               // UART in khoảng cách
 8002804:	f002 ffac 	bl	8005760 <PrintAllDistances>
            US01_SendAllDistances_CAN();       // Gửi qua CAN
 8002808:	f002 ff58 	bl	80056bc <US01_SendAllDistances_CAN>
            last_us_trigger_time = HAL_GetTick();
 800280c:	f003 f858 	bl	80058c0 <HAL_GetTick>
 8002810:	4603      	mov	r3, r0
 8002812:	4a3e      	ldr	r2, [pc, #248]	@ (800290c <Send_All_SensorData_CAN+0x174>)
 8002814:	6013      	str	r3, [r2, #0]
        }



    static uint32_t last_mq135_time = 0;
    if (HAL_GetTick() - last_mq135_time >= 1000) {
 8002816:	f003 f853 	bl	80058c0 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	4b3c      	ldr	r3, [pc, #240]	@ (8002910 <Send_All_SensorData_CAN+0x178>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002826:	d30d      	bcc.n	8002844 <Send_All_SensorData_CAN+0xac>
        MQ135_Send_CAN(&mq135, 25.0f, 50.0f, &huart1, TOPIC_ID_MQ135);  // Dùng hàm DMA mới
 8002828:	2211      	movs	r2, #17
 800282a:	493a      	ldr	r1, [pc, #232]	@ (8002914 <Send_All_SensorData_CAN+0x17c>)
 800282c:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8002918 <Send_All_SensorData_CAN+0x180>
 8002830:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8002834:	4839      	ldr	r0, [pc, #228]	@ (800291c <Send_All_SensorData_CAN+0x184>)
 8002836:	f7ff fc01 	bl	800203c <MQ135_Send_CAN>
        last_mq135_time = HAL_GetTick();
 800283a:	f003 f841 	bl	80058c0 <HAL_GetTick>
 800283e:	4603      	mov	r3, r0
 8002840:	4a33      	ldr	r2, [pc, #204]	@ (8002910 <Send_All_SensorData_CAN+0x178>)
 8002842:	6013      	str	r3, [r2, #0]
    }
    checkRFIDAndControlRelay();
 8002844:	f001 fc98 	bl	8004178 <checkRFIDAndControlRelay>
    static uint32_t last_can_tx = 0;
    static uint8_t can_fail_count = 0;

    if (HAL_GetTick() - last_can_tx >= 300) { // kiểm tra mỗi giây
 8002848:	f003 f83a 	bl	80058c0 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	4b34      	ldr	r3, [pc, #208]	@ (8002920 <Send_All_SensorData_CAN+0x188>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002858:	d34e      	bcc.n	80028f8 <Send_All_SensorData_CAN+0x160>
        if (can_tx_count == 0 && can_rx_count == 0) {
 800285a:	4b32      	ldr	r3, [pc, #200]	@ (8002924 <Send_All_SensorData_CAN+0x18c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10a      	bne.n	8002878 <Send_All_SensorData_CAN+0xe0>
 8002862:	4b31      	ldr	r3, [pc, #196]	@ (8002928 <Send_All_SensorData_CAN+0x190>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d106      	bne.n	8002878 <Send_All_SensorData_CAN+0xe0>
            can_fail_count++;
 800286a:	4b30      	ldr	r3, [pc, #192]	@ (800292c <Send_All_SensorData_CAN+0x194>)
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	3301      	adds	r3, #1
 8002870:	b2da      	uxtb	r2, r3
 8002872:	4b2e      	ldr	r3, [pc, #184]	@ (800292c <Send_All_SensorData_CAN+0x194>)
 8002874:	701a      	strb	r2, [r3, #0]
 8002876:	e002      	b.n	800287e <Send_All_SensorData_CAN+0xe6>
        } else {
            can_fail_count = 0;
 8002878:	4b2c      	ldr	r3, [pc, #176]	@ (800292c <Send_All_SensorData_CAN+0x194>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
        }

        if (can_fail_count >= 3) { // 3 giây không có hoạt động
 800287e:	4b2b      	ldr	r3, [pc, #172]	@ (800292c <Send_All_SensorData_CAN+0x194>)
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d92d      	bls.n	80028e2 <Send_All_SensorData_CAN+0x14a>
            char msg[] = "⚠️ CAN watchdog triggered, reinit...\r\n";
 8002886:	4b2a      	ldr	r3, [pc, #168]	@ (8002930 <Send_All_SensorData_CAN+0x198>)
 8002888:	1d3c      	adds	r4, r7, #4
 800288a:	461d      	mov	r5, r3
 800288c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800288e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002890:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002892:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002894:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002898:	c403      	stmia	r4!, {r0, r1}
 800289a:	8022      	strh	r2, [r4, #0]
 800289c:	3402      	adds	r4, #2
 800289e:	0c13      	lsrs	r3, r2, #16
 80028a0:	7023      	strb	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80028a2:	1d3b      	adds	r3, r7, #4
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7fd fce3 	bl	8000270 <strlen>
 80028aa:	4603      	mov	r3, r0
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	1d39      	adds	r1, r7, #4
 80028b0:	f04f 33ff 	mov.w	r3, #4294967295
 80028b4:	4817      	ldr	r0, [pc, #92]	@ (8002914 <Send_All_SensorData_CAN+0x17c>)
 80028b6:	f00a fb83 	bl	800cfc0 <HAL_UART_Transmit>

            // Reset lại CAN1 hoàn chỉnh
            HAL_CAN_Stop(&hcan1);
 80028ba:	481e      	ldr	r0, [pc, #120]	@ (8002934 <Send_All_SensorData_CAN+0x19c>)
 80028bc:	f003 ff28 	bl	8006710 <HAL_CAN_Stop>
            HAL_CAN_DeInit(&hcan1);
 80028c0:	481c      	ldr	r0, [pc, #112]	@ (8002934 <Send_All_SensorData_CAN+0x19c>)
 80028c2:	f003 fde0 	bl	8006486 <HAL_CAN_DeInit>
            HAL_CAN_Init(&hcan1);
 80028c6:	481b      	ldr	r0, [pc, #108]	@ (8002934 <Send_All_SensorData_CAN+0x19c>)
 80028c8:	f003 fce2 	bl	8006290 <HAL_CAN_Init>
            HAL_CAN_Start(&hcan1);
 80028cc:	4819      	ldr	r0, [pc, #100]	@ (8002934 <Send_All_SensorData_CAN+0x19c>)
 80028ce:	f003 fedb 	bl	8006688 <HAL_CAN_Start>


            // Bật lại interrupt
            HAL_CAN_ActivateNotification(&hcan1,
 80028d2:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 80028d6:	4817      	ldr	r0, [pc, #92]	@ (8002934 <Send_All_SensorData_CAN+0x19c>)
 80028d8:	f004 f9f7 	bl	8006cca <HAL_CAN_ActivateNotification>
                CAN_IT_BUSOFF |
                CAN_IT_LAST_ERROR_CODE |
                CAN_IT_ERROR);


            can_fail_count = 0;
 80028dc:	4b13      	ldr	r3, [pc, #76]	@ (800292c <Send_All_SensorData_CAN+0x194>)
 80028de:	2200      	movs	r2, #0
 80028e0:	701a      	strb	r2, [r3, #0]
        }

        can_tx_count = 0;
 80028e2:	4b10      	ldr	r3, [pc, #64]	@ (8002924 <Send_All_SensorData_CAN+0x18c>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
        can_rx_count = 0;
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <Send_All_SensorData_CAN+0x190>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
        last_can_tx = HAL_GetTick();
 80028ee:	f002 ffe7 	bl	80058c0 <HAL_GetTick>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002920 <Send_All_SensorData_CAN+0x188>)
 80028f6:	6013      	str	r3, [r2, #0]
    }

}
 80028f8:	bf00      	nop
 80028fa:	3730      	adds	r7, #48	@ 0x30
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002900:	200007e4 	.word	0x200007e4
 8002904:	20000450 	.word	0x20000450
 8002908:	200007d4 	.word	0x200007d4
 800290c:	2000033c 	.word	0x2000033c
 8002910:	20000340 	.word	0x20000340
 8002914:	200006f4 	.word	0x200006f4
 8002918:	42480000 	.word	0x42480000
 800291c:	20000778 	.word	0x20000778
 8002920:	20000344 	.word	0x20000344
 8002924:	200007d8 	.word	0x200007d8
 8002928:	200007dc 	.word	0x200007dc
 800292c:	20000348 	.word	0x20000348
 8002930:	08011e04 	.word	0x08011e04
 8002934:	200003f8 	.word	0x200003f8

08002938 <check_it>:
    char adc[32];
    sprintf(adc, "ADC VALUE: %d\r\n", adc_value);
    HAL_UART_Transmit(&huart1, (uint8_t*)adc, strlen(adc), HAL_MAX_DELAY);
}

void check_it(TIM_HandleTypeDef *htimx) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b094      	sub	sp, #80	@ 0x50
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
    char *timer_name = "UNKNOWN";
 8002940:	4b1c      	ldr	r3, [pc, #112]	@ (80029b4 <check_it+0x7c>)
 8002942:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (htimx->Instance == TIM1) timer_name = "TIM1";
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a1b      	ldr	r2, [pc, #108]	@ (80029b8 <check_it+0x80>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d102      	bne.n	8002954 <check_it+0x1c>
 800294e:	4b1b      	ldr	r3, [pc, #108]	@ (80029bc <check_it+0x84>)
 8002950:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002952:	e016      	b.n	8002982 <check_it+0x4a>
    else if (htimx->Instance == TIM2) timer_name = "TIM2";
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800295c:	d102      	bne.n	8002964 <check_it+0x2c>
 800295e:	4b18      	ldr	r3, [pc, #96]	@ (80029c0 <check_it+0x88>)
 8002960:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002962:	e00e      	b.n	8002982 <check_it+0x4a>
    else if (htimx->Instance == TIM4) timer_name = "TIM4";
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a16      	ldr	r2, [pc, #88]	@ (80029c4 <check_it+0x8c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d102      	bne.n	8002974 <check_it+0x3c>
 800296e:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <check_it+0x90>)
 8002970:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002972:	e006      	b.n	8002982 <check_it+0x4a>
    else if (htimx->Instance == TIM8) timer_name = "TIM8";
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a14      	ldr	r2, [pc, #80]	@ (80029cc <check_it+0x94>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d101      	bne.n	8002982 <check_it+0x4a>
 800297e:	4b14      	ldr	r3, [pc, #80]	@ (80029d0 <check_it+0x98>)
 8002980:	64fb      	str	r3, [r7, #76]	@ 0x4c

    char msg[64];
    snprintf(msg, sizeof(msg), ">> [INTERRUPT] Callback from %s\r\n", timer_name);
 8002982:	f107 000c 	add.w	r0, r7, #12
 8002986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002988:	4a12      	ldr	r2, [pc, #72]	@ (80029d4 <check_it+0x9c>)
 800298a:	2140      	movs	r1, #64	@ 0x40
 800298c:	f00c f868 	bl	800ea60 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002990:	f107 030c 	add.w	r3, r7, #12
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fc6b 	bl	8000270 <strlen>
 800299a:	4603      	mov	r3, r0
 800299c:	b29a      	uxth	r2, r3
 800299e:	f107 010c 	add.w	r1, r7, #12
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295
 80029a6:	480c      	ldr	r0, [pc, #48]	@ (80029d8 <check_it+0xa0>)
 80029a8:	f00a fb0a 	bl	800cfc0 <HAL_UART_Transmit>
}
 80029ac:	bf00      	nop
 80029ae:	3750      	adds	r7, #80	@ 0x50
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	08011e8c 	.word	0x08011e8c
 80029b8:	40010000 	.word	0x40010000
 80029bc:	08011e94 	.word	0x08011e94
 80029c0:	08011e9c 	.word	0x08011e9c
 80029c4:	40000800 	.word	0x40000800
 80029c8:	08011ea4 	.word	0x08011ea4
 80029cc:	40010400 	.word	0x40010400
 80029d0:	08011eac 	.word	0x08011eac
 80029d4:	08011eb4 	.word	0x08011eb4
 80029d8:	200006f4 	.word	0x200006f4

080029dc <Process_Ultrasonic_And_Control_Relay>:
#include "led_control.h"

extern CAN_HandleTypeDef hcan1;

void Process_Ultrasonic_And_Control_Relay(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af00      	add	r7, sp, #0
    static uint8_t initialized = 0;

    uint32_t Truoc2 = US01_GetDistance(0);
 80029e2:	2000      	movs	r0, #0
 80029e4:	f002 fe3e 	bl	8005664 <US01_GetDistance>
 80029e8:	61b8      	str	r0, [r7, #24]
    uint32_t Truoc1 = US01_GetDistance(2);
 80029ea:	2002      	movs	r0, #2
 80029ec:	f002 fe3a 	bl	8005664 <US01_GetDistance>
 80029f0:	6178      	str	r0, [r7, #20]
    uint32_t Trai   = US01_GetDistance(1);
 80029f2:	2001      	movs	r0, #1
 80029f4:	f002 fe36 	bl	8005664 <US01_GetDistance>
 80029f8:	6138      	str	r0, [r7, #16]
    uint32_t Phai   = US01_GetDistance(3);
 80029fa:	2003      	movs	r0, #3
 80029fc:	f002 fe32 	bl	8005664 <US01_GetDistance>
 8002a00:	60f8      	str	r0, [r7, #12]

    if (!initialized) {
 8002a02:	4b5d      	ldr	r3, [pc, #372]	@ (8002b78 <Process_Ultrasonic_And_Control_Relay+0x19c>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10d      	bne.n	8002a26 <Process_Ultrasonic_And_Control_Relay+0x4a>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   // Đỏ OFF
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2104      	movs	r1, #4
 8002a0e:	485b      	ldr	r0, [pc, #364]	@ (8002b7c <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002a10:	f005 fb32 	bl	8008078 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 8002a14:	2201      	movs	r2, #1
 8002a16:	2108      	movs	r1, #8
 8002a18:	4858      	ldr	r0, [pc, #352]	@ (8002b7c <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002a1a:	f005 fb2d 	bl	8008078 <HAL_GPIO_WritePin>
        initialized = 1;
 8002a1e:	4b56      	ldr	r3, [pc, #344]	@ (8002b78 <Process_Ultrasonic_And_Control_Relay+0x19c>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	701a      	strb	r2, [r3, #0]
 8002a24:	e0a4      	b.n	8002b70 <Process_Ultrasonic_And_Control_Relay+0x194>
        return;
    }

    // Kiểm tra các vùng
    bool Truoc_OK  = (Truoc1 < 30 && Truoc1 != 0) || (Truoc2 < 30 && Truoc2 != 0);
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2b1d      	cmp	r3, #29
 8002a2a:	d802      	bhi.n	8002a32 <Process_Ultrasonic_And_Control_Relay+0x56>
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d105      	bne.n	8002a3e <Process_Ultrasonic_And_Control_Relay+0x62>
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2b1d      	cmp	r3, #29
 8002a36:	d804      	bhi.n	8002a42 <Process_Ultrasonic_And_Control_Relay+0x66>
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <Process_Ultrasonic_And_Control_Relay+0x66>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <Process_Ultrasonic_And_Control_Relay+0x68>
 8002a42:	2300      	movs	r3, #0
 8002a44:	72fb      	strb	r3, [r7, #11]
 8002a46:	7afb      	ldrb	r3, [r7, #11]
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	72fb      	strb	r3, [r7, #11]
    bool HaiBen_OK = (Trai   < 25 && Trai   != 0) || (Phai   < 25 && Phai   != 0);
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	2b18      	cmp	r3, #24
 8002a52:	d802      	bhi.n	8002a5a <Process_Ultrasonic_And_Control_Relay+0x7e>
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d105      	bne.n	8002a66 <Process_Ultrasonic_And_Control_Relay+0x8a>
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2b18      	cmp	r3, #24
 8002a5e:	d804      	bhi.n	8002a6a <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <Process_Ultrasonic_And_Control_Relay+0x8e>
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <Process_Ultrasonic_And_Control_Relay+0x90>
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	72bb      	strb	r3, [r7, #10]
 8002a6e:	7abb      	ldrb	r3, [r7, #10]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	72bb      	strb	r3, [r7, #10]
    bool BaBen_OK  = Truoc_OK && HaiBen_OK;
 8002a76:	7afb      	ldrb	r3, [r7, #11]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d004      	beq.n	8002a86 <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002a7c:	7abb      	ldrb	r3, [r7, #10]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <Process_Ultrasonic_And_Control_Relay+0xaa>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <Process_Ultrasonic_And_Control_Relay+0xac>
 8002a86:	2300      	movs	r3, #0
 8002a88:	727b      	strb	r3, [r7, #9]
 8002a8a:	7a7b      	ldrb	r3, [r7, #9]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	727b      	strb	r3, [r7, #9]
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
                     (Truoc2 < 25 && Truoc2 != 0) &&
                     (Trai   < 20 && Trai   != 0) &&
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	2b18      	cmp	r3, #24
 8002a96:	d816      	bhi.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d013      	beq.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	2b18      	cmp	r3, #24
 8002aa2:	d810      	bhi.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Truoc2 < 25 && Truoc2 != 0) &&
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00d      	beq.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	2b13      	cmp	r3, #19
 8002aae:	d80a      	bhi.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2b13      	cmp	r3, #19
 8002aba:	d804      	bhi.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Phai   < 20 && Phai   != 0);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <Process_Ultrasonic_And_Control_Relay+0xea>
                     (Trai   < 20 && Trai   != 0) &&
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e000      	b.n	8002ac8 <Process_Ultrasonic_And_Control_Relay+0xec>
 8002ac6:	2300      	movs	r3, #0
    bool TatCa_OK  = (Truoc1 < 25 && Truoc1 != 0) &&
 8002ac8:	723b      	strb	r3, [r7, #8]
 8002aca:	7a3b      	ldrb	r3, [r7, #8]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	723b      	strb	r3, [r7, #8]

    uint8_t signal = 0x00;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	77fb      	strb	r3, [r7, #31]

    // Xác định giá trị gửi
    if (TatCa_OK) {
 8002ad6:	7a3b      	ldrb	r3, [r7, #8]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d002      	beq.n	8002ae2 <Process_Ultrasonic_And_Control_Relay+0x106>
        signal = 0x03;
 8002adc:	2303      	movs	r3, #3
 8002ade:	77fb      	strb	r3, [r7, #31]
 8002ae0:	e00d      	b.n	8002afe <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (BaBen_OK) {
 8002ae2:	7a7b      	ldrb	r3, [r7, #9]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d002      	beq.n	8002aee <Process_Ultrasonic_And_Control_Relay+0x112>
        signal = 0x02;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	77fb      	strb	r3, [r7, #31]
 8002aec:	e007      	b.n	8002afe <Process_Ultrasonic_And_Control_Relay+0x122>
    } else if (Truoc_OK) {
 8002aee:	7afb      	ldrb	r3, [r7, #11]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d002      	beq.n	8002afa <Process_Ultrasonic_And_Control_Relay+0x11e>
        signal = 0x01;
 8002af4:	2301      	movs	r3, #1
 8002af6:	77fb      	strb	r3, [r7, #31]
 8002af8:	e001      	b.n	8002afe <Process_Ultrasonic_And_Control_Relay+0x122>
    } else {
        signal = 0x00; // Ra khỏi 3 trường hợp trên
 8002afa:	2300      	movs	r3, #0
 8002afc:	77fb      	strb	r3, [r7, #31]
    }

    // Điều khiển đèn
    if (TatCa_OK || BaBen_OK || Truoc_OK || HaiBen_OK) {
 8002afe:	7a3b      	ldrb	r3, [r7, #8]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d108      	bne.n	8002b16 <Process_Ultrasonic_And_Control_Relay+0x13a>
 8002b04:	7a7b      	ldrb	r3, [r7, #9]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d105      	bne.n	8002b16 <Process_Ultrasonic_And_Control_Relay+0x13a>
 8002b0a:	7afb      	ldrb	r3, [r7, #11]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d102      	bne.n	8002b16 <Process_Ultrasonic_And_Control_Relay+0x13a>
 8002b10:	7abb      	ldrb	r3, [r7, #10]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00a      	beq.n	8002b2c <Process_Ultrasonic_And_Control_Relay+0x150>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET); // Đỏ ON
 8002b16:	2201      	movs	r2, #1
 8002b18:	2104      	movs	r1, #4
 8002b1a:	4818      	ldr	r0, [pc, #96]	@ (8002b7c <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002b1c:	f005 faac 	bl	8008078 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   // Xanh OFF
 8002b20:	2200      	movs	r2, #0
 8002b22:	2108      	movs	r1, #8
 8002b24:	4815      	ldr	r0, [pc, #84]	@ (8002b7c <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002b26:	f005 faa7 	bl	8008078 <HAL_GPIO_WritePin>
 8002b2a:	e009      	b.n	8002b40 <Process_Ultrasonic_And_Control_Relay+0x164>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   // Đỏ OFF
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2104      	movs	r1, #4
 8002b30:	4812      	ldr	r0, [pc, #72]	@ (8002b7c <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002b32:	f005 faa1 	bl	8008078 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); // Xanh ON
 8002b36:	2201      	movs	r2, #1
 8002b38:	2108      	movs	r1, #8
 8002b3a:	4810      	ldr	r0, [pc, #64]	@ (8002b7c <Process_Ultrasonic_And_Control_Relay+0x1a0>)
 8002b3c:	f005 fa9c 	bl	8008078 <HAL_GPIO_WritePin>
    }

    // Luôn gửi giá trị hiện tại nhưng không để LED bị treo nếu CAN lỗi
    uint8_t data[8] = {0};
 8002b40:	463b      	mov	r3, r7
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	605a      	str	r2, [r3, #4]
    data[0] = signal;
 8002b48:	7ffb      	ldrb	r3, [r7, #31]
 8002b4a:	703b      	strb	r3, [r7, #0]
    if (HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_READY ||
 8002b4c:	480c      	ldr	r0, [pc, #48]	@ (8002b80 <Process_Ultrasonic_And_Control_Relay+0x1a4>)
 8002b4e:	f004 fae9 	bl	8007124 <HAL_CAN_GetState>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d005      	beq.n	8002b64 <Process_Ultrasonic_And_Control_Relay+0x188>
        HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_LISTENING)
 8002b58:	4809      	ldr	r0, [pc, #36]	@ (8002b80 <Process_Ultrasonic_And_Control_Relay+0x1a4>)
 8002b5a:	f004 fae3 	bl	8007124 <HAL_CAN_GetState>
 8002b5e:	4603      	mov	r3, r0
    if (HAL_CAN_GetState(&hcan1) == HAL_CAN_STATE_READY ||
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d105      	bne.n	8002b70 <Process_Ultrasonic_And_Control_Relay+0x194>
    {
        if (CAN_SendTopicData(TOPIC_ID_SENSOR, data, 8) != HAL_OK) {
 8002b64:	463b      	mov	r3, r7
 8002b66:	2208      	movs	r2, #8
 8002b68:	4619      	mov	r1, r3
 8002b6a:	2024      	movs	r0, #36	@ 0x24
 8002b6c:	f7ff fda2 	bl	80026b4 <CAN_SendTopicData>
            // Bỏ qua lỗi CAN, LED vẫn hoạt động
        }
    }

}
 8002b70:	3720      	adds	r7, #32
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000349 	.word	0x20000349
 8002b7c:	40020000 	.word	0x40020000
 8002b80:	200003f8 	.word	0x200003f8

08002b84 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8002b8e:	4a38      	ldr	r2, [pc, #224]	@ (8002c70 <HD44780_Init+0xec>)
 8002b90:	79fb      	ldrb	r3, [r7, #7]
 8002b92:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8002b94:	4b37      	ldr	r3, [pc, #220]	@ (8002c74 <HD44780_Init+0xf0>)
 8002b96:	2208      	movs	r2, #8
 8002b98:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8002b9a:	4b37      	ldr	r3, [pc, #220]	@ (8002c78 <HD44780_Init+0xf4>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8002ba0:	4b33      	ldr	r3, [pc, #204]	@ (8002c70 <HD44780_Init+0xec>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d907      	bls.n	8002bb8 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8002ba8:	4b33      	ldr	r3, [pc, #204]	@ (8002c78 <HD44780_Init+0xf4>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	f043 0308 	orr.w	r3, r3, #8
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	4b31      	ldr	r3, [pc, #196]	@ (8002c78 <HD44780_Init+0xf4>)
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	e006      	b.n	8002bc6 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8002c78 <HD44780_Init+0xf4>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	f043 0304 	orr.w	r3, r3, #4
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c78 <HD44780_Init+0xf4>)
 8002bc4:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8002bc6:	f000 f94b 	bl	8002e60 <DelayInit>
  HAL_Delay(50);
 8002bca:	2032      	movs	r0, #50	@ 0x32
 8002bcc:	f002 fe84 	bl	80058d8 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8002bd0:	4b28      	ldr	r3, [pc, #160]	@ (8002c74 <HD44780_Init+0xf0>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 f909 	bl	8002dec <ExpanderWrite>
  HAL_Delay(1000);
 8002bda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002bde:	f002 fe7b 	bl	80058d8 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8002be2:	2030      	movs	r0, #48	@ 0x30
 8002be4:	f000 f8f1 	bl	8002dca <Write4Bits>
  DelayUS(4500);
 8002be8:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002bec:	f000 f962 	bl	8002eb4 <DelayUS>

  Write4Bits(0x03 << 4);
 8002bf0:	2030      	movs	r0, #48	@ 0x30
 8002bf2:	f000 f8ea 	bl	8002dca <Write4Bits>
  DelayUS(4500);
 8002bf6:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002bfa:	f000 f95b 	bl	8002eb4 <DelayUS>

  Write4Bits(0x03 << 4);
 8002bfe:	2030      	movs	r0, #48	@ 0x30
 8002c00:	f000 f8e3 	bl	8002dca <Write4Bits>
  DelayUS(4500);
 8002c04:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002c08:	f000 f954 	bl	8002eb4 <DelayUS>

  Write4Bits(0x02 << 4);
 8002c0c:	2020      	movs	r0, #32
 8002c0e:	f000 f8dc 	bl	8002dca <Write4Bits>
  DelayUS(100);
 8002c12:	2064      	movs	r0, #100	@ 0x64
 8002c14:	f000 f94e 	bl	8002eb4 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8002c18:	4b17      	ldr	r3, [pc, #92]	@ (8002c78 <HD44780_Init+0xf4>)
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	f043 0320 	orr.w	r3, r3, #32
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f894 	bl	8002d50 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8002c28:	4b14      	ldr	r3, [pc, #80]	@ (8002c7c <HD44780_Init+0xf8>)
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8002c2e:	f000 f843 	bl	8002cb8 <HD44780_Display>
  HD44780_Clear();
 8002c32:	f000 f82b 	bl	8002c8c <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8002c36:	4b12      	ldr	r3, [pc, #72]	@ (8002c80 <HD44780_Init+0xfc>)
 8002c38:	2202      	movs	r2, #2
 8002c3a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8002c3c:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <HD44780_Init+0xfc>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	f043 0304 	orr.w	r3, r3, #4
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 f882 	bl	8002d50 <SendCommand>
  DelayUS(4500);
 8002c4c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8002c50:	f000 f930 	bl	8002eb4 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8002c54:	490b      	ldr	r1, [pc, #44]	@ (8002c84 <HD44780_Init+0x100>)
 8002c56:	2000      	movs	r0, #0
 8002c58:	f000 f844 	bl	8002ce4 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8002c5c:	490a      	ldr	r1, [pc, #40]	@ (8002c88 <HD44780_Init+0x104>)
 8002c5e:	2001      	movs	r0, #1
 8002c60:	f000 f840 	bl	8002ce4 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8002c64:	f000 f81d 	bl	8002ca2 <HD44780_Home>
}
 8002c68:	bf00      	nop
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	2000034d 	.word	0x2000034d
 8002c74:	2000034e 	.word	0x2000034e
 8002c78:	2000034a 	.word	0x2000034a
 8002c7c:	2000034b 	.word	0x2000034b
 8002c80:	2000034c 	.word	0x2000034c
 8002c84:	20000000 	.word	0x20000000
 8002c88:	20000008 	.word	0x20000008

08002c8c <HD44780_Clear>:

void HD44780_Clear()
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8002c90:	2001      	movs	r0, #1
 8002c92:	f000 f85d 	bl	8002d50 <SendCommand>
  DelayUS(2000);
 8002c96:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002c9a:	f000 f90b 	bl	8002eb4 <DelayUS>
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HD44780_Home>:

void HD44780_Home()
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8002ca6:	2002      	movs	r0, #2
 8002ca8:	f000 f852 	bl	8002d50 <SendCommand>
  DelayUS(2000);
 8002cac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002cb0:	f000 f900 	bl	8002eb4 <DelayUS>
}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8002cbc:	4b08      	ldr	r3, [pc, #32]	@ (8002ce0 <HD44780_Display+0x28>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	f043 0304 	orr.w	r3, r3, #4
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <HD44780_Display+0x28>)
 8002cc8:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8002cca:	4b05      	ldr	r3, [pc, #20]	@ (8002ce0 <HD44780_Display+0x28>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	f043 0308 	orr.w	r3, r3, #8
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f000 f83b 	bl	8002d50 <SendCommand>
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	2000034b 	.word	0x2000034b

08002ce4 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8002cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	b25b      	sxtb	r3, r3
 8002d00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d04:	b25b      	sxtb	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f000 f821 	bl	8002d50 <SendCommand>
  for (int i=0; i<8; i++)
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	e009      	b.n	8002d28 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	4413      	add	r3, r2
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f000 f825 	bl	8002d6c <SendChar>
  for (int i=0; i<8; i++)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3301      	adds	r3, #1
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2b07      	cmp	r3, #7
 8002d2c:	ddf2      	ble.n	8002d14 <HD44780_CreateSpecialChar+0x30>
  }
}
 8002d2e:	bf00      	nop
 8002d30:	bf00      	nop
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8002d3c:	4b03      	ldr	r3, [pc, #12]	@ (8002d4c <HD44780_Backlight+0x14>)
 8002d3e:	2208      	movs	r2, #8
 8002d40:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8002d42:	2000      	movs	r0, #0
 8002d44:	f000 f852 	bl	8002dec <ExpanderWrite>
}
 8002d48:	bf00      	nop
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	2000034e 	.word	0x2000034e

08002d50 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 f812 	bl	8002d88 <Send>
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <SendChar>:

static void SendChar(uint8_t ch)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	2101      	movs	r1, #1
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 f804 	bl	8002d88 <Send>
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	460a      	mov	r2, r1
 8002d92:	71fb      	strb	r3, [r7, #7]
 8002d94:	4613      	mov	r3, r2
 8002d96:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8002d98:	79fb      	ldrb	r3, [r7, #7]
 8002d9a:	f023 030f 	bic.w	r3, r3, #15
 8002d9e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8002da6:	7bfa      	ldrb	r2, [r7, #15]
 8002da8:	79bb      	ldrb	r3, [r7, #6]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 f80b 	bl	8002dca <Write4Bits>
  Write4Bits((lownib)|mode);
 8002db4:	7bba      	ldrb	r2, [r7, #14]
 8002db6:	79bb      	ldrb	r3, [r7, #6]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f000 f804 	bl	8002dca <Write4Bits>
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f000 f808 	bl	8002dec <ExpanderWrite>
  PulseEnable(value);
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f000 f820 	bl	8002e24 <PulseEnable>
}
 8002de4:	bf00      	nop
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	4603      	mov	r3, r0
 8002df4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8002df6:	4b09      	ldr	r3, [pc, #36]	@ (8002e1c <ExpanderWrite+0x30>)
 8002df8:	781a      	ldrb	r2, [r3, #0]
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c3, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8002e02:	f107 020f 	add.w	r2, r7, #15
 8002e06:	230a      	movs	r3, #10
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	214e      	movs	r1, #78	@ 0x4e
 8002e0e:	4804      	ldr	r0, [pc, #16]	@ (8002e20 <ExpanderWrite+0x34>)
 8002e10:	f005 fad4 	bl	80083bc <HAL_I2C_Master_Transmit>
}
 8002e14:	bf00      	nop
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	2000034e 	.word	0x2000034e
 8002e20:	20000450 	.word	0x20000450

08002e24 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff ffd8 	bl	8002dec <ExpanderWrite>
  DelayUS(20);
 8002e3c:	2014      	movs	r0, #20
 8002e3e:	f000 f839 	bl	8002eb4 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8002e42:	79fb      	ldrb	r3, [r7, #7]
 8002e44:	f023 0304 	bic.w	r3, r3, #4
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff ffce 	bl	8002dec <ExpanderWrite>
  DelayUS(20);
 8002e50:	2014      	movs	r0, #20
 8002e52:	f000 f82f 	bl	8002eb4 <DelayUS>
}
 8002e56:	bf00      	nop
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
	...

08002e60 <DelayInit>:

static void DelayInit(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <DelayInit+0x4c>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	4a10      	ldr	r2, [pc, #64]	@ (8002eac <DelayInit+0x4c>)
 8002e6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e6e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8002e70:	4b0e      	ldr	r3, [pc, #56]	@ (8002eac <DelayInit+0x4c>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	4a0d      	ldr	r2, [pc, #52]	@ (8002eac <DelayInit+0x4c>)
 8002e76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e7a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb0 <DelayInit+0x50>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb0 <DelayInit+0x50>)
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002e88:	4b09      	ldr	r3, [pc, #36]	@ (8002eb0 <DelayInit+0x50>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a08      	ldr	r2, [pc, #32]	@ (8002eb0 <DelayInit+0x50>)
 8002e8e:	f043 0301 	orr.w	r3, r3, #1
 8002e92:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <DelayInit+0x50>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8002e9a:	bf00      	nop
  __ASM volatile ("NOP");
 8002e9c:	bf00      	nop
  __ASM volatile ("NOP");
 8002e9e:	bf00      	nop
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	e000edf0 	.word	0xe000edf0
 8002eb0:	e0001000 	.word	0xe0001000

08002eb4 <DelayUS>:

static void DelayUS(uint32_t us) {
 8002eb4:	b480      	push	{r7}
 8002eb6:	b087      	sub	sp, #28
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8002ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef8 <DelayUS+0x44>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a0e      	ldr	r2, [pc, #56]	@ (8002efc <DelayUS+0x48>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	0c9a      	lsrs	r2, r3, #18
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	fb02 f303 	mul.w	r3, r2, r3
 8002ece:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8002ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8002f00 <DelayUS+0x4c>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8002ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8002f00 <DelayUS+0x4c>)
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d8f6      	bhi.n	8002ed6 <DelayUS+0x22>
}
 8002ee8:	bf00      	nop
 8002eea:	bf00      	nop
 8002eec:	371c      	adds	r7, #28
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	200000f0 	.word	0x200000f0
 8002efc:	431bde83 	.word	0x431bde83
 8002f00:	e0001000 	.word	0xe0001000

08002f04 <__NVIC_SystemReset>:
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002f08:	f3bf 8f4f 	dsb	sy
}
 8002f0c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002f0e:	4b06      	ldr	r3, [pc, #24]	@ (8002f28 <__NVIC_SystemReset+0x24>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002f16:	4904      	ldr	r1, [pc, #16]	@ (8002f28 <__NVIC_SystemReset+0x24>)
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <__NVIC_SystemReset+0x28>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002f1e:	f3bf 8f4f 	dsb	sy
}
 8002f22:	bf00      	nop
    __NOP();
 8002f24:	bf00      	nop
 8002f26:	e7fd      	b.n	8002f24 <__NVIC_SystemReset+0x20>
 8002f28:	e000ed00 	.word	0xe000ed00
 8002f2c:	05fa0004 	.word	0x05fa0004

08002f30 <HAL_TIM_PeriodElapsedCallback>:
volatile uint32_t can1_rx_success = 0;   // số gói nhận thành công



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a05      	ldr	r2, [pc, #20]	@ (8002f54 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d102      	bne.n	8002f48 <HAL_TIM_PeriodElapsedCallback+0x18>
        timer10ms_flag = 1;
 8002f42:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	701a      	strb	r2, [r3, #0]
    }
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	40001400 	.word	0x40001400
 8002f58:	200007e4 	.word	0x200007e4

08002f5c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002f5c:	b590      	push	{r4, r7, lr}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
    static uint32_t idx = 0;
    ADC_SAMPLES[idx++] = HAL_ADC_GetValue(hadc);
 8002f64:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <HAL_ADC_ConvCpltCallback+0x50>)
 8002f66:	681c      	ldr	r4, [r3, #0]
 8002f68:	1c63      	adds	r3, r4, #1
 8002f6a:	4a10      	ldr	r2, [pc, #64]	@ (8002fac <HAL_ADC_ConvCpltCallback+0x50>)
 8002f6c:	6013      	str	r3, [r2, #0]
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f002 ff45 	bl	8005dfe <HAL_ADC_GetValue>
 8002f74:	4603      	mov	r3, r0
 8002f76:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb0 <HAL_ADC_ConvCpltCallback+0x54>)
 8002f78:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

    if (idx < NUM_SAMPLES) {
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <HAL_ADC_ConvCpltCallback+0x50>)
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <HAL_ADC_ConvCpltCallback+0x58>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d203      	bcs.n	8002f90 <HAL_ADC_ConvCpltCallback+0x34>
        HAL_ADC_Start_IT(hadc);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f002 fd0d 	bl	80059a8 <HAL_ADC_Start_IT>
    } else {
        HAL_ADC_Stop_IT(hadc);
        mq135_done = 1;
        idx = 0;
    }
}
 8002f8e:	e008      	b.n	8002fa2 <HAL_ADC_ConvCpltCallback+0x46>
        HAL_ADC_Stop_IT(hadc);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f002 fde7 	bl	8005b64 <HAL_ADC_Stop_IT>
        mq135_done = 1;
 8002f96:	4b08      	ldr	r3, [pc, #32]	@ (8002fb8 <HAL_ADC_ConvCpltCallback+0x5c>)
 8002f98:	2201      	movs	r2, #1
 8002f9a:	701a      	strb	r2, [r3, #0]
        idx = 0;
 8002f9c:	4b03      	ldr	r3, [pc, #12]	@ (8002fac <HAL_ADC_ConvCpltCallback+0x50>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd90      	pop	{r4, r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20001798 	.word	0x20001798
 8002fb0:	200007e8 	.word	0x200007e8
 8002fb4:	20001788 	.word	0x20001788
 8002fb8:	2000178c 	.word	0x2000178c

08002fbc <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a06      	ldr	r2, [pc, #24]	@ (8002fe4 <HAL_CAN_TxMailbox0CompleteCallback+0x28>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d104      	bne.n	8002fd8 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>
        can1_tx_success++;
 8002fce:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	4a04      	ldr	r2, [pc, #16]	@ (8002fe8 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8002fd6:	6013      	str	r3, [r2, #0]
    }
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	40006400 	.word	0x40006400
 8002fe8:	20001790 	.word	0x20001790

08002fec <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a06      	ldr	r2, [pc, #24]	@ (8003014 <HAL_CAN_TxMailbox1CompleteCallback+0x28>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d104      	bne.n	8003008 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>
        can1_tx_success++;
 8002ffe:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	3301      	adds	r3, #1
 8003004:	4a04      	ldr	r2, [pc, #16]	@ (8003018 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8003006:	6013      	str	r3, [r2, #0]
    }
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	40006400 	.word	0x40006400
 8003018:	20001790 	.word	0x20001790

0800301c <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN1) {
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a06      	ldr	r2, [pc, #24]	@ (8003044 <HAL_CAN_TxMailbox2CompleteCallback+0x28>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d104      	bne.n	8003038 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>
        can1_tx_success++;
 800302e:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	3301      	adds	r3, #1
 8003034:	4a04      	ldr	r2, [pc, #16]	@ (8003048 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8003036:	6013      	str	r3, [r2, #0]
    }
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	40006400 	.word	0x40006400
 8003048:	20001790 	.word	0x20001790

0800304c <HAL_CAN_ErrorCallback>:

static uint8_t can_recover_attempts = 0;

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 800304c:	b5b0      	push	{r4, r5, r7, lr}
 800304e:	b0ac      	sub	sp, #176	@ 0xb0
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
    uint32_t err = hcan->ErrorCode;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003058:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    if (err == HAL_CAN_ERROR_NONE) return;
 800305c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80d9 	beq.w	8003218 <HAL_CAN_ErrorCallback+0x1cc>

    char msg[128];
    sprintf(msg, "⚠️ CAN Error: 0x%08lX\r\n", err);
 8003066:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800306a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800306e:	496c      	ldr	r1, [pc, #432]	@ (8003220 <HAL_CAN_ErrorCallback+0x1d4>)
 8003070:	4618      	mov	r0, r3
 8003072:	f00b fd2b 	bl	800eacc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003076:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800307a:	4618      	mov	r0, r3
 800307c:	f7fd f8f8 	bl	8000270 <strlen>
 8003080:	4603      	mov	r3, r0
 8003082:	b29a      	uxth	r2, r3
 8003084:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8003088:	f04f 33ff 	mov.w	r3, #4294967295
 800308c:	4865      	ldr	r0, [pc, #404]	@ (8003224 <HAL_CAN_ErrorCallback+0x1d8>)
 800308e:	f009 ff97 	bl	800cfc0 <HAL_UART_Transmit>

    // --- Nhóm lỗi nghiêm trọng cần reset CAN ---
    if (err & (HAL_CAN_ERROR_BOF |
 8003092:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003096:	4b64      	ldr	r3, [pc, #400]	@ (8003228 <HAL_CAN_ErrorCallback+0x1dc>)
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d04f      	beq.n	800313e <HAL_CAN_ErrorCallback+0xf2>
               HAL_CAN_ERROR_ACK |
               HAL_CAN_ERROR_TX_TERR0 | HAL_CAN_ERROR_TX_TERR1 | HAL_CAN_ERROR_TX_TERR2 |
               HAL_CAN_ERROR_RX_FOV0 | HAL_CAN_ERROR_RX_FOV1))
    {
        can_recover_attempts++;
 800309e:	4b63      	ldr	r3, [pc, #396]	@ (800322c <HAL_CAN_ErrorCallback+0x1e0>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	3301      	adds	r3, #1
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4b61      	ldr	r3, [pc, #388]	@ (800322c <HAL_CAN_ErrorCallback+0x1e0>)
 80030a8:	701a      	strb	r2, [r3, #0]

        HAL_CAN_Stop(hcan);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f003 fb30 	bl	8006710 <HAL_CAN_Stop>
        HAL_CAN_DeInit(hcan);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f003 f9e8 	bl	8006486 <HAL_CAN_DeInit>
        HAL_CAN_Init(hcan);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f003 f8ea 	bl	8006290 <HAL_CAN_Init>
        HAL_CAN_Start(hcan);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f003 fae3 	bl	8006688 <HAL_CAN_Start>

        HAL_CAN_ConfigFilter(hcan, &canfilterconfig);
 80030c2:	495b      	ldr	r1, [pc, #364]	@ (8003230 <HAL_CAN_ErrorCallback+0x1e4>)
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f003 fa01 	bl	80064cc <HAL_CAN_ConfigFilter>
        HAL_CAN_ActivateNotification(hcan,
 80030ca:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f003 fdfb 	bl	8006cca <HAL_CAN_ActivateNotification>
            CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE |
            CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR);

        sprintf(msg, "🔄 CAN recovered, attempt %d\r\n", can_recover_attempts);
 80030d4:	4b55      	ldr	r3, [pc, #340]	@ (800322c <HAL_CAN_ErrorCallback+0x1e0>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030de:	4955      	ldr	r1, [pc, #340]	@ (8003234 <HAL_CAN_ErrorCallback+0x1e8>)
 80030e0:	4618      	mov	r0, r3
 80030e2:	f00b fcf3 	bl	800eacc <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80030e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd f8c0 	bl	8000270 <strlen>
 80030f0:	4603      	mov	r3, r0
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80030f8:	f04f 33ff 	mov.w	r3, #4294967295
 80030fc:	4849      	ldr	r0, [pc, #292]	@ (8003224 <HAL_CAN_ErrorCallback+0x1d8>)
 80030fe:	f009 ff5f 	bl	800cfc0 <HAL_UART_Transmit>

        if (can_recover_attempts >= 3) {
 8003102:	4b4a      	ldr	r3, [pc, #296]	@ (800322c <HAL_CAN_ErrorCallback+0x1e0>)
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d919      	bls.n	800313e <HAL_CAN_ErrorCallback+0xf2>
            char resetmsg[] = "❌ CAN stuck, resetting MCU...\r\n";
 800310a:	4b4b      	ldr	r3, [pc, #300]	@ (8003238 <HAL_CAN_ErrorCallback+0x1ec>)
 800310c:	f107 0408 	add.w	r4, r7, #8
 8003110:	461d      	mov	r5, r3
 8003112:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003114:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003116:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003118:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800311a:	682b      	ldr	r3, [r5, #0]
 800311c:	8023      	strh	r3, [r4, #0]
            HAL_UART_Transmit(&huart1, (uint8_t*)resetmsg, strlen(resetmsg), HAL_MAX_DELAY);
 800311e:	f107 0308 	add.w	r3, r7, #8
 8003122:	4618      	mov	r0, r3
 8003124:	f7fd f8a4 	bl	8000270 <strlen>
 8003128:	4603      	mov	r3, r0
 800312a:	b29a      	uxth	r2, r3
 800312c:	f107 0108 	add.w	r1, r7, #8
 8003130:	f04f 33ff 	mov.w	r3, #4294967295
 8003134:	483b      	ldr	r0, [pc, #236]	@ (8003224 <HAL_CAN_ErrorCallback+0x1d8>)
 8003136:	f009 ff43 	bl	800cfc0 <HAL_UART_Transmit>
            NVIC_SystemReset();
 800313a:	f7ff fee3 	bl	8002f04 <__NVIC_SystemReset>
        }
    }

    // --- Các lỗi nhẹ: chỉ log ---
    if (err & HAL_CAN_ERROR_EWG)  printf("CAN Warning Error\r\n");
 800313e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d002      	beq.n	8003150 <HAL_CAN_ErrorCallback+0x104>
 800314a:	483c      	ldr	r0, [pc, #240]	@ (800323c <HAL_CAN_ErrorCallback+0x1f0>)
 800314c:	f00b fc80 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_EPV)  printf("CAN Passive Error\r\n");
 8003150:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b00      	cmp	r3, #0
 800315a:	d002      	beq.n	8003162 <HAL_CAN_ErrorCallback+0x116>
 800315c:	4838      	ldr	r0, [pc, #224]	@ (8003240 <HAL_CAN_ErrorCallback+0x1f4>)
 800315e:	f00b fc77 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_STF)  printf("CAN Stuff Error\r\n");
 8003162:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d002      	beq.n	8003174 <HAL_CAN_ErrorCallback+0x128>
 800316e:	4835      	ldr	r0, [pc, #212]	@ (8003244 <HAL_CAN_ErrorCallback+0x1f8>)
 8003170:	f00b fc6e 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_FOR)  printf("CAN Form Error\r\n");
 8003174:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003178:	f003 0310 	and.w	r3, r3, #16
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <HAL_CAN_ErrorCallback+0x13a>
 8003180:	4831      	ldr	r0, [pc, #196]	@ (8003248 <HAL_CAN_ErrorCallback+0x1fc>)
 8003182:	f00b fc65 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_BR)   printf("CAN Bit Recessive Error\r\n");
 8003186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800318a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <HAL_CAN_ErrorCallback+0x14c>
 8003192:	482e      	ldr	r0, [pc, #184]	@ (800324c <HAL_CAN_ErrorCallback+0x200>)
 8003194:	f00b fc5c 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_BD)   printf("CAN Bit Dominant Error\r\n");
 8003198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800319c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <HAL_CAN_ErrorCallback+0x15e>
 80031a4:	482a      	ldr	r0, [pc, #168]	@ (8003250 <HAL_CAN_ErrorCallback+0x204>)
 80031a6:	f00b fc53 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_CRC)  printf("CAN CRC Error\r\n");
 80031aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d002      	beq.n	80031bc <HAL_CAN_ErrorCallback+0x170>
 80031b6:	4827      	ldr	r0, [pc, #156]	@ (8003254 <HAL_CAN_ErrorCallback+0x208>)
 80031b8:	f00b fc4a 	bl	800ea50 <puts>

    // --- Timeout & init errors ---
    if (err & HAL_CAN_ERROR_TIMEOUT)        printf("CAN Timeout Error\r\n");
 80031bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <HAL_CAN_ErrorCallback+0x182>
 80031c8:	4823      	ldr	r0, [pc, #140]	@ (8003258 <HAL_CAN_ErrorCallback+0x20c>)
 80031ca:	f00b fc41 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_NOT_INITIALIZED)printf("CAN Not Init Error\r\n");
 80031ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <HAL_CAN_ErrorCallback+0x194>
 80031da:	4820      	ldr	r0, [pc, #128]	@ (800325c <HAL_CAN_ErrorCallback+0x210>)
 80031dc:	f00b fc38 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_NOT_READY)      printf("CAN Not Ready Error\r\n");
 80031e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d002      	beq.n	80031f2 <HAL_CAN_ErrorCallback+0x1a6>
 80031ec:	481c      	ldr	r0, [pc, #112]	@ (8003260 <HAL_CAN_ErrorCallback+0x214>)
 80031ee:	f00b fc2f 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_NOT_STARTED)    printf("CAN Not Started Error\r\n");
 80031f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <HAL_CAN_ErrorCallback+0x1b8>
 80031fe:	4819      	ldr	r0, [pc, #100]	@ (8003264 <HAL_CAN_ErrorCallback+0x218>)
 8003200:	f00b fc26 	bl	800ea50 <puts>
    if (err & HAL_CAN_ERROR_PARAM)          printf("CAN Parameter Error\r\n");
 8003204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d004      	beq.n	800321a <HAL_CAN_ErrorCallback+0x1ce>
 8003210:	4815      	ldr	r0, [pc, #84]	@ (8003268 <HAL_CAN_ErrorCallback+0x21c>)
 8003212:	f00b fc1d 	bl	800ea50 <puts>
 8003216:	e000      	b.n	800321a <HAL_CAN_ErrorCallback+0x1ce>
    if (err == HAL_CAN_ERROR_NONE) return;
 8003218:	bf00      	nop
}
 800321a:	37b0      	adds	r7, #176	@ 0xb0
 800321c:	46bd      	mov	sp, r7
 800321e:	bdb0      	pop	{r4, r5, r7, pc}
 8003220:	08011ed8 	.word	0x08011ed8
 8003224:	200006f4 	.word	0x200006f4
 8003228:	00015624 	.word	0x00015624
 800322c:	20001794 	.word	0x20001794
 8003230:	2000073c 	.word	0x2000073c
 8003234:	08011ef4 	.word	0x08011ef4
 8003238:	08012018 	.word	0x08012018
 800323c:	08011f18 	.word	0x08011f18
 8003240:	08011f2c 	.word	0x08011f2c
 8003244:	08011f40 	.word	0x08011f40
 8003248:	08011f54 	.word	0x08011f54
 800324c:	08011f64 	.word	0x08011f64
 8003250:	08011f80 	.word	0x08011f80
 8003254:	08011f98 	.word	0x08011f98
 8003258:	08011fa8 	.word	0x08011fa8
 800325c:	08011fbc 	.word	0x08011fbc
 8003260:	08011fd0 	.word	0x08011fd0
 8003264:	08011fe8 	.word	0x08011fe8
 8003268:	08012000 	.word	0x08012000

0800326c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b092      	sub	sp, #72	@ 0x48
 8003270:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003272:	f002 fabf 	bl	80057f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003276:	f000 f8a1 	bl	80033bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800327a:	f000 fd9d 	bl	8003db8 <MX_GPIO_Init>
  MX_DMA_Init();
 800327e:	f000 fd7b 	bl	8003d78 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003282:	f000 fd4f 	bl	8003d24 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8003286:	f000 fa23 	bl	80036d0 <MX_SPI2_Init>
  MX_ADC1_Init();
 800328a:	f000 f901 	bl	8003490 <MX_ADC1_Init>
  MX_CAN1_Init();
 800328e:	f000 f951 	bl	8003534 <MX_CAN1_Init>
  MX_CRC_Init();
 8003292:	f000 f9db 	bl	800364c <MX_CRC_Init>
  MX_TIM8_Init();
 8003296:	f000 fcd1 	bl	8003c3c <MX_TIM8_Init>
  MX_CAN2_Init();
 800329a:	f000 f9a1 	bl	80035e0 <MX_CAN2_Init>
  MX_I2C3_Init();
 800329e:	f000 f9e9 	bl	8003674 <MX_I2C3_Init>
  MX_TIM1_Init();
 80032a2:	f000 fa4b 	bl	800373c <MX_TIM1_Init>
  MX_TIM2_Init();
 80032a6:	f000 fb0d 	bl	80038c4 <MX_TIM2_Init>
  MX_TIM4_Init();
 80032aa:	f000 fbeb 	bl	8003a84 <MX_TIM4_Init>
  MX_TIM6_Init();
 80032ae:	f000 fc59 	bl	8003b64 <MX_TIM6_Init>
  MX_TIM3_Init();
 80032b2:	f000 fb77 	bl	80039a4 <MX_TIM3_Init>
  MX_TIM7_Init();
 80032b6:	f000 fc8b 	bl	8003bd0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 80032ba:	f7fe ffbf 	bl	800223c <MFRC522_Init>
  BNO055_Init();
 80032be:	f7fe fabb 	bl	8001838 <BNO055_Init>
  HD44780_Init(2);       // LCD 2 dòng
 80032c2:	2002      	movs	r0, #2
 80032c4:	f7ff fc5e 	bl	8002b84 <HD44780_Init>
  HD44780_Backlight();   // Bật đèn nền
 80032c8:	f7ff fd36 	bl	8002d38 <HD44780_Backlight>
  MQ135_Config(&mq135, &hadc1);
 80032cc:	492f      	ldr	r1, [pc, #188]	@ (800338c <main+0x120>)
 80032ce:	4830      	ldr	r0, [pc, #192]	@ (8003390 <main+0x124>)
 80032d0:	f7fe fd7c 	bl	8001dcc <MQ135_Config>
  HAL_CAN_Start(&hcan1);
 80032d4:	482f      	ldr	r0, [pc, #188]	@ (8003394 <main+0x128>)
 80032d6:	f003 f9d7 	bl	8006688 <HAL_CAN_Start>
//  HAL_CAN_Start(&hcan2);
  CAN_DebugStatus();
 80032da:	f7fe fcd1 	bl	8001c80 <CAN_DebugStatus>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80032de:	492e      	ldr	r1, [pc, #184]	@ (8003398 <main+0x12c>)
 80032e0:	482c      	ldr	r0, [pc, #176]	@ (8003394 <main+0x128>)
 80032e2:	f003 f8f3 	bl	80064cc <HAL_CAN_ConfigFilter>
//  HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig);
	    // Cấu hình và hiệu chuẩn MQ135
	    MQ135_Config(&mq135, &hadc1);
 80032e6:	4929      	ldr	r1, [pc, #164]	@ (800338c <main+0x120>)
 80032e8:	4829      	ldr	r0, [pc, #164]	@ (8003390 <main+0x124>)
 80032ea:	f7fe fd6f 	bl	8001dcc <MQ135_Config>
	    MQ135_CalibrateRo(&mq135, 25.0f, 50.0f);  // không khí sạch giả lập
 80032ee:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 800339c <main+0x130>
 80032f2:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80032f6:	4826      	ldr	r0, [pc, #152]	@ (8003390 <main+0x124>)
 80032f8:	f7fe fe6e 	bl	8001fd8 <MQ135_CalibrateRo>
// // Activate the notification
//  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
	    HAL_CAN_ActivateNotification(&hcan1,
 80032fc:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8003300:	4824      	ldr	r0, [pc, #144]	@ (8003394 <main+0x128>)
 8003302:	f003 fce2 	bl	8006cca <HAL_CAN_ActivateNotification>
	        CAN_IT_BUSOFF |
	        CAN_IT_LAST_ERROR_CODE |
	        CAN_IT_ERROR);
//  DisplayTopicMenuUART();
//  Send_All_SensorData_CAN();//  checkRFIDAndControlRelay();
	    HAL_TIM_Base_Start_IT(&htim7);
 8003306:	4826      	ldr	r0, [pc, #152]	@ (80033a0 <main+0x134>)
 8003308:	f008 fa78 	bl	800b7fc <HAL_TIM_Base_Start_IT>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // PA2 = 0 → Relay đỏ kích → NC ngắt → Đèn đỏ tắt
 800330c:	2200      	movs	r2, #0
 800330e:	2104      	movs	r1, #4
 8003310:	4824      	ldr	r0, [pc, #144]	@ (80033a4 <main+0x138>)
 8003312:	f004 feb1 	bl	8008078 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   // PA3 = 1 → Relay xanh không kích → Đèn xanh sáng
 8003316:	2201      	movs	r2, #1
 8003318:	2108      	movs	r1, #8
 800331a:	4822      	ldr	r0, [pc, #136]	@ (80033a4 <main+0x138>)
 800331c:	f004 feac 	bl	8008078 <HAL_GPIO_WritePin>
         Send_All_SensorData_CAN();
 8003320:	f7ff fa3a 	bl	8002798 <Send_All_SensorData_CAN>
         Process_Ultrasonic_And_Control_Relay();
 8003324:	f7ff fb5a 	bl	80029dc <Process_Ultrasonic_And_Control_Relay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  BNO055_CheckAndRecover();
 8003328:	f7ff f916 	bl	8002558 <BNO055_CheckAndRecover>
//	  HandleUARTChoice();
	  	Send_All_SensorData_CAN();
 800332c:	f7ff fa34 	bl	8002798 <Send_All_SensorData_CAN>
	    Process_Ultrasonic_And_Control_Relay();
 8003330:	f7ff fb54 	bl	80029dc <Process_Ultrasonic_And_Control_Relay>
//	  }

//	        BNO055_SendEulerCAN();


	    if (HAL_GetTick() - last_tick_can_stat >= 1000) {
 8003334:	f002 fac4 	bl	80058c0 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	4b1b      	ldr	r3, [pc, #108]	@ (80033a8 <main+0x13c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003344:	d3f0      	bcc.n	8003328 <main+0xbc>
	           char msg[64];
	           snprintf(msg, sizeof(msg), "\r\nCAN TX/s: %lu | RX/s: %lu\r\n", can_tx_count, can_rx_count);
 8003346:	4b19      	ldr	r3, [pc, #100]	@ (80033ac <main+0x140>)
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	4b19      	ldr	r3, [pc, #100]	@ (80033b0 <main+0x144>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4638      	mov	r0, r7
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	4613      	mov	r3, r2
 8003354:	4a17      	ldr	r2, [pc, #92]	@ (80033b4 <main+0x148>)
 8003356:	2140      	movs	r1, #64	@ 0x40
 8003358:	f00b fb82 	bl	800ea60 <sniprintf>
	           HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800335c:	463b      	mov	r3, r7
 800335e:	4618      	mov	r0, r3
 8003360:	f7fc ff86 	bl	8000270 <strlen>
 8003364:	4603      	mov	r3, r0
 8003366:	b29a      	uxth	r2, r3
 8003368:	4639      	mov	r1, r7
 800336a:	f04f 33ff 	mov.w	r3, #4294967295
 800336e:	4812      	ldr	r0, [pc, #72]	@ (80033b8 <main+0x14c>)
 8003370:	f009 fe26 	bl	800cfc0 <HAL_UART_Transmit>

	           can_tx_count = 0;
 8003374:	4b0d      	ldr	r3, [pc, #52]	@ (80033ac <main+0x140>)
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
	           can_rx_count = 0;
 800337a:	4b0d      	ldr	r3, [pc, #52]	@ (80033b0 <main+0x144>)
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
	           last_tick_can_stat = HAL_GetTick();
 8003380:	f002 fa9e 	bl	80058c0 <HAL_GetTick>
 8003384:	4603      	mov	r3, r0
 8003386:	4a08      	ldr	r2, [pc, #32]	@ (80033a8 <main+0x13c>)
 8003388:	6013      	str	r3, [r2, #0]
	  BNO055_CheckAndRecover();
 800338a:	e7cd      	b.n	8003328 <main+0xbc>
 800338c:	20000350 	.word	0x20000350
 8003390:	20000778 	.word	0x20000778
 8003394:	200003f8 	.word	0x200003f8
 8003398:	2000073c 	.word	0x2000073c
 800339c:	42480000 	.word	0x42480000
 80033a0:	20000664 	.word	0x20000664
 80033a4:	40020000 	.word	0x40020000
 80033a8:	200007e0 	.word	0x200007e0
 80033ac:	200007d8 	.word	0x200007d8
 80033b0:	200007dc 	.word	0x200007dc
 80033b4:	0801203c 	.word	0x0801203c
 80033b8:	200006f4 	.word	0x200006f4

080033bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b094      	sub	sp, #80	@ 0x50
 80033c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033c2:	f107 0320 	add.w	r3, r7, #32
 80033c6:	2230      	movs	r2, #48	@ 0x30
 80033c8:	2100      	movs	r1, #0
 80033ca:	4618      	mov	r0, r3
 80033cc:	f00b fc88 	bl	800ece0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033d0:	f107 030c 	add.w	r3, r7, #12
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	605a      	str	r2, [r3, #4]
 80033da:	609a      	str	r2, [r3, #8]
 80033dc:	60da      	str	r2, [r3, #12]
 80033de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033e0:	2300      	movs	r3, #0
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	4b28      	ldr	r3, [pc, #160]	@ (8003488 <SystemClock_Config+0xcc>)
 80033e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e8:	4a27      	ldr	r2, [pc, #156]	@ (8003488 <SystemClock_Config+0xcc>)
 80033ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80033f0:	4b25      	ldr	r3, [pc, #148]	@ (8003488 <SystemClock_Config+0xcc>)
 80033f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f8:	60bb      	str	r3, [r7, #8]
 80033fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033fc:	2300      	movs	r3, #0
 80033fe:	607b      	str	r3, [r7, #4]
 8003400:	4b22      	ldr	r3, [pc, #136]	@ (800348c <SystemClock_Config+0xd0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a21      	ldr	r2, [pc, #132]	@ (800348c <SystemClock_Config+0xd0>)
 8003406:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800340a:	6013      	str	r3, [r2, #0]
 800340c:	4b1f      	ldr	r3, [pc, #124]	@ (800348c <SystemClock_Config+0xd0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003414:	607b      	str	r3, [r7, #4]
 8003416:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003418:	2301      	movs	r3, #1
 800341a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800341c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003420:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003422:	2302      	movs	r3, #2
 8003424:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003426:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800342a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800342c:	2304      	movs	r3, #4
 800342e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003430:	23a8      	movs	r3, #168	@ 0xa8
 8003432:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003434:	2302      	movs	r3, #2
 8003436:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003438:	2304      	movs	r3, #4
 800343a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800343c:	f107 0320 	add.w	r3, r7, #32
 8003440:	4618      	mov	r0, r3
 8003442:	f007 f955 	bl	800a6f0 <HAL_RCC_OscConfig>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800344c:	f000 fda4 	bl	8003f98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003450:	230f      	movs	r3, #15
 8003452:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003454:	2302      	movs	r3, #2
 8003456:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800345c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003460:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003462:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003466:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003468:	f107 030c 	add.w	r3, r7, #12
 800346c:	2105      	movs	r1, #5
 800346e:	4618      	mov	r0, r3
 8003470:	f007 fbb6 	bl	800abe0 <HAL_RCC_ClockConfig>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800347a:	f000 fd8d 	bl	8003f98 <Error_Handler>
  }
}
 800347e:	bf00      	nop
 8003480:	3750      	adds	r7, #80	@ 0x50
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40023800 	.word	0x40023800
 800348c:	40007000 	.word	0x40007000

08003490 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003496:	463b      	mov	r3, r7
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80034a2:	4b21      	ldr	r3, [pc, #132]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034a4:	4a21      	ldr	r2, [pc, #132]	@ (800352c <MX_ADC1_Init+0x9c>)
 80034a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80034a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80034ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80034b4:	4b1c      	ldr	r3, [pc, #112]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034b6:	2204      	movs	r2, #4
 80034b8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80034ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034bc:	2200      	movs	r2, #0
 80034be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80034c0:	4b19      	ldr	r3, [pc, #100]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80034c8:	4b17      	ldr	r3, [pc, #92]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034ce:	4b16      	ldr	r3, [pc, #88]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034d0:	4a17      	ldr	r2, [pc, #92]	@ (8003530 <MX_ADC1_Init+0xa0>)
 80034d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034d4:	4b14      	ldr	r3, [pc, #80]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80034da:	4b13      	ldr	r3, [pc, #76]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034dc:	2201      	movs	r2, #1
 80034de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80034e0:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80034ee:	480e      	ldr	r0, [pc, #56]	@ (8003528 <MX_ADC1_Init+0x98>)
 80034f0:	f002 fa16 	bl	8005920 <HAL_ADC_Init>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80034fa:	f000 fd4d 	bl	8003f98 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80034fe:	2300      	movs	r3, #0
 8003500:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003502:	2301      	movs	r3, #1
 8003504:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8003506:	2301      	movs	r3, #1
 8003508:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800350a:	463b      	mov	r3, r7
 800350c:	4619      	mov	r1, r3
 800350e:	4806      	ldr	r0, [pc, #24]	@ (8003528 <MX_ADC1_Init+0x98>)
 8003510:	f002 fc96 	bl	8005e40 <HAL_ADC_ConfigChannel>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800351a:	f000 fd3d 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800351e:	bf00      	nop
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20000350 	.word	0x20000350
 800352c:	40012000 	.word	0x40012000
 8003530:	0f000001 	.word	0x0f000001

08003534 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003538:	4b26      	ldr	r3, [pc, #152]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 800353a:	4a27      	ldr	r2, [pc, #156]	@ (80035d8 <MX_CAN1_Init+0xa4>)
 800353c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 800353e:	4b25      	ldr	r3, [pc, #148]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003540:	2203      	movs	r2, #3
 8003542:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003544:	4b23      	ldr	r3, [pc, #140]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003546:	2200      	movs	r2, #0
 8003548:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800354a:	4b22      	ldr	r3, [pc, #136]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 800354c:	2200      	movs	r2, #0
 800354e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8003550:	4b20      	ldr	r3, [pc, #128]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003552:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8003556:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003558:	4b1e      	ldr	r3, [pc, #120]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 800355a:	2200      	movs	r2, #0
 800355c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800355e:	4b1d      	ldr	r3, [pc, #116]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003560:	2200      	movs	r2, #0
 8003562:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8003564:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003566:	2204      	movs	r2, #4
 8003568:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 800356a:	4b1a      	ldr	r3, [pc, #104]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 800356c:	2204      	movs	r2, #4
 800356e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003570:	4b18      	ldr	r3, [pc, #96]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003572:	2204      	movs	r2, #4
 8003574:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003576:	4b17      	ldr	r3, [pc, #92]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003578:	2200      	movs	r2, #0
 800357a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800357c:	4b15      	ldr	r3, [pc, #84]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 800357e:	2200      	movs	r2, #0
 8003580:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8003582:	4814      	ldr	r0, [pc, #80]	@ (80035d4 <MX_CAN1_Init+0xa0>)
 8003584:	f002 fe84 	bl	8006290 <HAL_CAN_Init>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800358e:	f000 fd03 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8003592:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <MX_CAN1_Init+0xa8>)
 8003594:	2201      	movs	r2, #1
 8003596:	621a      	str	r2, [r3, #32]
	canfilterconfig.FilterBank = 14;  // hoặc bank khác chưa dùng
 8003598:	4b10      	ldr	r3, [pc, #64]	@ (80035dc <MX_CAN1_Init+0xa8>)
 800359a:	220e      	movs	r2, #14
 800359c:	615a      	str	r2, [r3, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800359e:	4b0f      	ldr	r3, [pc, #60]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	611a      	str	r2, [r3, #16]
	canfilterconfig.FilterIdHigh = 0x0000;       // 0x100 << 5 = 0x0800
 80035a4:	4b0d      	ldr	r3, [pc, #52]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]
	canfilterconfig.FilterIdLow = 0x0000;            // Không cần dùng
 80035aa:	4b0c      	ldr	r3, [pc, #48]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	605a      	str	r2, [r3, #4]
	canfilterconfig.FilterMaskIdHigh = 0x0000;   // 0x7FF << 5 = 0xFFE0
 80035b0:	4b0a      	ldr	r3, [pc, #40]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	609a      	str	r2, [r3, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 80035b6:	4b09      	ldr	r3, [pc, #36]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	60da      	str	r2, [r3, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80035bc:	4b07      	ldr	r3, [pc, #28]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035be:	2200      	movs	r2, #0
 80035c0:	619a      	str	r2, [r3, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80035c2:	4b06      	ldr	r3, [pc, #24]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	61da      	str	r2, [r3, #28]
	canfilterconfig.SlaveStartFilterBank =0;
 80035c8:	4b04      	ldr	r3, [pc, #16]	@ (80035dc <MX_CAN1_Init+0xa8>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	625a      	str	r2, [r3, #36]	@ 0x24
  /* USER CODE END CAN1_Init 2 */

}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	200003f8 	.word	0x200003f8
 80035d8:	40006400 	.word	0x40006400
 80035dc:	2000073c 	.word	0x2000073c

080035e0 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80035e4:	4b17      	ldr	r3, [pc, #92]	@ (8003644 <MX_CAN2_Init+0x64>)
 80035e6:	4a18      	ldr	r2, [pc, #96]	@ (8003648 <MX_CAN2_Init+0x68>)
 80035e8:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 80035ea:	4b16      	ldr	r3, [pc, #88]	@ (8003644 <MX_CAN2_Init+0x64>)
 80035ec:	2203      	movs	r2, #3
 80035ee:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80035f0:	4b14      	ldr	r3, [pc, #80]	@ (8003644 <MX_CAN2_Init+0x64>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80035f6:	4b13      	ldr	r3, [pc, #76]	@ (8003644 <MX_CAN2_Init+0x64>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_12TQ;
 80035fc:	4b11      	ldr	r3, [pc, #68]	@ (8003644 <MX_CAN2_Init+0x64>)
 80035fe:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8003602:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003604:	4b0f      	ldr	r3, [pc, #60]	@ (8003644 <MX_CAN2_Init+0x64>)
 8003606:	2200      	movs	r2, #0
 8003608:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = ENABLE;
 800360a:	4b0e      	ldr	r3, [pc, #56]	@ (8003644 <MX_CAN2_Init+0x64>)
 800360c:	2204      	movs	r2, #4
 800360e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8003610:	4b0c      	ldr	r3, [pc, #48]	@ (8003644 <MX_CAN2_Init+0x64>)
 8003612:	2204      	movs	r2, #4
 8003614:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 8003616:	4b0b      	ldr	r3, [pc, #44]	@ (8003644 <MX_CAN2_Init+0x64>)
 8003618:	2204      	movs	r2, #4
 800361a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 800361c:	4b09      	ldr	r3, [pc, #36]	@ (8003644 <MX_CAN2_Init+0x64>)
 800361e:	2204      	movs	r2, #4
 8003620:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8003622:	4b08      	ldr	r3, [pc, #32]	@ (8003644 <MX_CAN2_Init+0x64>)
 8003624:	2200      	movs	r2, #0
 8003626:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <MX_CAN2_Init+0x64>)
 800362a:	2204      	movs	r2, #4
 800362c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800362e:	4805      	ldr	r0, [pc, #20]	@ (8003644 <MX_CAN2_Init+0x64>)
 8003630:	f002 fe2e 	bl	8006290 <HAL_CAN_Init>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 800363a:	f000 fcad 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800363e:	bf00      	nop
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	20000420 	.word	0x20000420
 8003648:	40006800 	.word	0x40006800

0800364c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8003650:	4b06      	ldr	r3, [pc, #24]	@ (800366c <MX_CRC_Init+0x20>)
 8003652:	4a07      	ldr	r2, [pc, #28]	@ (8003670 <MX_CRC_Init+0x24>)
 8003654:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003656:	4805      	ldr	r0, [pc, #20]	@ (800366c <MX_CRC_Init+0x20>)
 8003658:	f003 fecf 	bl	80073fa <HAL_CRC_Init>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8003662:	f000 fc99 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8003666:	bf00      	nop
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	20000448 	.word	0x20000448
 8003670:	40023000 	.word	0x40023000

08003674 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003678:	4b12      	ldr	r3, [pc, #72]	@ (80036c4 <MX_I2C3_Init+0x50>)
 800367a:	4a13      	ldr	r2, [pc, #76]	@ (80036c8 <MX_I2C3_Init+0x54>)
 800367c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800367e:	4b11      	ldr	r3, [pc, #68]	@ (80036c4 <MX_I2C3_Init+0x50>)
 8003680:	4a12      	ldr	r2, [pc, #72]	@ (80036cc <MX_I2C3_Init+0x58>)
 8003682:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003684:	4b0f      	ldr	r3, [pc, #60]	@ (80036c4 <MX_I2C3_Init+0x50>)
 8003686:	2200      	movs	r2, #0
 8003688:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800368a:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <MX_I2C3_Init+0x50>)
 800368c:	2200      	movs	r2, #0
 800368e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003690:	4b0c      	ldr	r3, [pc, #48]	@ (80036c4 <MX_I2C3_Init+0x50>)
 8003692:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003696:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003698:	4b0a      	ldr	r3, [pc, #40]	@ (80036c4 <MX_I2C3_Init+0x50>)
 800369a:	2200      	movs	r2, #0
 800369c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800369e:	4b09      	ldr	r3, [pc, #36]	@ (80036c4 <MX_I2C3_Init+0x50>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036a4:	4b07      	ldr	r3, [pc, #28]	@ (80036c4 <MX_I2C3_Init+0x50>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036aa:	4b06      	ldr	r3, [pc, #24]	@ (80036c4 <MX_I2C3_Init+0x50>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80036b0:	4804      	ldr	r0, [pc, #16]	@ (80036c4 <MX_I2C3_Init+0x50>)
 80036b2:	f004 fcfb 	bl	80080ac <HAL_I2C_Init>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80036bc:	f000 fc6c 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80036c0:	bf00      	nop
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	20000450 	.word	0x20000450
 80036c8:	40005c00 	.word	0x40005c00
 80036cc:	000186a0 	.word	0x000186a0

080036d0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80036d4:	4b17      	ldr	r3, [pc, #92]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036d6:	4a18      	ldr	r2, [pc, #96]	@ (8003738 <MX_SPI2_Init+0x68>)
 80036d8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80036da:	4b16      	ldr	r3, [pc, #88]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80036e0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80036e2:	4b14      	ldr	r3, [pc, #80]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80036e8:	4b12      	ldr	r3, [pc, #72]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036ee:	4b11      	ldr	r3, [pc, #68]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80036fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <MX_SPI2_Init+0x64>)
 80036fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003700:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003702:	4b0c      	ldr	r3, [pc, #48]	@ (8003734 <MX_SPI2_Init+0x64>)
 8003704:	2238      	movs	r2, #56	@ 0x38
 8003706:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003708:	4b0a      	ldr	r3, [pc, #40]	@ (8003734 <MX_SPI2_Init+0x64>)
 800370a:	2200      	movs	r2, #0
 800370c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800370e:	4b09      	ldr	r3, [pc, #36]	@ (8003734 <MX_SPI2_Init+0x64>)
 8003710:	2200      	movs	r2, #0
 8003712:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003714:	4b07      	ldr	r3, [pc, #28]	@ (8003734 <MX_SPI2_Init+0x64>)
 8003716:	2200      	movs	r2, #0
 8003718:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800371a:	4b06      	ldr	r3, [pc, #24]	@ (8003734 <MX_SPI2_Init+0x64>)
 800371c:	220a      	movs	r2, #10
 800371e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003720:	4804      	ldr	r0, [pc, #16]	@ (8003734 <MX_SPI2_Init+0x64>)
 8003722:	f007 fc7d 	bl	800b020 <HAL_SPI_Init>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800372c:	f000 fc34 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003730:	bf00      	nop
 8003732:	bd80      	pop	{r7, pc}
 8003734:	200004a4 	.word	0x200004a4
 8003738:	40003800 	.word	0x40003800

0800373c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b09a      	sub	sp, #104	@ 0x68
 8003740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003742:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003746:	2200      	movs	r2, #0
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	605a      	str	r2, [r3, #4]
 800374c:	609a      	str	r2, [r3, #8]
 800374e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003750:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]
 8003758:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800375a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800375e:	2200      	movs	r2, #0
 8003760:	601a      	str	r2, [r3, #0]
 8003762:	605a      	str	r2, [r3, #4]
 8003764:	609a      	str	r2, [r3, #8]
 8003766:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	60da      	str	r2, [r3, #12]
 8003776:	611a      	str	r2, [r3, #16]
 8003778:	615a      	str	r2, [r3, #20]
 800377a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800377c:	1d3b      	adds	r3, r7, #4
 800377e:	2220      	movs	r2, #32
 8003780:	2100      	movs	r1, #0
 8003782:	4618      	mov	r0, r3
 8003784:	f00b faac 	bl	800ece0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003788:	4b4c      	ldr	r3, [pc, #304]	@ (80038bc <MX_TIM1_Init+0x180>)
 800378a:	4a4d      	ldr	r2, [pc, #308]	@ (80038c0 <MX_TIM1_Init+0x184>)
 800378c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800378e:	4b4b      	ldr	r3, [pc, #300]	@ (80038bc <MX_TIM1_Init+0x180>)
 8003790:	2253      	movs	r2, #83	@ 0x53
 8003792:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003794:	4b49      	ldr	r3, [pc, #292]	@ (80038bc <MX_TIM1_Init+0x180>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 800379a:	4b48      	ldr	r3, [pc, #288]	@ (80038bc <MX_TIM1_Init+0x180>)
 800379c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80037a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037a2:	4b46      	ldr	r3, [pc, #280]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80037a8:	4b44      	ldr	r3, [pc, #272]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ae:	4b43      	ldr	r3, [pc, #268]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80037b4:	4841      	ldr	r0, [pc, #260]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037b6:	f007 ff41 	bl	800b63c <HAL_TIM_Base_Init>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80037c0:	f000 fbea 	bl	8003f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80037ca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80037ce:	4619      	mov	r1, r3
 80037d0:	483a      	ldr	r0, [pc, #232]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037d2:	f008 fd59 	bl	800c288 <HAL_TIM_ConfigClockSource>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80037dc:	f000 fbdc 	bl	8003f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80037e0:	4836      	ldr	r0, [pc, #216]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037e2:	f008 f8d4 	bl	800b98e <HAL_TIM_IC_Init>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d001      	beq.n	80037f0 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 80037ec:	f000 fbd4 	bl	8003f98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037f0:	4832      	ldr	r0, [pc, #200]	@ (80038bc <MX_TIM1_Init+0x180>)
 80037f2:	f008 f873 	bl	800b8dc <HAL_TIM_PWM_Init>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80037fc:	f000 fbcc 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003800:	2300      	movs	r3, #0
 8003802:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003804:	2300      	movs	r3, #0
 8003806:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003808:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800380c:	4619      	mov	r1, r3
 800380e:	482b      	ldr	r0, [pc, #172]	@ (80038bc <MX_TIM1_Init+0x180>)
 8003810:	f009 faa4 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 800381a:	f000 fbbd 	bl	8003f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800381e:	2300      	movs	r3, #0
 8003820:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003822:	2301      	movs	r3, #1
 8003824:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003826:	2300      	movs	r3, #0
 8003828:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigIC.ICFilter = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800382e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003832:	2200      	movs	r2, #0
 8003834:	4619      	mov	r1, r3
 8003836:	4821      	ldr	r0, [pc, #132]	@ (80038bc <MX_TIM1_Init+0x180>)
 8003838:	f008 fbc8 	bl	800bfcc <HAL_TIM_IC_ConfigChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8003842:	f000 fba9 	bl	8003f98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003846:	2360      	movs	r3, #96	@ 0x60
 8003848:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800384a:	2300      	movs	r3, #0
 800384c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800384e:	2300      	movs	r3, #0
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003852:	2300      	movs	r3, #0
 8003854:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003856:	2300      	movs	r3, #0
 8003858:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800385a:	2300      	movs	r3, #0
 800385c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800385e:	2300      	movs	r3, #0
 8003860:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003862:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003866:	2204      	movs	r2, #4
 8003868:	4619      	mov	r1, r3
 800386a:	4814      	ldr	r0, [pc, #80]	@ (80038bc <MX_TIM1_Init+0x180>)
 800386c:	f008 fc4a 	bl	800c104 <HAL_TIM_PWM_ConfigChannel>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003876:	f000 fb8f 	bl	8003f98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800387a:	2300      	movs	r3, #0
 800387c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003886:	2300      	movs	r3, #0
 8003888:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800388e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003892:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003894:	2300      	movs	r3, #0
 8003896:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003898:	1d3b      	adds	r3, r7, #4
 800389a:	4619      	mov	r1, r3
 800389c:	4807      	ldr	r0, [pc, #28]	@ (80038bc <MX_TIM1_Init+0x180>)
 800389e:	f009 fad9 	bl	800ce54 <HAL_TIMEx_ConfigBreakDeadTime>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 80038a8:	f000 fb76 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80038ac:	4803      	ldr	r0, [pc, #12]	@ (80038bc <MX_TIM1_Init+0x180>)
 80038ae:	f001 fa07 	bl	8004cc0 <HAL_TIM_MspPostInit>

}
 80038b2:	bf00      	nop
 80038b4:	3768      	adds	r7, #104	@ 0x68
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	200004fc 	.word	0x200004fc
 80038c0:	40010000 	.word	0x40010000

080038c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b08a      	sub	sp, #40	@ 0x28
 80038c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038ca:	f107 0318 	add.w	r3, r7, #24
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	605a      	str	r2, [r3, #4]
 80038d4:	609a      	str	r2, [r3, #8]
 80038d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038d8:	f107 0310 	add.w	r3, r7, #16
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
 80038e0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80038e2:	463b      	mov	r3, r7
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038ee:	4b2c      	ldr	r3, [pc, #176]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 80038f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80038f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80038f6:	4b2a      	ldr	r3, [pc, #168]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 80038f8:	2253      	movs	r2, #83	@ 0x53
 80038fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038fc:	4b28      	ldr	r3, [pc, #160]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 80038fe:	2200      	movs	r2, #0
 8003900:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 8003902:	4b27      	ldr	r3, [pc, #156]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003904:	f06f 0201 	mvn.w	r2, #1
 8003908:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800390a:	4b25      	ldr	r3, [pc, #148]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 800390c:	2200      	movs	r2, #0
 800390e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003910:	4b23      	ldr	r3, [pc, #140]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003912:	2200      	movs	r2, #0
 8003914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003916:	4822      	ldr	r0, [pc, #136]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003918:	f007 fe90 	bl	800b63c <HAL_TIM_Base_Init>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8003922:	f000 fb39 	bl	8003f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003926:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800392a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800392c:	f107 0318 	add.w	r3, r7, #24
 8003930:	4619      	mov	r1, r3
 8003932:	481b      	ldr	r0, [pc, #108]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003934:	f008 fca8 	bl	800c288 <HAL_TIM_ConfigClockSource>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800393e:	f000 fb2b 	bl	8003f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003942:	4817      	ldr	r0, [pc, #92]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003944:	f008 f823 	bl	800b98e <HAL_TIM_IC_Init>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800394e:	f000 fb23 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003952:	2300      	movs	r3, #0
 8003954:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003956:	2300      	movs	r3, #0
 8003958:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800395a:	f107 0310 	add.w	r3, r7, #16
 800395e:	4619      	mov	r1, r3
 8003960:	480f      	ldr	r0, [pc, #60]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003962:	f009 f9fb 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800396c:	f000 fb14 	bl	8003f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003970:	2302      	movs	r3, #2
 8003972:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003974:	2301      	movs	r3, #1
 8003976:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003978:	2300      	movs	r3, #0
 800397a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800397c:	2300      	movs	r3, #0
 800397e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003980:	463b      	mov	r3, r7
 8003982:	2200      	movs	r2, #0
 8003984:	4619      	mov	r1, r3
 8003986:	4806      	ldr	r0, [pc, #24]	@ (80039a0 <MX_TIM2_Init+0xdc>)
 8003988:	f008 fb20 	bl	800bfcc <HAL_TIM_IC_ConfigChannel>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003992:	f000 fb01 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003996:	bf00      	nop
 8003998:	3728      	adds	r7, #40	@ 0x28
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000544 	.word	0x20000544

080039a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08a      	sub	sp, #40	@ 0x28
 80039a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039aa:	f107 0318 	add.w	r3, r7, #24
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	605a      	str	r2, [r3, #4]
 80039b4:	609a      	str	r2, [r3, #8]
 80039b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039b8:	f107 0310 	add.w	r3, r7, #16
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80039c2:	463b      	mov	r3, r7
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80039ce:	4b2b      	ldr	r3, [pc, #172]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003a80 <MX_TIM3_Init+0xdc>)
 80039d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80039d4:	4b29      	ldr	r3, [pc, #164]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039d6:	2253      	movs	r2, #83	@ 0x53
 80039d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039da:	4b28      	ldr	r3, [pc, #160]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039dc:	2200      	movs	r2, #0
 80039de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535-1;
 80039e0:	4b26      	ldr	r3, [pc, #152]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039e2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80039e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039e8:	4b24      	ldr	r3, [pc, #144]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ee:	4b23      	ldr	r3, [pc, #140]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80039f4:	4821      	ldr	r0, [pc, #132]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 80039f6:	f007 fe21 	bl	800b63c <HAL_TIM_Base_Init>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8003a00:	f000 faca 	bl	8003f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a08:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003a0a:	f107 0318 	add.w	r3, r7, #24
 8003a0e:	4619      	mov	r1, r3
 8003a10:	481a      	ldr	r0, [pc, #104]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 8003a12:	f008 fc39 	bl	800c288 <HAL_TIM_ConfigClockSource>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003a1c:	f000 fabc 	bl	8003f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8003a20:	4816      	ldr	r0, [pc, #88]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 8003a22:	f007 ffb4 	bl	800b98e <HAL_TIM_IC_Init>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003a2c:	f000 fab4 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a30:	2300      	movs	r3, #0
 8003a32:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a34:	2300      	movs	r3, #0
 8003a36:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a38:	f107 0310 	add.w	r3, r7, #16
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	480f      	ldr	r0, [pc, #60]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 8003a40:	f009 f98c 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8003a4a:	f000 faa5 	bl	8003f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003a52:	2301      	movs	r3, #1
 8003a54:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003a56:	2300      	movs	r3, #0
 8003a58:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003a5e:	463b      	mov	r3, r7
 8003a60:	2200      	movs	r2, #0
 8003a62:	4619      	mov	r1, r3
 8003a64:	4805      	ldr	r0, [pc, #20]	@ (8003a7c <MX_TIM3_Init+0xd8>)
 8003a66:	f008 fab1 	bl	800bfcc <HAL_TIM_IC_ConfigChannel>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8003a70:	f000 fa92 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003a74:	bf00      	nop
 8003a76:	3728      	adds	r7, #40	@ 0x28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	2000058c 	.word	0x2000058c
 8003a80:	40000400 	.word	0x40000400

08003a84 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b08a      	sub	sp, #40	@ 0x28
 8003a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a8a:	f107 0318 	add.w	r3, r7, #24
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	605a      	str	r2, [r3, #4]
 8003a94:	609a      	str	r2, [r3, #8]
 8003a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a98:	f107 0310 	add.w	r3, r7, #16
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003aa2:	463b      	mov	r3, r7
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	605a      	str	r2, [r3, #4]
 8003aaa:	609a      	str	r2, [r3, #8]
 8003aac:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003aae:	4b2b      	ldr	r3, [pc, #172]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003ab0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b60 <MX_TIM4_Init+0xdc>)
 8003ab2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8003ab4:	4b29      	ldr	r3, [pc, #164]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003ab6:	2253      	movs	r2, #83	@ 0x53
 8003ab8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aba:	4b28      	ldr	r3, [pc, #160]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535-1;
 8003ac0:	4b26      	ldr	r3, [pc, #152]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003ac2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003ac6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ac8:	4b24      	ldr	r3, [pc, #144]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ace:	4b23      	ldr	r3, [pc, #140]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003ad4:	4821      	ldr	r0, [pc, #132]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003ad6:	f007 fdb1 	bl	800b63c <HAL_TIM_Base_Init>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8003ae0:	f000 fa5a 	bl	8003f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ae4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ae8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003aea:	f107 0318 	add.w	r3, r7, #24
 8003aee:	4619      	mov	r1, r3
 8003af0:	481a      	ldr	r0, [pc, #104]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003af2:	f008 fbc9 	bl	800c288 <HAL_TIM_ConfigClockSource>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003afc:	f000 fa4c 	bl	8003f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003b00:	4816      	ldr	r0, [pc, #88]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003b02:	f007 ff44 	bl	800b98e <HAL_TIM_IC_Init>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003b0c:	f000 fa44 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b10:	2300      	movs	r3, #0
 8003b12:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003b18:	f107 0310 	add.w	r3, r7, #16
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	480f      	ldr	r0, [pc, #60]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003b20:	f009 f91c 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8003b2a:	f000 fa35 	bl	8003f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003b32:	2301      	movs	r3, #1
 8003b34:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003b3e:	463b      	mov	r3, r7
 8003b40:	2200      	movs	r2, #0
 8003b42:	4619      	mov	r1, r3
 8003b44:	4805      	ldr	r0, [pc, #20]	@ (8003b5c <MX_TIM4_Init+0xd8>)
 8003b46:	f008 fa41 	bl	800bfcc <HAL_TIM_IC_ConfigChannel>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8003b50:	f000 fa22 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003b54:	bf00      	nop
 8003b56:	3728      	adds	r7, #40	@ 0x28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	200005d4 	.word	0x200005d4
 8003b60:	40000800 	.word	0x40000800

08003b64 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b6a:	463b      	mov	r3, r7
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b72:	4b15      	ldr	r3, [pc, #84]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003b74:	4a15      	ldr	r2, [pc, #84]	@ (8003bcc <MX_TIM6_Init+0x68>)
 8003b76:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8003b78:	4b13      	ldr	r3, [pc, #76]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003b7a:	2253      	movs	r2, #83	@ 0x53
 8003b7c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b7e:	4b12      	ldr	r3, [pc, #72]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535-1;
 8003b84:	4b10      	ldr	r3, [pc, #64]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003b86:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003b8a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b92:	480d      	ldr	r0, [pc, #52]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003b94:	f007 fd52 	bl	800b63c <HAL_TIM_Base_Init>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d001      	beq.n	8003ba2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003b9e:	f000 f9fb 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003baa:	463b      	mov	r3, r7
 8003bac:	4619      	mov	r1, r3
 8003bae:	4806      	ldr	r0, [pc, #24]	@ (8003bc8 <MX_TIM6_Init+0x64>)
 8003bb0:	f009 f8d4 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003bba:	f000 f9ed 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003bbe:	bf00      	nop
 8003bc0:	3708      	adds	r7, #8
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	2000061c 	.word	0x2000061c
 8003bcc:	40001000 	.word	0x40001000

08003bd0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bd6:	463b      	mov	r3, r7
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003bde:	4b15      	ldr	r3, [pc, #84]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003be0:	4a15      	ldr	r2, [pc, #84]	@ (8003c38 <MX_TIM7_Init+0x68>)
 8003be2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8003be4:	4b13      	ldr	r3, [pc, #76]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003be6:	2253      	movs	r2, #83	@ 0x53
 8003be8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bea:	4b12      	ldr	r3, [pc, #72]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8003bf0:	4b10      	ldr	r3, [pc, #64]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003bf2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003bf6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003bfa:	2280      	movs	r2, #128	@ 0x80
 8003bfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003bfe:	480d      	ldr	r0, [pc, #52]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003c00:	f007 fd1c 	bl	800b63c <HAL_TIM_Base_Init>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8003c0a:	f000 f9c5 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c12:	2300      	movs	r3, #0
 8003c14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003c16:	463b      	mov	r3, r7
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4806      	ldr	r0, [pc, #24]	@ (8003c34 <MX_TIM7_Init+0x64>)
 8003c1c:	f009 f89e 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8003c26:	f000 f9b7 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003c2a:	bf00      	nop
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20000664 	.word	0x20000664
 8003c38:	40001400 	.word	0x40001400

08003c3c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08a      	sub	sp, #40	@ 0x28
 8003c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c42:	f107 0318 	add.w	r3, r7, #24
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	605a      	str	r2, [r3, #4]
 8003c4c:	609a      	str	r2, [r3, #8]
 8003c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c50:	f107 0310 	add.w	r3, r7, #16
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003c5a:	463b      	mov	r3, r7
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003c66:	4b2d      	ldr	r3, [pc, #180]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c68:	4a2d      	ldr	r2, [pc, #180]	@ (8003d20 <MX_TIM8_Init+0xe4>)
 8003c6a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 84-1;
 8003c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c6e:	2253      	movs	r2, #83	@ 0x53
 8003c70:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c72:	4b2a      	ldr	r3, [pc, #168]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 8003c78:	4b28      	ldr	r3, [pc, #160]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c7a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003c7e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c80:	4b26      	ldr	r3, [pc, #152]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003c86:	4b25      	ldr	r3, [pc, #148]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c8c:	4b23      	ldr	r3, [pc, #140]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003c92:	4822      	ldr	r0, [pc, #136]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003c94:	f007 fcd2 	bl	800b63c <HAL_TIM_Base_Init>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8003c9e:	f000 f97b 	bl	8003f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ca2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ca6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003ca8:	f107 0318 	add.w	r3, r7, #24
 8003cac:	4619      	mov	r1, r3
 8003cae:	481b      	ldr	r0, [pc, #108]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003cb0:	f008 faea 	bl	800c288 <HAL_TIM_ConfigClockSource>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8003cba:	f000 f96d 	bl	8003f98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8003cbe:	4817      	ldr	r0, [pc, #92]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003cc0:	f007 fe65 	bl	800b98e <HAL_TIM_IC_Init>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8003cca:	f000 f965 	bl	8003f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003cd6:	f107 0310 	add.w	r3, r7, #16
 8003cda:	4619      	mov	r1, r3
 8003cdc:	480f      	ldr	r0, [pc, #60]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003cde:	f009 f83d 	bl	800cd5c <HAL_TIMEx_MasterConfigSynchronization>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8003ce8:	f000 f956 	bl	8003f98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003cec:	2300      	movs	r3, #0
 8003cee:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003cfc:	463b      	mov	r3, r7
 8003cfe:	2200      	movs	r2, #0
 8003d00:	4619      	mov	r1, r3
 8003d02:	4806      	ldr	r0, [pc, #24]	@ (8003d1c <MX_TIM8_Init+0xe0>)
 8003d04:	f008 f962 	bl	800bfcc <HAL_TIM_IC_ConfigChannel>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8003d0e:	f000 f943 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003d12:	bf00      	nop
 8003d14:	3728      	adds	r7, #40	@ 0x28
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	200006ac 	.word	0x200006ac
 8003d20:	40010400 	.word	0x40010400

08003d24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003d28:	4b11      	ldr	r3, [pc, #68]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d2a:	4a12      	ldr	r2, [pc, #72]	@ (8003d74 <MX_USART1_UART_Init+0x50>)
 8003d2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003d2e:	4b10      	ldr	r3, [pc, #64]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d36:	4b0e      	ldr	r3, [pc, #56]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d42:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d48:	4b09      	ldr	r3, [pc, #36]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d4a:	220c      	movs	r2, #12
 8003d4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d4e:	4b08      	ldr	r3, [pc, #32]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d54:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d5a:	4805      	ldr	r0, [pc, #20]	@ (8003d70 <MX_USART1_UART_Init+0x4c>)
 8003d5c:	f009 f8e0 	bl	800cf20 <HAL_UART_Init>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003d66:	f000 f917 	bl	8003f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d6a:	bf00      	nop
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	200006f4 	.word	0x200006f4
 8003d74:	40011000 	.word	0x40011000

08003d78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003d7e:	2300      	movs	r3, #0
 8003d80:	607b      	str	r3, [r7, #4]
 8003d82:	4b0c      	ldr	r3, [pc, #48]	@ (8003db4 <MX_DMA_Init+0x3c>)
 8003d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d86:	4a0b      	ldr	r2, [pc, #44]	@ (8003db4 <MX_DMA_Init+0x3c>)
 8003d88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d8e:	4b09      	ldr	r3, [pc, #36]	@ (8003db4 <MX_DMA_Init+0x3c>)
 8003d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d96:	607b      	str	r3, [r7, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	2038      	movs	r0, #56	@ 0x38
 8003da0:	f003 fae7 	bl	8007372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003da4:	2038      	movs	r0, #56	@ 0x38
 8003da6:	f003 fb00 	bl	80073aa <HAL_NVIC_EnableIRQ>

}
 8003daa:	bf00      	nop
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	40023800 	.word	0x40023800

08003db8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b08c      	sub	sp, #48	@ 0x30
 8003dbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dbe:	f107 031c 	add.w	r3, r7, #28
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	605a      	str	r2, [r3, #4]
 8003dc8:	609a      	str	r2, [r3, #8]
 8003dca:	60da      	str	r2, [r3, #12]
 8003dcc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61bb      	str	r3, [r7, #24]
 8003dd2:	4b6b      	ldr	r3, [pc, #428]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd6:	4a6a      	ldr	r2, [pc, #424]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003dd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dde:	4b68      	ldr	r3, [pc, #416]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de6:	61bb      	str	r3, [r7, #24]
 8003de8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	4b64      	ldr	r3, [pc, #400]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df2:	4a63      	ldr	r2, [pc, #396]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003df4:	f043 0304 	orr.w	r3, r3, #4
 8003df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dfa:	4b61      	ldr	r3, [pc, #388]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	4b5d      	ldr	r3, [pc, #372]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0e:	4a5c      	ldr	r2, [pc, #368]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e10:	f043 0301 	orr.w	r3, r3, #1
 8003e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e16:	4b5a      	ldr	r3, [pc, #360]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e22:	2300      	movs	r3, #0
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	4b56      	ldr	r3, [pc, #344]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2a:	4a55      	ldr	r2, [pc, #340]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e2c:	f043 0302 	orr.w	r3, r3, #2
 8003e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e32:	4b53      	ldr	r3, [pc, #332]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60bb      	str	r3, [r7, #8]
 8003e42:	4b4f      	ldr	r3, [pc, #316]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	4a4e      	ldr	r2, [pc, #312]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e48:	f043 0310 	orr.w	r3, r3, #16
 8003e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e4e:	4b4c      	ldr	r3, [pc, #304]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e52:	f003 0310 	and.w	r3, r3, #16
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	607b      	str	r3, [r7, #4]
 8003e5e:	4b48      	ldr	r3, [pc, #288]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	4a47      	ldr	r2, [pc, #284]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e64:	f043 0308 	orr.w	r3, r3, #8
 8003e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e6a:	4b45      	ldr	r3, [pc, #276]	@ (8003f80 <MX_GPIO_Init+0x1c8>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	607b      	str	r3, [r7, #4]
 8003e74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8003e76:	2200      	movs	r2, #0
 8003e78:	215c      	movs	r1, #92	@ 0x5c
 8003e7a:	4842      	ldr	r0, [pc, #264]	@ (8003f84 <MX_GPIO_Init+0x1cc>)
 8003e7c:	f004 f8fc 	bl	8008078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003e80:	2200      	movs	r2, #0
 8003e82:	2101      	movs	r1, #1
 8003e84:	4840      	ldr	r0, [pc, #256]	@ (8003f88 <MX_GPIO_Init+0x1d0>)
 8003e86:	f004 f8f7 	bl	8008078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003e90:	483e      	ldr	r0, [pc, #248]	@ (8003f8c <MX_GPIO_Init+0x1d4>)
 8003e92:	f004 f8f1 	bl	8008078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8003e96:	2200      	movs	r2, #0
 8003e98:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8003e9c:	483c      	ldr	r0, [pc, #240]	@ (8003f90 <MX_GPIO_Init+0x1d8>)
 8003e9e:	f004 f8eb 	bl	8008078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 8003ea8:	483a      	ldr	r0, [pc, #232]	@ (8003f94 <MX_GPIO_Init+0x1dc>)
 8003eaa:	f004 f8e5 	bl	8008078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003eb2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003eb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ebc:	f107 031c 	add.w	r3, r7, #28
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	4830      	ldr	r0, [pc, #192]	@ (8003f84 <MX_GPIO_Init+0x1cc>)
 8003ec4:	f003 fe40 	bl	8007b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 8003ec8:	2354      	movs	r3, #84	@ 0x54
 8003eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed8:	f107 031c 	add.w	r3, r7, #28
 8003edc:	4619      	mov	r1, r3
 8003ede:	4829      	ldr	r0, [pc, #164]	@ (8003f84 <MX_GPIO_Init+0x1cc>)
 8003ee0:	f003 fe32 	bl	8007b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003ee4:	2308      	movs	r3, #8
 8003ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003eec:	2301      	movs	r3, #1
 8003eee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ef4:	f107 031c 	add.w	r3, r7, #28
 8003ef8:	4619      	mov	r1, r3
 8003efa:	4822      	ldr	r0, [pc, #136]	@ (8003f84 <MX_GPIO_Init+0x1cc>)
 8003efc:	f003 fe24 	bl	8007b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f00:	2301      	movs	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f04:	2301      	movs	r3, #1
 8003f06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f10:	f107 031c 	add.w	r3, r7, #28
 8003f14:	4619      	mov	r1, r3
 8003f16:	481c      	ldr	r0, [pc, #112]	@ (8003f88 <MX_GPIO_Init+0x1d0>)
 8003f18:	f003 fe16 	bl	8007b48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f22:	2301      	movs	r3, #1
 8003f24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f26:	2302      	movs	r3, #2
 8003f28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f2e:	f107 031c 	add.w	r3, r7, #28
 8003f32:	4619      	mov	r1, r3
 8003f34:	4815      	ldr	r0, [pc, #84]	@ (8003f8c <MX_GPIO_Init+0x1d4>)
 8003f36:	f003 fe07 	bl	8007b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_15;
 8003f3a:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8003f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f40:	2301      	movs	r3, #1
 8003f42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f44:	2302      	movs	r3, #2
 8003f46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f4c:	f107 031c 	add.w	r3, r7, #28
 8003f50:	4619      	mov	r1, r3
 8003f52:	480f      	ldr	r0, [pc, #60]	@ (8003f90 <MX_GPIO_Init+0x1d8>)
 8003f54:	f003 fdf8 	bl	8007b48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 8003f58:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8003f5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f66:	2300      	movs	r3, #0
 8003f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f6a:	f107 031c 	add.w	r3, r7, #28
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4808      	ldr	r0, [pc, #32]	@ (8003f94 <MX_GPIO_Init+0x1dc>)
 8003f72:	f003 fde9 	bl	8007b48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003f76:	bf00      	nop
 8003f78:	3730      	adds	r7, #48	@ 0x30
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	40023800 	.word	0x40023800
 8003f84:	40020000 	.word	0x40020000
 8003f88:	40020400 	.word	0x40020400
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	40020c00 	.word	0x40020c00
 8003f94:	40020800 	.word	0x40020800

08003f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f9c:	b672      	cpsid	i
}
 8003f9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003fa0:	bf00      	nop
 8003fa2:	e7fd      	b.n	8003fa0 <Error_Handler+0x8>

08003fa4 <printUserName>:
	    }
}


void printUserName(uint8_t *uid)
{
 8003fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fa6:	b099      	sub	sp, #100	@ 0x64
 8003fa8:	af04      	add	r7, sp, #16
 8003faa:	6078      	str	r0, [r7, #4]
	   // Không có thẻ
	    if (uid == NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d111      	bne.n	8003fd6 <printUserName+0x32>
	    {
	        if (uidcheck)
 8003fb2:	4b56      	ldr	r3, [pc, #344]	@ (800410c <printUserName+0x168>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 80a2 	beq.w	8004100 <printUserName+0x15c>
	        {
	            HAL_UART_Transmit(&huart1, (uint8_t*)"Please charge your ID CARD \r\n", 31, HAL_MAX_DELAY);
 8003fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc0:	221f      	movs	r2, #31
 8003fc2:	4953      	ldr	r1, [pc, #332]	@ (8004110 <printUserName+0x16c>)
 8003fc4:	4853      	ldr	r0, [pc, #332]	@ (8004114 <printUserName+0x170>)
 8003fc6:	f008 fffb 	bl	800cfc0 <HAL_UART_Transmit>
	            memset(lastUID, 0, UID_LEN); //Gán toàn bộ giá trị trong mảng lastUID về 0 (zero)
 8003fca:	2205      	movs	r2, #5
 8003fcc:	2100      	movs	r1, #0
 8003fce:	4852      	ldr	r0, [pc, #328]	@ (8004118 <printUserName+0x174>)
 8003fd0:	f00a fe86 	bl	800ece0 <memset>
	        }
	        return;
 8003fd4:	e094      	b.n	8004100 <printUserName+0x15c>
	    }

	    //  Nếu là UID giống lần trước thì không in lại
	    if (uidcheck && memcmp(uid, lastUID, UID_LEN) == 0)
 8003fd6:	4b4d      	ldr	r3, [pc, #308]	@ (800410c <printUserName+0x168>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d008      	beq.n	8003ff0 <printUserName+0x4c>
 8003fde:	2205      	movs	r2, #5
 8003fe0:	494d      	ldr	r1, [pc, #308]	@ (8004118 <printUserName+0x174>)
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f00a fe6c 	bl	800ecc0 <memcmp>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 808a 	beq.w	8004104 <printUserName+0x160>
	        return;
	    if (uid!=NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 8087 	beq.w	8004106 <printUserName+0x162>
	    {
	    //  UID mới thì cập nhật và xử lý
	    memcpy(lastUID, uid, UID_LEN);
 8003ff8:	4b47      	ldr	r3, [pc, #284]	@ (8004118 <printUserName+0x174>)
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	6810      	ldr	r0, [r2, #0]
 8003ffe:	6018      	str	r0, [r3, #0]
 8004000:	7912      	ldrb	r2, [r2, #4]
 8004002:	711a      	strb	r2, [r3, #4]
	    uidcheck = 1;
 8004004:	4b41      	ldr	r3, [pc, #260]	@ (800410c <printUserName+0x168>)
 8004006:	2201      	movs	r2, #1
 8004008:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < userCount; i++)
 800400a:	2300      	movs	r3, #0
 800400c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800400e:	e048      	b.n	80040a2 <printUserName+0xfe>
    {
        if (memcmp(uid, userList[i].uid, UID_LEN) == 0)
 8004010:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004012:	4613      	mov	r3, r2
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	4a3f      	ldr	r2, [pc, #252]	@ (800411c <printUserName+0x178>)
 800401e:	4413      	add	r3, r2
 8004020:	2205      	movs	r2, #5
 8004022:	4619      	mov	r1, r3
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f00a fe4b 	bl	800ecc0 <memcmp>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d135      	bne.n	800409c <printUserName+0xf8>
        {
            char msg[64];
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8004034:	461e      	mov	r6, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3301      	adds	r3, #1
 800403a:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 800403c:	469c      	mov	ip, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	3302      	adds	r3, #2
 8004042:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8004044:	4619      	mov	r1, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3303      	adds	r3, #3
 800404a:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 800404c:	461c      	mov	r4, r3
                    uid[0], uid[1], uid[2], uid[3], uid[4],
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	3304      	adds	r3, #4
 8004052:	781b      	ldrb	r3, [r3, #0]
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8004054:	461d      	mov	r5, r3
                    userList[i].name);
 8004056:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004058:	4613      	mov	r3, r2
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	4a2e      	ldr	r2, [pc, #184]	@ (800411c <printUserName+0x178>)
 8004064:	4413      	add	r3, r2
 8004066:	3305      	adds	r3, #5
            sprintf(msg, "YOUR ID: %02X %02X %02X %02X %02X - %s\r\n",
 8004068:	f107 000c 	add.w	r0, r7, #12
 800406c:	9303      	str	r3, [sp, #12]
 800406e:	9502      	str	r5, [sp, #8]
 8004070:	9401      	str	r4, [sp, #4]
 8004072:	9100      	str	r1, [sp, #0]
 8004074:	4663      	mov	r3, ip
 8004076:	4632      	mov	r2, r6
 8004078:	4929      	ldr	r1, [pc, #164]	@ (8004120 <printUserName+0x17c>)
 800407a:	f00a fd27 	bl	800eacc <siprintf>
            HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800407e:	f107 030c 	add.w	r3, r7, #12
 8004082:	4618      	mov	r0, r3
 8004084:	f7fc f8f4 	bl	8000270 <strlen>
 8004088:	4603      	mov	r3, r0
 800408a:	b29a      	uxth	r2, r3
 800408c:	f107 010c 	add.w	r1, r7, #12
 8004090:	f04f 33ff 	mov.w	r3, #4294967295
 8004094:	481f      	ldr	r0, [pc, #124]	@ (8004114 <printUserName+0x170>)
 8004096:	f008 ff93 	bl	800cfc0 <HAL_UART_Transmit>
 800409a:	e034      	b.n	8004106 <printUserName+0x162>
    for (int i = 0; i < userCount; i++)
 800409c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800409e:	3301      	adds	r3, #1
 80040a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040a2:	2206      	movs	r2, #6
 80040a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040a6:	4293      	cmp	r3, r2
 80040a8:	dbb2      	blt.n	8004010 <printUserName+0x6c>
        }
    }
    // Không tìm thấy trong danh sách
    char unknown[64];
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 80040ae:	461c      	mov	r4, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3301      	adds	r3, #1
 80040b4:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 80040b6:	461d      	mov	r5, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	3302      	adds	r3, #2
 80040bc:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 80040be:	461a      	mov	r2, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3303      	adds	r3, #3
 80040c4:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 80040c6:	4619      	mov	r1, r3
            uid[0], uid[1], uid[2], uid[3], uid[4]);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3304      	adds	r3, #4
 80040cc:	781b      	ldrb	r3, [r3, #0]
    sprintf(unknown, "UID: %02X %02X %02X %02X %02X - User not valid\r\n",
 80040ce:	f107 000c 	add.w	r0, r7, #12
 80040d2:	9302      	str	r3, [sp, #8]
 80040d4:	9101      	str	r1, [sp, #4]
 80040d6:	9200      	str	r2, [sp, #0]
 80040d8:	462b      	mov	r3, r5
 80040da:	4622      	mov	r2, r4
 80040dc:	4911      	ldr	r1, [pc, #68]	@ (8004124 <printUserName+0x180>)
 80040de:	f00a fcf5 	bl	800eacc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)unknown, strlen(unknown), HAL_MAX_DELAY);
 80040e2:	f107 030c 	add.w	r3, r7, #12
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc f8c2 	bl	8000270 <strlen>
 80040ec:	4603      	mov	r3, r0
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	f107 010c 	add.w	r1, r7, #12
 80040f4:	f04f 33ff 	mov.w	r3, #4294967295
 80040f8:	4806      	ldr	r0, [pc, #24]	@ (8004114 <printUserName+0x170>)
 80040fa:	f008 ff61 	bl	800cfc0 <HAL_UART_Transmit>
 80040fe:	e002      	b.n	8004106 <printUserName+0x162>
	        return;
 8004100:	bf00      	nop
 8004102:	e000      	b.n	8004106 <printUserName+0x162>
	        return;
 8004104:	bf00      	nop
}
}
 8004106:	3754      	adds	r7, #84	@ 0x54
 8004108:	46bd      	mov	sp, r7
 800410a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800410c:	200017b4 	.word	0x200017b4
 8004110:	080120ec 	.word	0x080120ec
 8004114:	200006f4 	.word	0x200006f4
 8004118:	200017a4 	.word	0x200017a4
 800411c:	20000010 	.word	0x20000010
 8004120:	0801210c 	.word	0x0801210c
 8004124:	08012138 	.word	0x08012138

08004128 <isAuthorizedUID>:


bool isAuthorizedUID(uint8_t *uid)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < userCount; i++)
 8004130:	2300      	movs	r3, #0
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	e014      	b.n	8004160 <isAuthorizedUID+0x38>
    {
        if (memcmp(uid, userList[i].uid, 5) == 0)
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	4a0c      	ldr	r2, [pc, #48]	@ (8004174 <isAuthorizedUID+0x4c>)
 8004144:	4413      	add	r3, r2
 8004146:	2205      	movs	r2, #5
 8004148:	4619      	mov	r1, r3
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f00a fdb8 	bl	800ecc0 <memcmp>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <isAuthorizedUID+0x32>
            return true;
 8004156:	2301      	movs	r3, #1
 8004158:	e007      	b.n	800416a <isAuthorizedUID+0x42>
    for (int i = 0; i < userCount; i++)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	3301      	adds	r3, #1
 800415e:	60fb      	str	r3, [r7, #12]
 8004160:	2206      	movs	r2, #6
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4293      	cmp	r3, r2
 8004166:	dbe6      	blt.n	8004136 <isAuthorizedUID+0xe>
    }
    return false;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20000010 	.word	0x20000010

08004178 <checkRFIDAndControlRelay>:


void checkRFIDAndControlRelay(void)
{
 8004178:	b5b0      	push	{r4, r5, r7, lr}
 800417a:	b094      	sub	sp, #80	@ 0x50
 800417c:	af04      	add	r7, sp, #16
    status = MFRC522_Request(PICC_REQIDL, str);
 800417e:	4959      	ldr	r1, [pc, #356]	@ (80042e4 <checkRFIDAndControlRelay+0x16c>)
 8004180:	2026      	movs	r0, #38	@ 0x26
 8004182:	f7fe f952 	bl	800242a <MFRC522_Request>
 8004186:	4603      	mov	r3, r0
 8004188:	461a      	mov	r2, r3
 800418a:	4b57      	ldr	r3, [pc, #348]	@ (80042e8 <checkRFIDAndControlRelay+0x170>)
 800418c:	701a      	strb	r2, [r3, #0]

    if (status == MI_OK && MFRC522_Anticoll(str) == MI_OK)
 800418e:	4b56      	ldr	r3, [pc, #344]	@ (80042e8 <checkRFIDAndControlRelay+0x170>)
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d175      	bne.n	8004282 <checkRFIDAndControlRelay+0x10a>
 8004196:	4853      	ldr	r0, [pc, #332]	@ (80042e4 <checkRFIDAndControlRelay+0x16c>)
 8004198:	f7fe f96c 	bl	8002474 <MFRC522_Anticoll>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d16f      	bne.n	8004282 <checkRFIDAndControlRelay+0x10a>
    {
        memcpy(currentUID, str, UID_LEN);
 80041a2:	4b52      	ldr	r3, [pc, #328]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 80041a4:	4a4f      	ldr	r2, [pc, #316]	@ (80042e4 <checkRFIDAndControlRelay+0x16c>)
 80041a6:	6810      	ldr	r0, [r2, #0]
 80041a8:	6018      	str	r0, [r3, #0]
 80041aa:	7912      	ldrb	r2, [r2, #4]
 80041ac:	711a      	strb	r2, [r3, #4]
        rfidDetected = 1;
 80041ae:	4b50      	ldr	r3, [pc, #320]	@ (80042f0 <checkRFIDAndControlRelay+0x178>)
 80041b0:	2201      	movs	r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
        rfidLostCounter = 0;
 80041b4:	4b4f      	ldr	r3, [pc, #316]	@ (80042f4 <checkRFIDAndControlRelay+0x17c>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]

        // UART Debug
        char dbg[64];
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
                currentUID[0], currentUID[1], currentUID[2],
 80041ba:	4b4c      	ldr	r3, [pc, #304]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 80041be:	461c      	mov	r4, r3
                currentUID[0], currentUID[1], currentUID[2],
 80041c0:	4b4a      	ldr	r3, [pc, #296]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 80041c2:	785b      	ldrb	r3, [r3, #1]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 80041c4:	461d      	mov	r5, r3
                currentUID[0], currentUID[1], currentUID[2],
 80041c6:	4b49      	ldr	r3, [pc, #292]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 80041c8:	789b      	ldrb	r3, [r3, #2]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 80041ca:	461a      	mov	r2, r3
                currentUID[3], currentUID[4]);
 80041cc:	4b47      	ldr	r3, [pc, #284]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 80041ce:	78db      	ldrb	r3, [r3, #3]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 80041d0:	4619      	mov	r1, r3
                currentUID[3], currentUID[4]);
 80041d2:	4b46      	ldr	r3, [pc, #280]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 80041d4:	791b      	ldrb	r3, [r3, #4]
        sprintf(dbg, "[RFID] UID: %02X %02X %02X %02X %02X\r\n",
 80041d6:	4638      	mov	r0, r7
 80041d8:	9302      	str	r3, [sp, #8]
 80041da:	9101      	str	r1, [sp, #4]
 80041dc:	9200      	str	r2, [sp, #0]
 80041de:	462b      	mov	r3, r5
 80041e0:	4622      	mov	r2, r4
 80041e2:	4945      	ldr	r1, [pc, #276]	@ (80042f8 <checkRFIDAndControlRelay+0x180>)
 80041e4:	f00a fc72 	bl	800eacc <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)dbg, strlen(dbg), HAL_MAX_DELAY);
 80041e8:	463b      	mov	r3, r7
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fc f840 	bl	8000270 <strlen>
 80041f0:	4603      	mov	r3, r0
 80041f2:	b29a      	uxth	r2, r3
 80041f4:	4639      	mov	r1, r7
 80041f6:	f04f 33ff 	mov.w	r3, #4294967295
 80041fa:	4840      	ldr	r0, [pc, #256]	@ (80042fc <checkRFIDAndControlRelay+0x184>)
 80041fc:	f008 fee0 	bl	800cfc0 <HAL_UART_Transmit>

//        // ✅ Chỉ gửi CAN nếu là UID mới
        if (!uidcheck || memcmp(currentUID, lastUID, UID_LEN) != 0)
 8004200:	4b3f      	ldr	r3, [pc, #252]	@ (8004300 <checkRFIDAndControlRelay+0x188>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <checkRFIDAndControlRelay+0xa0>
 8004208:	2205      	movs	r2, #5
 800420a:	493e      	ldr	r1, [pc, #248]	@ (8004304 <checkRFIDAndControlRelay+0x18c>)
 800420c:	4837      	ldr	r0, [pc, #220]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 800420e:	f00a fd57 	bl	800ecc0 <memcmp>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d011      	beq.n	800423c <checkRFIDAndControlRelay+0xc4>
        {
            printUserName(currentUID);
 8004218:	4834      	ldr	r0, [pc, #208]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 800421a:	f7ff fec3 	bl	8003fa4 <printUserName>
            memcpy(lastUID, currentUID, UID_LEN);
 800421e:	4b39      	ldr	r3, [pc, #228]	@ (8004304 <checkRFIDAndControlRelay+0x18c>)
 8004220:	4a32      	ldr	r2, [pc, #200]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 8004222:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004226:	6018      	str	r0, [r3, #0]
 8004228:	3304      	adds	r3, #4
 800422a:	7019      	strb	r1, [r3, #0]
            uidcheck = 1;
 800422c:	4b34      	ldr	r3, [pc, #208]	@ (8004300 <checkRFIDAndControlRelay+0x188>)
 800422e:	2201      	movs	r2, #1
 8004230:	601a      	str	r2, [r3, #0]

            // Gửi CAN
            CAN_SendTopicData(TOPIC_ID_RFID, currentUID, UID_LEN);
 8004232:	2205      	movs	r2, #5
 8004234:	492d      	ldr	r1, [pc, #180]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 8004236:	2010      	movs	r0, #16
 8004238:	f7fe fa3c 	bl	80026b4 <CAN_SendTopicData>
        }

        // ✅ Điều khiển Relay
        if (isAuthorizedUID(currentUID))
 800423c:	482b      	ldr	r0, [pc, #172]	@ (80042ec <checkRFIDAndControlRelay+0x174>)
 800423e:	f7ff ff73 	bl	8004128 <isAuthorizedUID>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00f      	beq.n	8004268 <checkRFIDAndControlRelay+0xf0>
        {
            if (!relayOn)
 8004248:	4b2f      	ldr	r3, [pc, #188]	@ (8004308 <checkRFIDAndControlRelay+0x190>)
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	f083 0301 	eor.w	r3, r3, #1
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d042      	beq.n	80042dc <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8004256:	2201      	movs	r2, #1
 8004258:	2110      	movs	r1, #16
 800425a:	482c      	ldr	r0, [pc, #176]	@ (800430c <checkRFIDAndControlRelay+0x194>)
 800425c:	f003 ff0c 	bl	8008078 <HAL_GPIO_WritePin>
                relayOn = true;
 8004260:	4b29      	ldr	r3, [pc, #164]	@ (8004308 <checkRFIDAndControlRelay+0x190>)
 8004262:	2201      	movs	r2, #1
 8004264:	701a      	strb	r2, [r3, #0]
 8004266:	e039      	b.n	80042dc <checkRFIDAndControlRelay+0x164>
            }
        }
        else
        {
            if (relayOn)
 8004268:	4b27      	ldr	r3, [pc, #156]	@ (8004308 <checkRFIDAndControlRelay+0x190>)
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d035      	beq.n	80042dc <checkRFIDAndControlRelay+0x164>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8004270:	2200      	movs	r2, #0
 8004272:	2110      	movs	r1, #16
 8004274:	4825      	ldr	r0, [pc, #148]	@ (800430c <checkRFIDAndControlRelay+0x194>)
 8004276:	f003 feff 	bl	8008078 <HAL_GPIO_WritePin>
                relayOn = false;
 800427a:	4b23      	ldr	r3, [pc, #140]	@ (8004308 <checkRFIDAndControlRelay+0x190>)
 800427c:	2200      	movs	r2, #0
 800427e:	701a      	strb	r2, [r3, #0]
 8004280:	e02c      	b.n	80042dc <checkRFIDAndControlRelay+0x164>

        return;
    }

    //  Không đọc được thẻ
    rfidLostCounter++;
 8004282:	4b1c      	ldr	r3, [pc, #112]	@ (80042f4 <checkRFIDAndControlRelay+0x17c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	3301      	adds	r3, #1
 8004288:	4a1a      	ldr	r2, [pc, #104]	@ (80042f4 <checkRFIDAndControlRelay+0x17c>)
 800428a:	6013      	str	r3, [r2, #0]
//    if (rfidLostCounter >= RFID_LOST_THRESHOLD)
//    {
        // Chỉ thực hiện reset khi thực sự không còn thẻ
        if (uidcheck)
 800428c:	4b1c      	ldr	r3, [pc, #112]	@ (8004300 <checkRFIDAndControlRelay+0x188>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d020      	beq.n	80042d6 <checkRFIDAndControlRelay+0x15e>
        {
            printUserName(NULL);
 8004294:	2000      	movs	r0, #0
 8004296:	f7ff fe85 	bl	8003fa4 <printUserName>
            uidcheck = 0;
 800429a:	4b19      	ldr	r3, [pc, #100]	@ (8004300 <checkRFIDAndControlRelay+0x188>)
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]
            memset(lastUID, 0, UID_LEN);
 80042a0:	2205      	movs	r2, #5
 80042a2:	2100      	movs	r1, #0
 80042a4:	4817      	ldr	r0, [pc, #92]	@ (8004304 <checkRFIDAndControlRelay+0x18c>)
 80042a6:	f00a fd1b 	bl	800ece0 <memset>
            rfidDetected = 0;
 80042aa:	4b11      	ldr	r3, [pc, #68]	@ (80042f0 <checkRFIDAndControlRelay+0x178>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	601a      	str	r2, [r3, #0]

            HAL_UART_Transmit(&huart1,
 80042b0:	f04f 33ff 	mov.w	r3, #4294967295
 80042b4:	2222      	movs	r2, #34	@ 0x22
 80042b6:	4916      	ldr	r1, [pc, #88]	@ (8004310 <checkRFIDAndControlRelay+0x198>)
 80042b8:	4810      	ldr	r0, [pc, #64]	@ (80042fc <checkRFIDAndControlRelay+0x184>)
 80042ba:	f008 fe81 	bl	800cfc0 <HAL_UART_Transmit>
                              (uint8_t*)"[RFID] Không phát hiện thẻ\r\n",
                              strlen("[RFID] Không phát hiện thẻ\r\n"),
                              HAL_MAX_DELAY);

            if (relayOn)
 80042be:	4b12      	ldr	r3, [pc, #72]	@ (8004308 <checkRFIDAndControlRelay+0x190>)
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d007      	beq.n	80042d6 <checkRFIDAndControlRelay+0x15e>
            {
                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80042c6:	2200      	movs	r2, #0
 80042c8:	2110      	movs	r1, #16
 80042ca:	4810      	ldr	r0, [pc, #64]	@ (800430c <checkRFIDAndControlRelay+0x194>)
 80042cc:	f003 fed4 	bl	8008078 <HAL_GPIO_WritePin>
                relayOn = false;
 80042d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004308 <checkRFIDAndControlRelay+0x190>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	701a      	strb	r2, [r3, #0]
            }
        }

        rfidLostCounter = 0;
 80042d6:	4b07      	ldr	r3, [pc, #28]	@ (80042f4 <checkRFIDAndControlRelay+0x17c>)
 80042d8:	2200      	movs	r2, #0
 80042da:	601a      	str	r2, [r3, #0]
    }
 80042dc:	3740      	adds	r7, #64	@ 0x40
 80042de:	46bd      	mov	sp, r7
 80042e0:	bdb0      	pop	{r4, r5, r7, pc}
 80042e2:	bf00      	nop
 80042e4:	20000768 	.word	0x20000768
 80042e8:	20000764 	.word	0x20000764
 80042ec:	2000179c 	.word	0x2000179c
 80042f0:	200017b0 	.word	0x200017b0
 80042f4:	200017ac 	.word	0x200017ac
 80042f8:	0801216c 	.word	0x0801216c
 80042fc:	200006f4 	.word	0x200006f4
 8004300:	200017b4 	.word	0x200017b4
 8004304:	200017a4 	.word	0x200017a4
 8004308:	200017a9 	.word	0x200017a9
 800430c:	40020000 	.word	0x40020000
 8004310:	08012194 	.word	0x08012194

08004314 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	607b      	str	r3, [r7, #4]
 800431e:	4b14      	ldr	r3, [pc, #80]	@ (8004370 <HAL_MspInit+0x5c>)
 8004320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004322:	4a13      	ldr	r2, [pc, #76]	@ (8004370 <HAL_MspInit+0x5c>)
 8004324:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004328:	6453      	str	r3, [r2, #68]	@ 0x44
 800432a:	4b11      	ldr	r3, [pc, #68]	@ (8004370 <HAL_MspInit+0x5c>)
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004332:	607b      	str	r3, [r7, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004336:	2300      	movs	r3, #0
 8004338:	603b      	str	r3, [r7, #0]
 800433a:	4b0d      	ldr	r3, [pc, #52]	@ (8004370 <HAL_MspInit+0x5c>)
 800433c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433e:	4a0c      	ldr	r2, [pc, #48]	@ (8004370 <HAL_MspInit+0x5c>)
 8004340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004344:	6413      	str	r3, [r2, #64]	@ 0x40
 8004346:	4b0a      	ldr	r3, [pc, #40]	@ (8004370 <HAL_MspInit+0x5c>)
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8004352:	2005      	movs	r0, #5
 8004354:	f003 f802 	bl	800735c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004358:	2200      	movs	r2, #0
 800435a:	2100      	movs	r1, #0
 800435c:	2005      	movs	r0, #5
 800435e:	f003 f808 	bl	8007372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8004362:	2005      	movs	r0, #5
 8004364:	f003 f821 	bl	80073aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004368:	bf00      	nop
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40023800 	.word	0x40023800

08004374 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b08a      	sub	sp, #40	@ 0x28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800437c:	f107 0314 	add.w	r3, r7, #20
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]
 8004384:	605a      	str	r2, [r3, #4]
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	60da      	str	r2, [r3, #12]
 800438a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a32      	ldr	r2, [pc, #200]	@ (800445c <HAL_ADC_MspInit+0xe8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d15e      	bne.n	8004454 <HAL_ADC_MspInit+0xe0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004396:	2300      	movs	r3, #0
 8004398:	613b      	str	r3, [r7, #16]
 800439a:	4b31      	ldr	r3, [pc, #196]	@ (8004460 <HAL_ADC_MspInit+0xec>)
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	4a30      	ldr	r2, [pc, #192]	@ (8004460 <HAL_ADC_MspInit+0xec>)
 80043a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80043a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004460 <HAL_ADC_MspInit+0xec>)
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ae:	613b      	str	r3, [r7, #16]
 80043b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043b2:	2300      	movs	r3, #0
 80043b4:	60fb      	str	r3, [r7, #12]
 80043b6:	4b2a      	ldr	r3, [pc, #168]	@ (8004460 <HAL_ADC_MspInit+0xec>)
 80043b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ba:	4a29      	ldr	r2, [pc, #164]	@ (8004460 <HAL_ADC_MspInit+0xec>)
 80043bc:	f043 0301 	orr.w	r3, r3, #1
 80043c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80043c2:	4b27      	ldr	r3, [pc, #156]	@ (8004460 <HAL_ADC_MspInit+0xec>)
 80043c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	60fb      	str	r3, [r7, #12]
 80043cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80043ce:	2301      	movs	r3, #1
 80043d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043d2:	2303      	movs	r3, #3
 80043d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d6:	2300      	movs	r3, #0
 80043d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043da:	f107 0314 	add.w	r3, r7, #20
 80043de:	4619      	mov	r1, r3
 80043e0:	4820      	ldr	r0, [pc, #128]	@ (8004464 <HAL_ADC_MspInit+0xf0>)
 80043e2:	f003 fbb1 	bl	8007b48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80043e6:	4b20      	ldr	r3, [pc, #128]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 80043e8:	4a20      	ldr	r2, [pc, #128]	@ (800446c <HAL_ADC_MspInit+0xf8>)
 80043ea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80043ec:	4b1e      	ldr	r3, [pc, #120]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80043f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80043fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 8004400:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004404:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004406:	4b18      	ldr	r3, [pc, #96]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 8004408:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800440c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800440e:	4b16      	ldr	r3, [pc, #88]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 8004410:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004414:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004416:	4b14      	ldr	r3, [pc, #80]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 8004418:	2200      	movs	r2, #0
 800441a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800441c:	4b12      	ldr	r3, [pc, #72]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 800441e:	2200      	movs	r2, #0
 8004420:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004422:	4b11      	ldr	r3, [pc, #68]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 8004424:	2200      	movs	r2, #0
 8004426:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004428:	480f      	ldr	r0, [pc, #60]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 800442a:	f003 f803 	bl	8007434 <HAL_DMA_Init>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d001      	beq.n	8004438 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8004434:	f7ff fdb0 	bl	8003f98 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a0b      	ldr	r2, [pc, #44]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 800443c:	639a      	str	r2, [r3, #56]	@ 0x38
 800443e:	4a0a      	ldr	r2, [pc, #40]	@ (8004468 <HAL_ADC_MspInit+0xf4>)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8004444:	2200      	movs	r2, #0
 8004446:	2100      	movs	r1, #0
 8004448:	2012      	movs	r0, #18
 800444a:	f002 ff92 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800444e:	2012      	movs	r0, #18
 8004450:	f002 ffab 	bl	80073aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004454:	bf00      	nop
 8004456:	3728      	adds	r7, #40	@ 0x28
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40012000 	.word	0x40012000
 8004460:	40023800 	.word	0x40023800
 8004464:	40020000 	.word	0x40020000
 8004468:	20000398 	.word	0x20000398
 800446c:	40026410 	.word	0x40026410

08004470 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08c      	sub	sp, #48	@ 0x30
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004478:	f107 031c 	add.w	r3, r7, #28
 800447c:	2200      	movs	r2, #0
 800447e:	601a      	str	r2, [r3, #0]
 8004480:	605a      	str	r2, [r3, #4]
 8004482:	609a      	str	r2, [r3, #8]
 8004484:	60da      	str	r2, [r3, #12]
 8004486:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a66      	ldr	r2, [pc, #408]	@ (8004628 <HAL_CAN_MspInit+0x1b8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d165      	bne.n	800455e <HAL_CAN_MspInit+0xee>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004492:	4b66      	ldr	r3, [pc, #408]	@ (800462c <HAL_CAN_MspInit+0x1bc>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3301      	adds	r3, #1
 8004498:	4a64      	ldr	r2, [pc, #400]	@ (800462c <HAL_CAN_MspInit+0x1bc>)
 800449a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800449c:	4b63      	ldr	r3, [pc, #396]	@ (800462c <HAL_CAN_MspInit+0x1bc>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d10d      	bne.n	80044c0 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80044a4:	2300      	movs	r3, #0
 80044a6:	61bb      	str	r3, [r7, #24]
 80044a8:	4b61      	ldr	r3, [pc, #388]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	4a60      	ldr	r2, [pc, #384]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80044ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80044b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80044b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044bc:	61bb      	str	r3, [r7, #24]
 80044be:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044c0:	2300      	movs	r3, #0
 80044c2:	617b      	str	r3, [r7, #20]
 80044c4:	4b5a      	ldr	r3, [pc, #360]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80044c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c8:	4a59      	ldr	r2, [pc, #356]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80044ca:	f043 0308 	orr.w	r3, r3, #8
 80044ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80044d0:	4b57      	ldr	r3, [pc, #348]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d4:	f003 0308 	and.w	r3, r3, #8
 80044d8:	617b      	str	r3, [r7, #20]
 80044da:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80044dc:	2301      	movs	r3, #1
 80044de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044e0:	2302      	movs	r3, #2
 80044e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044e4:	2301      	movs	r3, #1
 80044e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044e8:	2303      	movs	r3, #3
 80044ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80044ec:	2309      	movs	r3, #9
 80044ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044f0:	f107 031c 	add.w	r3, r7, #28
 80044f4:	4619      	mov	r1, r3
 80044f6:	484f      	ldr	r0, [pc, #316]	@ (8004634 <HAL_CAN_MspInit+0x1c4>)
 80044f8:	f003 fb26 	bl	8007b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80044fc:	2302      	movs	r3, #2
 80044fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004500:	2302      	movs	r3, #2
 8004502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004504:	2300      	movs	r3, #0
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004508:	2303      	movs	r3, #3
 800450a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800450c:	2309      	movs	r3, #9
 800450e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004510:	f107 031c 	add.w	r3, r7, #28
 8004514:	4619      	mov	r1, r3
 8004516:	4847      	ldr	r0, [pc, #284]	@ (8004634 <HAL_CAN_MspInit+0x1c4>)
 8004518:	f003 fb16 	bl	8007b48 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800451c:	2200      	movs	r2, #0
 800451e:	2100      	movs	r1, #0
 8004520:	2013      	movs	r0, #19
 8004522:	f002 ff26 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004526:	2013      	movs	r0, #19
 8004528:	f002 ff3f 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 1);
 800452c:	2201      	movs	r2, #1
 800452e:	2100      	movs	r1, #0
 8004530:	2014      	movs	r0, #20
 8004532:	f002 ff1e 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004536:	2014      	movs	r0, #20
 8004538:	f002 ff37 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800453c:	2200      	movs	r2, #0
 800453e:	2100      	movs	r1, #0
 8004540:	2015      	movs	r0, #21
 8004542:	f002 ff16 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004546:	2015      	movs	r0, #21
 8004548:	f002 ff2f 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800454c:	2200      	movs	r2, #0
 800454e:	2100      	movs	r1, #0
 8004550:	2016      	movs	r0, #22
 8004552:	f002 ff0e 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8004556:	2016      	movs	r0, #22
 8004558:	f002 ff27 	bl	80073aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 800455c:	e060      	b.n	8004620 <HAL_CAN_MspInit+0x1b0>
  else if(hcan->Instance==CAN2)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a35      	ldr	r2, [pc, #212]	@ (8004638 <HAL_CAN_MspInit+0x1c8>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d15b      	bne.n	8004620 <HAL_CAN_MspInit+0x1b0>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004568:	2300      	movs	r3, #0
 800456a:	613b      	str	r3, [r7, #16]
 800456c:	4b30      	ldr	r3, [pc, #192]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004570:	4a2f      	ldr	r2, [pc, #188]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 8004572:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004576:	6413      	str	r3, [r2, #64]	@ 0x40
 8004578:	4b2d      	ldr	r3, [pc, #180]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 800457a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004580:	613b      	str	r3, [r7, #16]
 8004582:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004584:	4b29      	ldr	r3, [pc, #164]	@ (800462c <HAL_CAN_MspInit+0x1bc>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	3301      	adds	r3, #1
 800458a:	4a28      	ldr	r2, [pc, #160]	@ (800462c <HAL_CAN_MspInit+0x1bc>)
 800458c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800458e:	4b27      	ldr	r3, [pc, #156]	@ (800462c <HAL_CAN_MspInit+0x1bc>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d10d      	bne.n	80045b2 <HAL_CAN_MspInit+0x142>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004596:	2300      	movs	r3, #0
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	4b25      	ldr	r3, [pc, #148]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 800459c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459e:	4a24      	ldr	r2, [pc, #144]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80045a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80045a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045a6:	4b22      	ldr	r3, [pc, #136]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80045a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045b2:	2300      	movs	r3, #0
 80045b4:	60bb      	str	r3, [r7, #8]
 80045b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80045b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80045bc:	f043 0302 	orr.w	r3, r3, #2
 80045c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80045c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004630 <HAL_CAN_MspInit+0x1c0>)
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	60bb      	str	r3, [r7, #8]
 80045cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80045ce:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80045d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d4:	2302      	movs	r3, #2
 80045d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d8:	2300      	movs	r3, #0
 80045da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045dc:	2303      	movs	r3, #3
 80045de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80045e0:	2309      	movs	r3, #9
 80045e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045e4:	f107 031c 	add.w	r3, r7, #28
 80045e8:	4619      	mov	r1, r3
 80045ea:	4814      	ldr	r0, [pc, #80]	@ (800463c <HAL_CAN_MspInit+0x1cc>)
 80045ec:	f003 faac 	bl	8007b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 80045f0:	2200      	movs	r2, #0
 80045f2:	2100      	movs	r1, #0
 80045f4:	203f      	movs	r0, #63	@ 0x3f
 80045f6:	f002 febc 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 80045fa:	203f      	movs	r0, #63	@ 0x3f
 80045fc:	f002 fed5 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 1);
 8004600:	2201      	movs	r2, #1
 8004602:	2100      	movs	r1, #0
 8004604:	2040      	movs	r0, #64	@ 0x40
 8004606:	f002 feb4 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800460a:	2040      	movs	r0, #64	@ 0x40
 800460c:	f002 fecd 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 1);
 8004610:	2201      	movs	r2, #1
 8004612:	2100      	movs	r1, #0
 8004614:	2041      	movs	r0, #65	@ 0x41
 8004616:	f002 feac 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800461a:	2041      	movs	r0, #65	@ 0x41
 800461c:	f002 fec5 	bl	80073aa <HAL_NVIC_EnableIRQ>
}
 8004620:	bf00      	nop
 8004622:	3730      	adds	r7, #48	@ 0x30
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	40006400 	.word	0x40006400
 800462c:	200017b8 	.word	0x200017b8
 8004630:	40023800 	.word	0x40023800
 8004634:	40020c00 	.word	0x40020c00
 8004638:	40006800 	.word	0x40006800
 800463c:	40020400 	.word	0x40020400

08004640 <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a27      	ldr	r2, [pc, #156]	@ (80046ec <HAL_CAN_MspDeInit+0xac>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d11f      	bne.n	8004692 <HAL_CAN_MspDeInit+0x52>
  {
    /* USER CODE BEGIN CAN1_MspDeInit 0 */

    /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_CAN1_CLK_ENABLED--;
 8004652:	4b27      	ldr	r3, [pc, #156]	@ (80046f0 <HAL_CAN_MspDeInit+0xb0>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	3b01      	subs	r3, #1
 8004658:	4a25      	ldr	r2, [pc, #148]	@ (80046f0 <HAL_CAN_MspDeInit+0xb0>)
 800465a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 800465c:	4b24      	ldr	r3, [pc, #144]	@ (80046f0 <HAL_CAN_MspDeInit+0xb0>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d105      	bne.n	8004670 <HAL_CAN_MspDeInit+0x30>
      __HAL_RCC_CAN1_CLK_DISABLE();
 8004664:	4b23      	ldr	r3, [pc, #140]	@ (80046f4 <HAL_CAN_MspDeInit+0xb4>)
 8004666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004668:	4a22      	ldr	r2, [pc, #136]	@ (80046f4 <HAL_CAN_MspDeInit+0xb4>)
 800466a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800466e:	6413      	str	r3, [r2, #64]	@ 0x40

    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 8004670:	2103      	movs	r1, #3
 8004672:	4821      	ldr	r0, [pc, #132]	@ (80046f8 <HAL_CAN_MspDeInit+0xb8>)
 8004674:	f003 fc04 	bl	8007e80 <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 8004678:	2013      	movs	r0, #19
 800467a:	f002 fea4 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 800467e:	2014      	movs	r0, #20
 8004680:	f002 fea1 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 8004684:	2015      	movs	r0, #21
 8004686:	f002 fe9e 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 800468a:	2016      	movs	r0, #22
 800468c:	f002 fe9b 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN CAN2_MspDeInit 1 */

    /* USER CODE END CAN2_MspDeInit 1 */
  }

}
 8004690:	e027      	b.n	80046e2 <HAL_CAN_MspDeInit+0xa2>
  else if(hcan->Instance==CAN2)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a19      	ldr	r2, [pc, #100]	@ (80046fc <HAL_CAN_MspDeInit+0xbc>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d122      	bne.n	80046e2 <HAL_CAN_MspDeInit+0xa2>
    __HAL_RCC_CAN2_CLK_DISABLE();
 800469c:	4b15      	ldr	r3, [pc, #84]	@ (80046f4 <HAL_CAN_MspDeInit+0xb4>)
 800469e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a0:	4a14      	ldr	r2, [pc, #80]	@ (80046f4 <HAL_CAN_MspDeInit+0xb4>)
 80046a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046a6:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_RCC_CAN1_CLK_ENABLED--;
 80046a8:	4b11      	ldr	r3, [pc, #68]	@ (80046f0 <HAL_CAN_MspDeInit+0xb0>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	3b01      	subs	r3, #1
 80046ae:	4a10      	ldr	r2, [pc, #64]	@ (80046f0 <HAL_CAN_MspDeInit+0xb0>)
 80046b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==0){
 80046b2:	4b0f      	ldr	r3, [pc, #60]	@ (80046f0 <HAL_CAN_MspDeInit+0xb0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d105      	bne.n	80046c6 <HAL_CAN_MspDeInit+0x86>
      __HAL_RCC_CAN1_CLK_DISABLE();
 80046ba:	4b0e      	ldr	r3, [pc, #56]	@ (80046f4 <HAL_CAN_MspDeInit+0xb4>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046be:	4a0d      	ldr	r2, [pc, #52]	@ (80046f4 <HAL_CAN_MspDeInit+0xb4>)
 80046c0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80046c4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 80046c6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80046ca:	480d      	ldr	r0, [pc, #52]	@ (8004700 <HAL_CAN_MspDeInit+0xc0>)
 80046cc:	f003 fbd8 	bl	8007e80 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(CAN2_TX_IRQn);
 80046d0:	203f      	movs	r0, #63	@ 0x3f
 80046d2:	f002 fe78 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 80046d6:	2040      	movs	r0, #64	@ 0x40
 80046d8:	f002 fe75 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 80046dc:	2041      	movs	r0, #65	@ 0x41
 80046de:	f002 fe72 	bl	80073c6 <HAL_NVIC_DisableIRQ>
}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	40006400 	.word	0x40006400
 80046f0:	200017b8 	.word	0x200017b8
 80046f4:	40023800 	.word	0x40023800
 80046f8:	40020c00 	.word	0x40020c00
 80046fc:	40006800 	.word	0x40006800
 8004700:	40020400 	.word	0x40020400

08004704 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0b      	ldr	r2, [pc, #44]	@ (8004740 <HAL_CRC_MspInit+0x3c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d10d      	bne.n	8004732 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8004716:	2300      	movs	r3, #0
 8004718:	60fb      	str	r3, [r7, #12]
 800471a:	4b0a      	ldr	r3, [pc, #40]	@ (8004744 <HAL_CRC_MspInit+0x40>)
 800471c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471e:	4a09      	ldr	r2, [pc, #36]	@ (8004744 <HAL_CRC_MspInit+0x40>)
 8004720:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004724:	6313      	str	r3, [r2, #48]	@ 0x30
 8004726:	4b07      	ldr	r3, [pc, #28]	@ (8004744 <HAL_CRC_MspInit+0x40>)
 8004728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800472a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800472e:	60fb      	str	r3, [r7, #12]
 8004730:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8004732:	bf00      	nop
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40023000 	.word	0x40023000
 8004744:	40023800 	.word	0x40023800

08004748 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08a      	sub	sp, #40	@ 0x28
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004750:	f107 0314 	add.w	r3, r7, #20
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	605a      	str	r2, [r3, #4]
 800475a:	609a      	str	r2, [r3, #8]
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a31      	ldr	r2, [pc, #196]	@ (800482c <HAL_I2C_MspInit+0xe4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d15b      	bne.n	8004822 <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	613b      	str	r3, [r7, #16]
 800476e:	4b30      	ldr	r3, [pc, #192]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 8004770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004772:	4a2f      	ldr	r2, [pc, #188]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 8004774:	f043 0304 	orr.w	r3, r3, #4
 8004778:	6313      	str	r3, [r2, #48]	@ 0x30
 800477a:	4b2d      	ldr	r3, [pc, #180]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 800477c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477e:	f003 0304 	and.w	r3, r3, #4
 8004782:	613b      	str	r3, [r7, #16]
 8004784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004786:	2300      	movs	r3, #0
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	4b29      	ldr	r3, [pc, #164]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478e:	4a28      	ldr	r2, [pc, #160]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	6313      	str	r3, [r2, #48]	@ 0x30
 8004796:	4b26      	ldr	r3, [pc, #152]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 8004798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	60fb      	str	r3, [r7, #12]
 80047a0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80047a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047a8:	2312      	movs	r3, #18
 80047aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047ac:	2301      	movs	r3, #1
 80047ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047b0:	2303      	movs	r3, #3
 80047b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80047b4:	2304      	movs	r3, #4
 80047b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047b8:	f107 0314 	add.w	r3, r7, #20
 80047bc:	4619      	mov	r1, r3
 80047be:	481d      	ldr	r0, [pc, #116]	@ (8004834 <HAL_I2C_MspInit+0xec>)
 80047c0:	f003 f9c2 	bl	8007b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80047c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80047c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047ca:	2312      	movs	r3, #18
 80047cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047ce:	2301      	movs	r3, #1
 80047d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047d2:	2303      	movs	r3, #3
 80047d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80047d6:	2304      	movs	r3, #4
 80047d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047da:	f107 0314 	add.w	r3, r7, #20
 80047de:	4619      	mov	r1, r3
 80047e0:	4815      	ldr	r0, [pc, #84]	@ (8004838 <HAL_I2C_MspInit+0xf0>)
 80047e2:	f003 f9b1 	bl	8007b48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	4b11      	ldr	r3, [pc, #68]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 80047ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ee:	4a10      	ldr	r2, [pc, #64]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 80047f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80047f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004830 <HAL_I2C_MspInit+0xe8>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 1, 0);
 8004802:	2200      	movs	r2, #0
 8004804:	2101      	movs	r1, #1
 8004806:	2048      	movs	r0, #72	@ 0x48
 8004808:	f002 fdb3 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800480c:	2048      	movs	r0, #72	@ 0x48
 800480e:	f002 fdcc 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 1, 1);
 8004812:	2201      	movs	r2, #1
 8004814:	2101      	movs	r1, #1
 8004816:	2049      	movs	r0, #73	@ 0x49
 8004818:	f002 fdab 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 800481c:	2049      	movs	r0, #73	@ 0x49
 800481e:	f002 fdc4 	bl	80073aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8004822:	bf00      	nop
 8004824:	3728      	adds	r7, #40	@ 0x28
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40005c00 	.word	0x40005c00
 8004830:	40023800 	.word	0x40023800
 8004834:	40020800 	.word	0x40020800
 8004838:	40020000 	.word	0x40020000

0800483c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a0e      	ldr	r2, [pc, #56]	@ (8004884 <HAL_I2C_MspDeInit+0x48>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d115      	bne.n	800487a <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 800484e:	4b0e      	ldr	r3, [pc, #56]	@ (8004888 <HAL_I2C_MspDeInit+0x4c>)
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	4a0d      	ldr	r2, [pc, #52]	@ (8004888 <HAL_I2C_MspDeInit+0x4c>)
 8004854:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004858:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800485a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800485e:	480b      	ldr	r0, [pc, #44]	@ (800488c <HAL_I2C_MspDeInit+0x50>)
 8004860:	f003 fb0e 	bl	8007e80 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8004864:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004868:	4809      	ldr	r0, [pc, #36]	@ (8004890 <HAL_I2C_MspDeInit+0x54>)
 800486a:	f003 fb09 	bl	8007e80 <HAL_GPIO_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800486e:	2048      	movs	r0, #72	@ 0x48
 8004870:	f002 fda9 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8004874:	2049      	movs	r0, #73	@ 0x49
 8004876:	f002 fda6 	bl	80073c6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800487a:	bf00      	nop
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40005c00 	.word	0x40005c00
 8004888:	40023800 	.word	0x40023800
 800488c:	40020800 	.word	0x40020800
 8004890:	40020000 	.word	0x40020000

08004894 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b08a      	sub	sp, #40	@ 0x28
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800489c:	f107 0314 	add.w	r3, r7, #20
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	605a      	str	r2, [r3, #4]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a28      	ldr	r2, [pc, #160]	@ (8004954 <HAL_SPI_MspInit+0xc0>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d14a      	bne.n	800494c <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80048b6:	2300      	movs	r3, #0
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	4a26      	ldr	r2, [pc, #152]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80048c6:	4b24      	ldr	r3, [pc, #144]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	4b20      	ldr	r3, [pc, #128]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048da:	4a1f      	ldr	r2, [pc, #124]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048dc:	f043 0304 	orr.w	r3, r3, #4
 80048e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80048e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e6:	f003 0304 	and.w	r3, r3, #4
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ee:	2300      	movs	r3, #0
 80048f0:	60bb      	str	r3, [r7, #8]
 80048f2:	4b19      	ldr	r3, [pc, #100]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f6:	4a18      	ldr	r2, [pc, #96]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 80048f8:	f043 0302 	orr.w	r3, r3, #2
 80048fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80048fe:	4b16      	ldr	r3, [pc, #88]	@ (8004958 <HAL_SPI_MspInit+0xc4>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	60bb      	str	r3, [r7, #8]
 8004908:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800490a:	230c      	movs	r3, #12
 800490c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800490e:	2302      	movs	r3, #2
 8004910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004912:	2300      	movs	r3, #0
 8004914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004916:	2303      	movs	r3, #3
 8004918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800491a:	2305      	movs	r3, #5
 800491c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800491e:	f107 0314 	add.w	r3, r7, #20
 8004922:	4619      	mov	r1, r3
 8004924:	480d      	ldr	r0, [pc, #52]	@ (800495c <HAL_SPI_MspInit+0xc8>)
 8004926:	f003 f90f 	bl	8007b48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800492a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800492e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004930:	2302      	movs	r3, #2
 8004932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004934:	2300      	movs	r3, #0
 8004936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004938:	2303      	movs	r3, #3
 800493a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800493c:	2305      	movs	r3, #5
 800493e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004940:	f107 0314 	add.w	r3, r7, #20
 8004944:	4619      	mov	r1, r3
 8004946:	4806      	ldr	r0, [pc, #24]	@ (8004960 <HAL_SPI_MspInit+0xcc>)
 8004948:	f003 f8fe 	bl	8007b48 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800494c:	bf00      	nop
 800494e:	3728      	adds	r7, #40	@ 0x28
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	40003800 	.word	0x40003800
 8004958:	40023800 	.word	0x40023800
 800495c:	40020800 	.word	0x40020800
 8004960:	40020400 	.word	0x40020400

08004964 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b094      	sub	sp, #80	@ 0x50
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800496c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004970:	2200      	movs	r2, #0
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	605a      	str	r2, [r3, #4]
 8004976:	609a      	str	r2, [r3, #8]
 8004978:	60da      	str	r2, [r3, #12]
 800497a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a97      	ldr	r2, [pc, #604]	@ (8004be0 <HAL_TIM_Base_MspInit+0x27c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d14d      	bne.n	8004a22 <HAL_TIM_Base_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004986:	2300      	movs	r3, #0
 8004988:	63bb      	str	r3, [r7, #56]	@ 0x38
 800498a:	4b96      	ldr	r3, [pc, #600]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 800498c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498e:	4a95      	ldr	r2, [pc, #596]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004990:	f043 0301 	orr.w	r3, r3, #1
 8004994:	6453      	str	r3, [r2, #68]	@ 0x44
 8004996:	4b93      	ldr	r3, [pc, #588]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80049a2:	2300      	movs	r3, #0
 80049a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a6:	4b8f      	ldr	r3, [pc, #572]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 80049a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049aa:	4a8e      	ldr	r2, [pc, #568]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 80049ac:	f043 0310 	orr.w	r3, r3, #16
 80049b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80049b2:	4b8c      	ldr	r3, [pc, #560]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 80049b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80049bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80049be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80049c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c4:	2302      	movs	r3, #2
 80049c6:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c8:	2300      	movs	r3, #0
 80049ca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049cc:	2300      	movs	r3, #0
 80049ce:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80049d0:	2301      	movs	r3, #1
 80049d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80049d4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80049d8:	4619      	mov	r1, r3
 80049da:	4883      	ldr	r0, [pc, #524]	@ (8004be8 <HAL_TIM_Base_MspInit+0x284>)
 80049dc:	f003 f8b4 	bl	8007b48 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80049e0:	2200      	movs	r2, #0
 80049e2:	2100      	movs	r1, #0
 80049e4:	2018      	movs	r0, #24
 80049e6:	f002 fcc4 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80049ea:	2018      	movs	r0, #24
 80049ec:	f002 fcdd 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80049f0:	2200      	movs	r2, #0
 80049f2:	2100      	movs	r1, #0
 80049f4:	2019      	movs	r0, #25
 80049f6:	f002 fcbc 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80049fa:	2019      	movs	r0, #25
 80049fc:	f002 fcd5 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004a00:	2200      	movs	r2, #0
 8004a02:	2100      	movs	r1, #0
 8004a04:	201a      	movs	r0, #26
 8004a06:	f002 fcb4 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004a0a:	201a      	movs	r0, #26
 8004a0c:	f002 fccd 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 8004a10:	2200      	movs	r2, #0
 8004a12:	2102      	movs	r1, #2
 8004a14:	201b      	movs	r0, #27
 8004a16:	f002 fcac 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004a1a:	201b      	movs	r0, #27
 8004a1c:	f002 fcc5 	bl	80073aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004a20:	e143      	b.n	8004caa <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM2)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a2a:	d134      	bne.n	8004a96 <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a30:	4b6c      	ldr	r3, [pc, #432]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	4a6b      	ldr	r2, [pc, #428]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004a36:	f043 0301 	orr.w	r3, r3, #1
 8004a3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a3c:	4b69      	ldr	r3, [pc, #420]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a48:	2300      	movs	r3, #0
 8004a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a4c:	4b65      	ldr	r3, [pc, #404]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a50:	4a64      	ldr	r2, [pc, #400]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004a52:	f043 0301 	orr.w	r3, r3, #1
 8004a56:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a58:	4b62      	ldr	r3, [pc, #392]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5c:	f003 0301 	and.w	r3, r3, #1
 8004a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004a64:	2320      	movs	r3, #32
 8004a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a68:	2302      	movs	r3, #2
 8004a6a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a70:	2300      	movs	r3, #0
 8004a72:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a74:	2301      	movs	r3, #1
 8004a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a78:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	485b      	ldr	r0, [pc, #364]	@ (8004bec <HAL_TIM_Base_MspInit+0x288>)
 8004a80:	f003 f862 	bl	8007b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 1);
 8004a84:	2201      	movs	r2, #1
 8004a86:	2102      	movs	r1, #2
 8004a88:	201c      	movs	r0, #28
 8004a8a:	f002 fc72 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004a8e:	201c      	movs	r0, #28
 8004a90:	f002 fc8b 	bl	80073aa <HAL_NVIC_EnableIRQ>
}
 8004a94:	e109      	b.n	8004caa <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM3)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a55      	ldr	r2, [pc, #340]	@ (8004bf0 <HAL_TIM_Base_MspInit+0x28c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d134      	bne.n	8004b0a <HAL_TIM_Base_MspInit+0x1a6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aa4:	4b4f      	ldr	r3, [pc, #316]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa8:	4a4e      	ldr	r2, [pc, #312]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004aaa:	f043 0302 	orr.w	r3, r3, #2
 8004aae:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ab0:	4b4c      	ldr	r3, [pc, #304]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004abc:	2300      	movs	r3, #0
 8004abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ac0:	4b48      	ldr	r3, [pc, #288]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac4:	4a47      	ldr	r2, [pc, #284]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004ac6:	f043 0302 	orr.w	r3, r3, #2
 8004aca:	6313      	str	r3, [r2, #48]	@ 0x30
 8004acc:	4b45      	ldr	r3, [pc, #276]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004ad8:	2310      	movs	r3, #16
 8004ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004adc:	2302      	movs	r3, #2
 8004ade:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ae8:	2302      	movs	r3, #2
 8004aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aec:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004af0:	4619      	mov	r1, r3
 8004af2:	4840      	ldr	r0, [pc, #256]	@ (8004bf4 <HAL_TIM_Base_MspInit+0x290>)
 8004af4:	f003 f828 	bl	8007b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004af8:	2200      	movs	r2, #0
 8004afa:	2100      	movs	r1, #0
 8004afc:	201d      	movs	r0, #29
 8004afe:	f002 fc38 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004b02:	201d      	movs	r0, #29
 8004b04:	f002 fc51 	bl	80073aa <HAL_NVIC_EnableIRQ>
}
 8004b08:	e0cf      	b.n	8004caa <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM4)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a3a      	ldr	r2, [pc, #232]	@ (8004bf8 <HAL_TIM_Base_MspInit+0x294>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d135      	bne.n	8004b80 <HAL_TIM_Base_MspInit+0x21c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004b14:	2300      	movs	r3, #0
 8004b16:	623b      	str	r3, [r7, #32]
 8004b18:	4b32      	ldr	r3, [pc, #200]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1c:	4a31      	ldr	r2, [pc, #196]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b1e:	f043 0304 	orr.w	r3, r3, #4
 8004b22:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b24:	4b2f      	ldr	r3, [pc, #188]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b28:	f003 0304 	and.w	r3, r3, #4
 8004b2c:	623b      	str	r3, [r7, #32]
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b30:	2300      	movs	r3, #0
 8004b32:	61fb      	str	r3, [r7, #28]
 8004b34:	4b2b      	ldr	r3, [pc, #172]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b38:	4a2a      	ldr	r2, [pc, #168]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b3a:	f043 0308 	orr.w	r3, r3, #8
 8004b3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b40:	4b28      	ldr	r3, [pc, #160]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b44:	f003 0308 	and.w	r3, r3, #8
 8004b48:	61fb      	str	r3, [r7, #28]
 8004b4a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004b4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b52:	2302      	movs	r3, #2
 8004b54:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b56:	2300      	movs	r3, #0
 8004b58:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004b5e:	2302      	movs	r3, #2
 8004b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b62:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004b66:	4619      	mov	r1, r3
 8004b68:	4824      	ldr	r0, [pc, #144]	@ (8004bfc <HAL_TIM_Base_MspInit+0x298>)
 8004b6a:	f002 ffed 	bl	8007b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8004b6e:	2200      	movs	r2, #0
 8004b70:	2102      	movs	r1, #2
 8004b72:	201e      	movs	r0, #30
 8004b74:	f002 fbfd 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004b78:	201e      	movs	r0, #30
 8004b7a:	f002 fc16 	bl	80073aa <HAL_NVIC_EnableIRQ>
}
 8004b7e:	e094      	b.n	8004caa <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM6)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a1e      	ldr	r2, [pc, #120]	@ (8004c00 <HAL_TIM_Base_MspInit+0x29c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d10e      	bne.n	8004ba8 <HAL_TIM_Base_MspInit+0x244>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	4b15      	ldr	r3, [pc, #84]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b92:	4a14      	ldr	r2, [pc, #80]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b94:	f043 0310 	orr.w	r3, r3, #16
 8004b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b9a:	4b12      	ldr	r3, [pc, #72]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	69bb      	ldr	r3, [r7, #24]
}
 8004ba6:	e080      	b.n	8004caa <HAL_TIM_Base_MspInit+0x346>
  else if(htim_base->Instance==TIM7)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a15      	ldr	r2, [pc, #84]	@ (8004c04 <HAL_TIM_Base_MspInit+0x2a0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d12a      	bne.n	8004c08 <HAL_TIM_Base_MspInit+0x2a4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	617b      	str	r3, [r7, #20]
 8004bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	4a0a      	ldr	r2, [pc, #40]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004bbc:	f043 0320 	orr.w	r3, r3, #32
 8004bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bc2:	4b08      	ldr	r3, [pc, #32]	@ (8004be4 <HAL_TIM_Base_MspInit+0x280>)
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	f003 0320 	and.w	r3, r3, #32
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004bce:	2200      	movs	r2, #0
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	2037      	movs	r0, #55	@ 0x37
 8004bd4:	f002 fbcd 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004bd8:	2037      	movs	r0, #55	@ 0x37
 8004bda:	f002 fbe6 	bl	80073aa <HAL_NVIC_EnableIRQ>
}
 8004bde:	e064      	b.n	8004caa <HAL_TIM_Base_MspInit+0x346>
 8004be0:	40010000 	.word	0x40010000
 8004be4:	40023800 	.word	0x40023800
 8004be8:	40021000 	.word	0x40021000
 8004bec:	40020000 	.word	0x40020000
 8004bf0:	40000400 	.word	0x40000400
 8004bf4:	40020400 	.word	0x40020400
 8004bf8:	40000800 	.word	0x40000800
 8004bfc:	40020c00 	.word	0x40020c00
 8004c00:	40001000 	.word	0x40001000
 8004c04:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM8)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a29      	ldr	r2, [pc, #164]	@ (8004cb4 <HAL_TIM_Base_MspInit+0x350>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d14b      	bne.n	8004caa <HAL_TIM_Base_MspInit+0x346>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004c12:	2300      	movs	r3, #0
 8004c14:	613b      	str	r3, [r7, #16]
 8004c16:	4b28      	ldr	r3, [pc, #160]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x354>)
 8004c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c1a:	4a27      	ldr	r2, [pc, #156]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x354>)
 8004c1c:	f043 0302 	orr.w	r3, r3, #2
 8004c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c22:	4b25      	ldr	r3, [pc, #148]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x354>)
 8004c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	613b      	str	r3, [r7, #16]
 8004c2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60fb      	str	r3, [r7, #12]
 8004c32:	4b21      	ldr	r3, [pc, #132]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x354>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c36:	4a20      	ldr	r2, [pc, #128]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x354>)
 8004c38:	f043 0304 	orr.w	r3, r3, #4
 8004c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cb8 <HAL_TIM_Base_MspInit+0x354>)
 8004c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	60fb      	str	r3, [r7, #12]
 8004c48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c4a:	2340      	movs	r3, #64	@ 0x40
 8004c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c4e:	2302      	movs	r3, #2
 8004c50:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c52:	2300      	movs	r3, #0
 8004c54:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c56:	2300      	movs	r3, #0
 8004c58:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c5e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004c62:	4619      	mov	r1, r3
 8004c64:	4815      	ldr	r0, [pc, #84]	@ (8004cbc <HAL_TIM_Base_MspInit+0x358>)
 8004c66:	f002 ff6f 	bl	8007b48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	202b      	movs	r0, #43	@ 0x2b
 8004c70:	f002 fb7f 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004c74:	202b      	movs	r0, #43	@ 0x2b
 8004c76:	f002 fb98 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	202c      	movs	r0, #44	@ 0x2c
 8004c80:	f002 fb77 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004c84:	202c      	movs	r0, #44	@ 0x2c
 8004c86:	f002 fb90 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	202d      	movs	r0, #45	@ 0x2d
 8004c90:	f002 fb6f 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004c94:	202d      	movs	r0, #45	@ 0x2d
 8004c96:	f002 fb88 	bl	80073aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 2, 1);
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	2102      	movs	r1, #2
 8004c9e:	202e      	movs	r0, #46	@ 0x2e
 8004ca0:	f002 fb67 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004ca4:	202e      	movs	r0, #46	@ 0x2e
 8004ca6:	f002 fb80 	bl	80073aa <HAL_NVIC_EnableIRQ>
}
 8004caa:	bf00      	nop
 8004cac:	3750      	adds	r7, #80	@ 0x50
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	40010400 	.word	0x40010400
 8004cb8:	40023800 	.word	0x40023800
 8004cbc:	40020800 	.word	0x40020800

08004cc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc8:	f107 030c 	add.w	r3, r7, #12
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	605a      	str	r2, [r3, #4]
 8004cd2:	609a      	str	r2, [r3, #8]
 8004cd4:	60da      	str	r2, [r3, #12]
 8004cd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a12      	ldr	r2, [pc, #72]	@ (8004d28 <HAL_TIM_MspPostInit+0x68>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d11e      	bne.n	8004d20 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	4b11      	ldr	r3, [pc, #68]	@ (8004d2c <HAL_TIM_MspPostInit+0x6c>)
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cea:	4a10      	ldr	r2, [pc, #64]	@ (8004d2c <HAL_TIM_MspPostInit+0x6c>)
 8004cec:	f043 0310 	orr.w	r3, r3, #16
 8004cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8004d2c <HAL_TIM_MspPostInit+0x6c>)
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf6:	f003 0310 	and.w	r3, r3, #16
 8004cfa:	60bb      	str	r3, [r7, #8]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004cfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004d02:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d04:	2302      	movs	r3, #2
 8004d06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004d10:	2301      	movs	r3, #1
 8004d12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004d14:	f107 030c 	add.w	r3, r7, #12
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4805      	ldr	r0, [pc, #20]	@ (8004d30 <HAL_TIM_MspPostInit+0x70>)
 8004d1c:	f002 ff14 	bl	8007b48 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004d20:	bf00      	nop
 8004d22:	3720      	adds	r7, #32
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	40010000 	.word	0x40010000
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	40021000 	.word	0x40021000

08004d34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b08a      	sub	sp, #40	@ 0x28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3c:	f107 0314 	add.w	r3, r7, #20
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	605a      	str	r2, [r3, #4]
 8004d46:	609a      	str	r2, [r3, #8]
 8004d48:	60da      	str	r2, [r3, #12]
 8004d4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a1d      	ldr	r2, [pc, #116]	@ (8004dc8 <HAL_UART_MspInit+0x94>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d134      	bne.n	8004dc0 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d56:	2300      	movs	r3, #0
 8004d58:	613b      	str	r3, [r7, #16]
 8004d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dcc <HAL_UART_MspInit+0x98>)
 8004d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8004dcc <HAL_UART_MspInit+0x98>)
 8004d60:	f043 0310 	orr.w	r3, r3, #16
 8004d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d66:	4b19      	ldr	r3, [pc, #100]	@ (8004dcc <HAL_UART_MspInit+0x98>)
 8004d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6a:	f003 0310 	and.w	r3, r3, #16
 8004d6e:	613b      	str	r3, [r7, #16]
 8004d70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	4b15      	ldr	r3, [pc, #84]	@ (8004dcc <HAL_UART_MspInit+0x98>)
 8004d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7a:	4a14      	ldr	r2, [pc, #80]	@ (8004dcc <HAL_UART_MspInit+0x98>)
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d82:	4b12      	ldr	r3, [pc, #72]	@ (8004dcc <HAL_UART_MspInit+0x98>)
 8004d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d8e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004d92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d94:	2302      	movs	r3, #2
 8004d96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004da0:	2307      	movs	r3, #7
 8004da2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004da4:	f107 0314 	add.w	r3, r7, #20
 8004da8:	4619      	mov	r1, r3
 8004daa:	4809      	ldr	r0, [pc, #36]	@ (8004dd0 <HAL_UART_MspInit+0x9c>)
 8004dac:	f002 fecc 	bl	8007b48 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004db0:	2200      	movs	r2, #0
 8004db2:	2100      	movs	r1, #0
 8004db4:	2025      	movs	r0, #37	@ 0x25
 8004db6:	f002 fadc 	bl	8007372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dba:	2025      	movs	r0, #37	@ 0x25
 8004dbc:	f002 faf5 	bl	80073aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004dc0:	bf00      	nop
 8004dc2:	3728      	adds	r7, #40	@ 0x28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	40011000 	.word	0x40011000
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	40020000 	.word	0x40020000

08004dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004dd8:	bf00      	nop
 8004dda:	e7fd      	b.n	8004dd8 <NMI_Handler+0x4>

08004ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004de0:	bf00      	nop
 8004de2:	e7fd      	b.n	8004de0 <HardFault_Handler+0x4>

08004de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004de8:	bf00      	nop
 8004dea:	e7fd      	b.n	8004de8 <MemManage_Handler+0x4>

08004dec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004df0:	bf00      	nop
 8004df2:	e7fd      	b.n	8004df0 <BusFault_Handler+0x4>

08004df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004df8:	bf00      	nop
 8004dfa:	e7fd      	b.n	8004df8 <UsageFault_Handler+0x4>

08004dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e00:	bf00      	nop
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e1c:	bf00      	nop
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e2a:	f000 fd35 	bl	8005898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004e32:	b480      	push	{r7}
 8004e34:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004e36:	bf00      	nop
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004e44:	4802      	ldr	r0, [pc, #8]	@ (8004e50 <ADC_IRQHandler+0x10>)
 8004e46:	f000 feca 	bl	8005bde <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20000350 	.word	0x20000350

08004e54 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004e58:	4802      	ldr	r0, [pc, #8]	@ (8004e64 <CAN1_TX_IRQHandler+0x10>)
 8004e5a:	f001 ff5c 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	200003f8 	.word	0x200003f8

08004e68 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004e6c:	4802      	ldr	r0, [pc, #8]	@ (8004e78 <CAN1_RX0_IRQHandler+0x10>)
 8004e6e:	f001 ff52 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	200003f8 	.word	0x200003f8

08004e7c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004e80:	4802      	ldr	r0, [pc, #8]	@ (8004e8c <CAN1_RX1_IRQHandler+0x10>)
 8004e82:	f001 ff48 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004e86:	bf00      	nop
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	200003f8 	.word	0x200003f8

08004e90 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004e94:	4802      	ldr	r0, [pc, #8]	@ (8004ea0 <CAN1_SCE_IRQHandler+0x10>)
 8004e96:	f001 ff3e 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	200003f8 	.word	0x200003f8

08004ea4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ea8:	4802      	ldr	r0, [pc, #8]	@ (8004eb4 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004eaa:	f006 ff9f 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	200004fc 	.word	0x200004fc

08004eb8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ebc:	4802      	ldr	r0, [pc, #8]	@ (8004ec8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004ebe:	f006 ff95 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	200004fc 	.word	0x200004fc

08004ecc <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ed0:	4802      	ldr	r0, [pc, #8]	@ (8004edc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004ed2:	f006 ff8b 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	200004fc 	.word	0x200004fc

08004ee0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ee4:	4802      	ldr	r0, [pc, #8]	@ (8004ef0 <TIM1_CC_IRQHandler+0x10>)
 8004ee6:	f006 ff81 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004eea:	bf00      	nop
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	200004fc 	.word	0x200004fc

08004ef4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004ef8:	4802      	ldr	r0, [pc, #8]	@ (8004f04 <TIM2_IRQHandler+0x10>)
 8004efa:	f006 ff77 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004efe:	bf00      	nop
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	20000544 	.word	0x20000544

08004f08 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004f0c:	4802      	ldr	r0, [pc, #8]	@ (8004f18 <TIM3_IRQHandler+0x10>)
 8004f0e:	f006 ff6d 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004f12:	bf00      	nop
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	2000058c 	.word	0x2000058c

08004f1c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004f20:	4802      	ldr	r0, [pc, #8]	@ (8004f2c <TIM4_IRQHandler+0x10>)
 8004f22:	f006 ff63 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004f26:	bf00      	nop
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	200005d4 	.word	0x200005d4

08004f30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004f34:	4802      	ldr	r0, [pc, #8]	@ (8004f40 <USART1_IRQHandler+0x10>)
 8004f36:	f008 f8cf 	bl	800d0d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004f3a:	bf00      	nop
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	200006f4 	.word	0x200006f4

08004f44 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f48:	4802      	ldr	r0, [pc, #8]	@ (8004f54 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8004f4a:	f006 ff4f 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004f4e:	bf00      	nop
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	200006ac 	.word	0x200006ac

08004f58 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f5c:	4802      	ldr	r0, [pc, #8]	@ (8004f68 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004f5e:	f006 ff45 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004f62:	bf00      	nop
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	200006ac 	.word	0x200006ac

08004f6c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f70:	4802      	ldr	r0, [pc, #8]	@ (8004f7c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004f72:	f006 ff3b 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004f76:	bf00      	nop
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	200006ac 	.word	0x200006ac

08004f80 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f84:	4802      	ldr	r0, [pc, #8]	@ (8004f90 <TIM8_CC_IRQHandler+0x10>)
 8004f86:	f006 ff31 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8004f8a:	bf00      	nop
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	200006ac 	.word	0x200006ac

08004f94 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004f98:	4802      	ldr	r0, [pc, #8]	@ (8004fa4 <TIM7_IRQHandler+0x10>)
 8004f9a:	f006 ff27 	bl	800bdec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000664 	.word	0x20000664

08004fa8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004fac:	4802      	ldr	r0, [pc, #8]	@ (8004fb8 <DMA2_Stream0_IRQHandler+0x10>)
 8004fae:	f002 fb81 	bl	80076b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000398 	.word	0x20000398

08004fbc <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004fc0:	4802      	ldr	r0, [pc, #8]	@ (8004fcc <CAN2_TX_IRQHandler+0x10>)
 8004fc2:	f001 fea8 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	20000420 	.word	0x20000420

08004fd0 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004fd4:	4802      	ldr	r0, [pc, #8]	@ (8004fe0 <CAN2_RX0_IRQHandler+0x10>)
 8004fd6:	f001 fe9e 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004fda:	bf00      	nop
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000420 	.word	0x20000420

08004fe4 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004fe8:	4802      	ldr	r0, [pc, #8]	@ (8004ff4 <CAN2_RX1_IRQHandler+0x10>)
 8004fea:	f001 fe94 	bl	8006d16 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004fee:	bf00      	nop
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000420 	.word	0x20000420

08004ff8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8004ffc:	4802      	ldr	r0, [pc, #8]	@ (8005008 <I2C3_EV_IRQHandler+0x10>)
 8004ffe:	f003 fc43 	bl	8008888 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8005002:	bf00      	nop
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20000450 	.word	0x20000450

0800500c <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8005010:	4802      	ldr	r0, [pc, #8]	@ (800501c <I2C3_ER_IRQHandler+0x10>)
 8005012:	f003 fdaa 	bl	8008b6a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8005016:	bf00      	nop
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20000450 	.word	0x20000450

08005020 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  return 1;
 8005024:	2301      	movs	r3, #1
}
 8005026:	4618      	mov	r0, r3
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <_kill>:

int _kill(int pid, int sig)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800503a:	f009 fea3 	bl	800ed84 <__errno>
 800503e:	4603      	mov	r3, r0
 8005040:	2216      	movs	r2, #22
 8005042:	601a      	str	r2, [r3, #0]
  return -1;
 8005044:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005048:	4618      	mov	r0, r3
 800504a:	3708      	adds	r7, #8
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <_exit>:

void _exit (int status)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005058:	f04f 31ff 	mov.w	r1, #4294967295
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7ff ffe7 	bl	8005030 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005062:	bf00      	nop
 8005064:	e7fd      	b.n	8005062 <_exit+0x12>

08005066 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b086      	sub	sp, #24
 800506a:	af00      	add	r7, sp, #0
 800506c:	60f8      	str	r0, [r7, #12]
 800506e:	60b9      	str	r1, [r7, #8]
 8005070:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	e00a      	b.n	800508e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005078:	f3af 8000 	nop.w
 800507c:	4601      	mov	r1, r0
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	60ba      	str	r2, [r7, #8]
 8005084:	b2ca      	uxtb	r2, r1
 8005086:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	3301      	adds	r3, #1
 800508c:	617b      	str	r3, [r7, #20]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	429a      	cmp	r2, r3
 8005094:	dbf0      	blt.n	8005078 <_read+0x12>
  }

  return len;
 8005096:	687b      	ldr	r3, [r7, #4]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3718      	adds	r7, #24
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b086      	sub	sp, #24
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ac:	2300      	movs	r3, #0
 80050ae:	617b      	str	r3, [r7, #20]
 80050b0:	e009      	b.n	80050c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	60ba      	str	r2, [r7, #8]
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	3301      	adds	r3, #1
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	dbf1      	blt.n	80050b2 <_write+0x12>
  }
  return len;
 80050ce:	687b      	ldr	r3, [r7, #4]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <_close>:

int _close(int file)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80050e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005100:	605a      	str	r2, [r3, #4]
  return 0;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <_isatty>:

int _isatty(int file)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005118:	2301      	movs	r3, #1
}
 800511a:	4618      	mov	r0, r3
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005126:	b480      	push	{r7}
 8005128:	b085      	sub	sp, #20
 800512a:	af00      	add	r7, sp, #0
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	3714      	adds	r7, #20
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005148:	4a14      	ldr	r2, [pc, #80]	@ (800519c <_sbrk+0x5c>)
 800514a:	4b15      	ldr	r3, [pc, #84]	@ (80051a0 <_sbrk+0x60>)
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005154:	4b13      	ldr	r3, [pc, #76]	@ (80051a4 <_sbrk+0x64>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d102      	bne.n	8005162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800515c:	4b11      	ldr	r3, [pc, #68]	@ (80051a4 <_sbrk+0x64>)
 800515e:	4a12      	ldr	r2, [pc, #72]	@ (80051a8 <_sbrk+0x68>)
 8005160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005162:	4b10      	ldr	r3, [pc, #64]	@ (80051a4 <_sbrk+0x64>)
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4413      	add	r3, r2
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	429a      	cmp	r2, r3
 800516e:	d207      	bcs.n	8005180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005170:	f009 fe08 	bl	800ed84 <__errno>
 8005174:	4603      	mov	r3, r0
 8005176:	220c      	movs	r2, #12
 8005178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800517a:	f04f 33ff 	mov.w	r3, #4294967295
 800517e:	e009      	b.n	8005194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005180:	4b08      	ldr	r3, [pc, #32]	@ (80051a4 <_sbrk+0x64>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005186:	4b07      	ldr	r3, [pc, #28]	@ (80051a4 <_sbrk+0x64>)
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4413      	add	r3, r2
 800518e:	4a05      	ldr	r2, [pc, #20]	@ (80051a4 <_sbrk+0x64>)
 8005190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005192:	68fb      	ldr	r3, [r7, #12]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20020000 	.word	0x20020000
 80051a0:	00000400 	.word	0x00000400
 80051a4:	200017bc 	.word	0x200017bc
 80051a8:	20001958 	.word	0x20001958

080051ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051b0:	4b06      	ldr	r3, [pc, #24]	@ (80051cc <SystemInit+0x20>)
 80051b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b6:	4a05      	ldr	r2, [pc, #20]	@ (80051cc <SystemInit+0x20>)
 80051b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80051bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80051c0:	bf00      	nop
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	e000ed00 	.word	0xe000ed00

080051d0 <delay_us>:

    return temp[FILTER_WINDOW_SIZE / 2];
}

// ==== DELAY MICRO GIÂY ====
void delay_us(uint16_t us) {
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	4603      	mov	r3, r0
 80051d8:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 80051da:	4b0a      	ldr	r3, [pc, #40]	@ (8005204 <delay_us+0x34>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2200      	movs	r2, #0
 80051e0:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim6);
 80051e2:	4808      	ldr	r0, [pc, #32]	@ (8005204 <delay_us+0x34>)
 80051e4:	f006 fa7a 	bl	800b6dc <HAL_TIM_Base_Start>
    while(__HAL_TIM_GET_COUNTER(&htim6) < us);
 80051e8:	bf00      	nop
 80051ea:	4b06      	ldr	r3, [pc, #24]	@ (8005204 <delay_us+0x34>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051f0:	88fb      	ldrh	r3, [r7, #6]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d3f9      	bcc.n	80051ea <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim6);
 80051f6:	4803      	ldr	r0, [pc, #12]	@ (8005204 <delay_us+0x34>)
 80051f8:	f006 fad8 	bl	800b7ac <HAL_TIM_Base_Stop>
}
 80051fc:	bf00      	nop
 80051fe:	3708      	adds	r7, #8
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	2000061c 	.word	0x2000061c

08005208 <US01_TriggerOne>:

// ==== TRIGGER MỘT CẢM BIẾN ====
void US01_TriggerOne(uint8_t id) {
 8005208:	b580      	push	{r7, lr}
 800520a:	b092      	sub	sp, #72	@ 0x48
 800520c:	af00      	add	r7, sp, #0
 800520e:	4603      	mov	r3, r0
 8005210:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_SET);
 8005212:	79fb      	ldrb	r3, [r7, #7]
 8005214:	4a29      	ldr	r2, [pc, #164]	@ (80052bc <US01_TriggerOne+0xb4>)
 8005216:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800521a:	79fb      	ldrb	r3, [r7, #7]
 800521c:	4a28      	ldr	r2, [pc, #160]	@ (80052c0 <US01_TriggerOne+0xb8>)
 800521e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005222:	2201      	movs	r2, #1
 8005224:	4619      	mov	r1, r3
 8005226:	f002 ff27 	bl	8008078 <HAL_GPIO_WritePin>
    delay_us(10);
 800522a:	200a      	movs	r0, #10
 800522c:	f7ff ffd0 	bl	80051d0 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT[id], TRIG_PIN[id], GPIO_PIN_RESET);
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	4a22      	ldr	r2, [pc, #136]	@ (80052bc <US01_TriggerOne+0xb4>)
 8005234:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005238:	79fb      	ldrb	r3, [r7, #7]
 800523a:	4a21      	ldr	r2, [pc, #132]	@ (80052c0 <US01_TriggerOne+0xb8>)
 800523c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005240:	2200      	movs	r2, #0
 8005242:	4619      	mov	r1, r3
 8005244:	f002 ff18 	bl	8008078 <HAL_GPIO_WritePin>

    Is_First_Captured[id] = 0;
 8005248:	79fb      	ldrb	r3, [r7, #7]
 800524a:	4a1e      	ldr	r2, [pc, #120]	@ (80052c4 <US01_TriggerOne+0xbc>)
 800524c:	2100      	movs	r1, #0
 800524e:	54d1      	strb	r1, [r2, r3]
    HAL_TIM_IC_Start_IT(htim[id], TIM_CHANNEL[id]);
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	4a1d      	ldr	r2, [pc, #116]	@ (80052c8 <US01_TriggerOne+0xc0>)
 8005254:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005258:	79fb      	ldrb	r3, [r7, #7]
 800525a:	491c      	ldr	r1, [pc, #112]	@ (80052cc <US01_TriggerOne+0xc4>)
 800525c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005260:	4619      	mov	r1, r3
 8005262:	4610      	mov	r0, r2
 8005264:	f006 fbec 	bl	800ba40 <HAL_TIM_IC_Start_IT>
    __HAL_TIM_ENABLE_IT(htim[id], TIM_IT_CC[id]);
 8005268:	79fb      	ldrb	r3, [r7, #7]
 800526a:	4a17      	ldr	r2, [pc, #92]	@ (80052c8 <US01_TriggerOne+0xc0>)
 800526c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68d9      	ldr	r1, [r3, #12]
 8005274:	79fb      	ldrb	r3, [r7, #7]
 8005276:	4a16      	ldr	r2, [pc, #88]	@ (80052d0 <US01_TriggerOne+0xc8>)
 8005278:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800527c:	79fb      	ldrb	r3, [r7, #7]
 800527e:	4812      	ldr	r0, [pc, #72]	@ (80052c8 <US01_TriggerOne+0xc0>)
 8005280:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	430a      	orrs	r2, r1
 8005288:	60da      	str	r2, [r3, #12]

    char msg[64];
    snprintf(msg, sizeof(msg), "TRIG sensor %d\r\n", id);
 800528a:	79fb      	ldrb	r3, [r7, #7]
 800528c:	f107 0008 	add.w	r0, r7, #8
 8005290:	4a10      	ldr	r2, [pc, #64]	@ (80052d4 <US01_TriggerOne+0xcc>)
 8005292:	2140      	movs	r1, #64	@ 0x40
 8005294:	f009 fbe4 	bl	800ea60 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8005298:	f107 0308 	add.w	r3, r7, #8
 800529c:	4618      	mov	r0, r3
 800529e:	f7fa ffe7 	bl	8000270 <strlen>
 80052a2:	4603      	mov	r3, r0
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	f107 0108 	add.w	r1, r7, #8
 80052aa:	f04f 33ff 	mov.w	r3, #4294967295
 80052ae:	480a      	ldr	r0, [pc, #40]	@ (80052d8 <US01_TriggerOne+0xd0>)
 80052b0:	f007 fe86 	bl	800cfc0 <HAL_UART_Transmit>
}
 80052b4:	bf00      	nop
 80052b6:	3748      	adds	r7, #72	@ 0x48
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	200000f4 	.word	0x200000f4
 80052c0:	20000104 	.word	0x20000104
 80052c4:	200017f0 	.word	0x200017f0
 80052c8:	2000010c 	.word	0x2000010c
 80052cc:	200017c0 	.word	0x200017c0
 80052d0:	2000011c 	.word	0x2000011c
 80052d4:	080121b8 	.word	0x080121b8
 80052d8:	200006f4 	.word	0x200006f4

080052dc <HAL_TIM_IC_CaptureCallback>:

// ==== NGẮT INPUT CAPTURE ====
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htimx) {
 80052dc:	b580      	push	{r7, lr}
 80052de:	b0a8      	sub	sp, #160	@ 0xa0
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	6078      	str	r0, [r7, #4]
    check_it(htimx);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f7fd fb27 	bl	8002938 <check_it>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80052ea:	2300      	movs	r3, #0
 80052ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052f0:	e1a9      	b.n	8005646 <HAL_TIM_IC_CaptureCallback+0x36a>
        if (htimx->Instance == htim[i]->Instance) {
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	49ac      	ldr	r1, [pc, #688]	@ (80055a8 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 80052f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	429a      	cmp	r2, r3
 8005304:	f040 819a 	bne.w	800563c <HAL_TIM_IC_CaptureCallback+0x360>
            if (Is_First_Captured[i] == 0) {
 8005308:	4aa8      	ldr	r2, [pc, #672]	@ (80055ac <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800530a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800530e:	4413      	add	r3, r2
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	b2db      	uxtb	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	f040 8086 	bne.w	8005426 <HAL_TIM_IC_CaptureCallback+0x14a>
                IC_Val1[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 800531a:	4aa5      	ldr	r2, [pc, #660]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800531c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005324:	4619      	mov	r1, r3
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f007 f876 	bl	800c418 <HAL_TIM_ReadCapturedValue>
 800532c:	4602      	mov	r2, r0
 800532e:	49a1      	ldr	r1, [pc, #644]	@ (80055b4 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8005330:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005334:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 1;
 8005338:	4a9c      	ldr	r2, [pc, #624]	@ (80055ac <HAL_TIM_IC_CaptureCallback+0x2d0>)
 800533a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800533e:	4413      	add	r3, r2
 8005340:	2201      	movs	r2, #1
 8005342:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 8005344:	4a9a      	ldr	r2, [pc, #616]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005346:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800534a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d108      	bne.n	8005364 <HAL_TIM_IC_CaptureCallback+0x88>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6a1a      	ldr	r2, [r3, #32]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 020a 	bic.w	r2, r2, #10
 8005360:	621a      	str	r2, [r3, #32]
 8005362:	e027      	b.n	80053b4 <HAL_TIM_IC_CaptureCallback+0xd8>
 8005364:	4a92      	ldr	r2, [pc, #584]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005366:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800536a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800536e:	2b04      	cmp	r3, #4
 8005370:	d108      	bne.n	8005384 <HAL_TIM_IC_CaptureCallback+0xa8>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	6812      	ldr	r2, [r2, #0]
 800537c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005380:	6213      	str	r3, [r2, #32]
 8005382:	e017      	b.n	80053b4 <HAL_TIM_IC_CaptureCallback+0xd8>
 8005384:	4a8a      	ldr	r2, [pc, #552]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005386:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800538a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800538e:	2b08      	cmp	r3, #8
 8005390:	d108      	bne.n	80053a4 <HAL_TIM_IC_CaptureCallback+0xc8>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6a1b      	ldr	r3, [r3, #32]
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	6812      	ldr	r2, [r2, #0]
 800539c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80053a0:	6213      	str	r3, [r2, #32]
 80053a2:	e007      	b.n	80053b4 <HAL_TIM_IC_CaptureCallback+0xd8>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	6812      	ldr	r2, [r2, #0]
 80053ae:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80053b2:	6213      	str	r3, [r2, #32]
 80053b4:	4a7e      	ldr	r2, [pc, #504]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80053b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d108      	bne.n	80053d4 <HAL_TIM_IC_CaptureCallback+0xf8>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6a1a      	ldr	r2, [r3, #32]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f042 0202 	orr.w	r2, r2, #2
 80053d0:	621a      	str	r2, [r3, #32]

                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
            }
            break;
 80053d2:	e13e      	b.n	8005652 <HAL_TIM_IC_CaptureCallback+0x376>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_FALLING);
 80053d4:	4a76      	ldr	r2, [pc, #472]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80053d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053de:	2b04      	cmp	r3, #4
 80053e0:	d108      	bne.n	80053f4 <HAL_TIM_IC_CaptureCallback+0x118>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	6812      	ldr	r2, [r2, #0]
 80053ec:	f043 0320 	orr.w	r3, r3, #32
 80053f0:	6213      	str	r3, [r2, #32]
 80053f2:	e122      	b.n	800563a <HAL_TIM_IC_CaptureCallback+0x35e>
 80053f4:	4a6e      	ldr	r2, [pc, #440]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 80053f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80053fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d108      	bne.n	8005414 <HAL_TIM_IC_CaptureCallback+0x138>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6812      	ldr	r2, [r2, #0]
 800540c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005410:	6213      	str	r3, [r2, #32]
 8005412:	e112      	b.n	800563a <HAL_TIM_IC_CaptureCallback+0x35e>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6812      	ldr	r2, [r2, #0]
 800541e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005422:	6213      	str	r3, [r2, #32]
            break;
 8005424:	e115      	b.n	8005652 <HAL_TIM_IC_CaptureCallback+0x376>
                IC_Val2[i] = HAL_TIM_ReadCapturedValue(htimx, TIM_CHANNEL[i]);
 8005426:	4a62      	ldr	r2, [pc, #392]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 8005428:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800542c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005430:	4619      	mov	r1, r3
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f006 fff0 	bl	800c418 <HAL_TIM_ReadCapturedValue>
 8005438:	4602      	mov	r2, r0
 800543a:	495f      	ldr	r1, [pc, #380]	@ (80055b8 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 800543c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                __HAL_TIM_SET_COUNTER(htimx, 0);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2200      	movs	r2, #0
 800544a:	625a      	str	r2, [r3, #36]	@ 0x24
                uint32_t max_timer = __HAL_TIM_GET_AUTORELOAD(htim[i]);
 800544c:	4a56      	ldr	r2, [pc, #344]	@ (80055a8 <HAL_TIM_IC_CaptureCallback+0x2cc>)
 800544e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 800545e:	4a56      	ldr	r2, [pc, #344]	@ (80055b8 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8005460:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005464:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005468:	4952      	ldr	r1, [pc, #328]	@ (80055b4 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800546a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800546e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 8005472:	429a      	cmp	r2, r3
 8005474:	d90b      	bls.n	800548e <HAL_TIM_IC_CaptureCallback+0x1b2>
 8005476:	4a50      	ldr	r2, [pc, #320]	@ (80055b8 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 8005478:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800547c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005480:	494c      	ldr	r1, [pc, #304]	@ (80055b4 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8005482:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005486:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	e00d      	b.n	80054aa <HAL_TIM_IC_CaptureCallback+0x1ce>
                                ((max_timer - IC_Val1[i]) + IC_Val2[i]);
 800548e:	4a49      	ldr	r2, [pc, #292]	@ (80055b4 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 8005490:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005498:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800549c:	1ad2      	subs	r2, r2, r3
 800549e:	4946      	ldr	r1, [pc, #280]	@ (80055b8 <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80054a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                                (IC_Val2[i] - IC_Val1[i]) :
 80054a8:	4413      	add	r3, r2
                uint32_t diff = (IC_Val2[i] > IC_Val1[i]) ?
 80054aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                uint32_t raw = (diff * 0.034f) / 2.0f;
 80054ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054b2:	ee07 3a90 	vmov	s15, r3
 80054b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ba:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80055bc <HAL_TIM_IC_CaptureCallback+0x2e0>
 80054be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80054c2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80054c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054ce:	ee17 3a90 	vmov	r3, s15
 80054d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                Distances[i]=raw;
 80054d6:	493a      	ldr	r1, [pc, #232]	@ (80055c0 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80054d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80054e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                Is_First_Captured[i] = 0;
 80054e4:	4a31      	ldr	r2, [pc, #196]	@ (80055ac <HAL_TIM_IC_CaptureCallback+0x2d0>)
 80054e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054ea:	4413      	add	r3, r2
 80054ec:	2200      	movs	r2, #0
 80054ee:	701a      	strb	r2, [r3, #0]
                         i, raw, Distances[i]);
 80054f0:	4a33      	ldr	r2, [pc, #204]	@ (80055c0 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80054f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                snprintf(msg, sizeof(msg),
 80054fa:	f107 0008 	add.w	r0, r7, #8
 80054fe:	9301      	str	r3, [sp, #4]
 8005500:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800550a:	4a2e      	ldr	r2, [pc, #184]	@ (80055c4 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 800550c:	2180      	movs	r1, #128	@ 0x80
 800550e:	f009 faa7 	bl	800ea60 <sniprintf>
                UART_SendString(msg);
 8005512:	f107 0308 	add.w	r3, r7, #8
 8005516:	4618      	mov	r0, r3
 8005518:	f000 f8ba 	bl	8005690 <UART_SendString>
                __HAL_TIM_SET_CAPTUREPOLARITY(htimx, TIM_CHANNEL[i], TIM_INPUTCHANNELPOLARITY_RISING);
 800551c:	4a24      	ldr	r2, [pc, #144]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800551e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d108      	bne.n	800553c <HAL_TIM_IC_CaptureCallback+0x260>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6a1a      	ldr	r2, [r3, #32]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 020a 	bic.w	r2, r2, #10
 8005538:	621a      	str	r2, [r3, #32]
 800553a:	e027      	b.n	800558c <HAL_TIM_IC_CaptureCallback+0x2b0>
 800553c:	4a1c      	ldr	r2, [pc, #112]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800553e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005546:	2b04      	cmp	r3, #4
 8005548:	d108      	bne.n	800555c <HAL_TIM_IC_CaptureCallback+0x280>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6a1b      	ldr	r3, [r3, #32]
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6812      	ldr	r2, [r2, #0]
 8005554:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005558:	6213      	str	r3, [r2, #32]
 800555a:	e017      	b.n	800558c <HAL_TIM_IC_CaptureCallback+0x2b0>
 800555c:	4a14      	ldr	r2, [pc, #80]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800555e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005566:	2b08      	cmp	r3, #8
 8005568:	d108      	bne.n	800557c <HAL_TIM_IC_CaptureCallback+0x2a0>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6a1b      	ldr	r3, [r3, #32]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005578:	6213      	str	r3, [r2, #32]
 800557a:	e007      	b.n	800558c <HAL_TIM_IC_CaptureCallback+0x2b0>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	6812      	ldr	r2, [r2, #0]
 8005586:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800558a:	6213      	str	r3, [r2, #32]
 800558c:	4a08      	ldr	r2, [pc, #32]	@ (80055b0 <HAL_TIM_IC_CaptureCallback+0x2d4>)
 800558e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d116      	bne.n	80055c8 <HAL_TIM_IC_CaptureCallback+0x2ec>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6a12      	ldr	r2, [r2, #32]
 80055a4:	621a      	str	r2, [r3, #32]
 80055a6:	e031      	b.n	800560c <HAL_TIM_IC_CaptureCallback+0x330>
 80055a8:	2000010c 	.word	0x2000010c
 80055ac:	200017f0 	.word	0x200017f0
 80055b0:	200017c0 	.word	0x200017c0
 80055b4:	200017d0 	.word	0x200017d0
 80055b8:	200017e0 	.word	0x200017e0
 80055bc:	3d0b4396 	.word	0x3d0b4396
 80055c0:	200017f4 	.word	0x200017f4
 80055c4:	080121cc 	.word	0x080121cc
 80055c8:	4a24      	ldr	r2, [pc, #144]	@ (800565c <HAL_TIM_IC_CaptureCallback+0x380>)
 80055ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055d2:	2b04      	cmp	r3, #4
 80055d4:	d106      	bne.n	80055e4 <HAL_TIM_IC_CaptureCallback+0x308>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	6812      	ldr	r2, [r2, #0]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	6213      	str	r3, [r2, #32]
 80055e2:	e013      	b.n	800560c <HAL_TIM_IC_CaptureCallback+0x330>
 80055e4:	4a1d      	ldr	r2, [pc, #116]	@ (800565c <HAL_TIM_IC_CaptureCallback+0x380>)
 80055e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055ee:	2b08      	cmp	r3, #8
 80055f0:	d106      	bne.n	8005600 <HAL_TIM_IC_CaptureCallback+0x324>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	6812      	ldr	r2, [r2, #0]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	6213      	str	r3, [r2, #32]
 80055fe:	e005      	b.n	800560c <HAL_TIM_IC_CaptureCallback+0x330>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	6812      	ldr	r2, [r2, #0]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	6213      	str	r3, [r2, #32]
                __HAL_TIM_DISABLE_IT(htimx, TIM_IT_CC[i]);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68d9      	ldr	r1, [r3, #12]
 8005612:	4a13      	ldr	r2, [pc, #76]	@ (8005660 <HAL_TIM_IC_CaptureCallback+0x384>)
 8005614:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800561c:	43da      	mvns	r2, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	400a      	ands	r2, r1
 8005624:	60da      	str	r2, [r3, #12]
                HAL_TIM_IC_Stop_IT(htimx, TIM_CHANNEL[i]);
 8005626:	4a0d      	ldr	r2, [pc, #52]	@ (800565c <HAL_TIM_IC_CaptureCallback+0x380>)
 8005628:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800562c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005630:	4619      	mov	r1, r3
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f006 fb2c 	bl	800bc90 <HAL_TIM_IC_Stop_IT>
            break;
 8005638:	e00b      	b.n	8005652 <HAL_TIM_IC_CaptureCallback+0x376>
 800563a:	e00a      	b.n	8005652 <HAL_TIM_IC_CaptureCallback+0x376>
    for (int i = 0; i < NUM_SENSORS; i++) {
 800563c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005640:	3301      	adds	r3, #1
 8005642:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005646:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800564a:	2b03      	cmp	r3, #3
 800564c:	f77f ae51 	ble.w	80052f2 <HAL_TIM_IC_CaptureCallback+0x16>
        }
    }
}
 8005650:	bf00      	nop
 8005652:	bf00      	nop
 8005654:	3798      	adds	r7, #152	@ 0x98
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	200017c0 	.word	0x200017c0
 8005660:	2000011c 	.word	0x2000011c

08005664 <US01_GetDistance>:

// ==== TRUY XUẤT GIÁ TRỊ ====
uint32_t US01_GetDistance(uint8_t id) {
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	4603      	mov	r3, r0
 800566c:	71fb      	strb	r3, [r7, #7]
    return (id < NUM_SENSORS) ? Distances[id] : 0;
 800566e:	79fb      	ldrb	r3, [r7, #7]
 8005670:	2b03      	cmp	r3, #3
 8005672:	d804      	bhi.n	800567e <US01_GetDistance+0x1a>
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	4a05      	ldr	r2, [pc, #20]	@ (800568c <US01_GetDistance+0x28>)
 8005678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800567c:	e000      	b.n	8005680 <US01_GetDistance+0x1c>
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr
 800568c:	200017f4 	.word	0x200017f4

08005690 <UART_SendString>:

void UART_SendString(char *str) {
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f7fa fde9 	bl	8000270 <strlen>
 800569e:	4603      	mov	r3, r0
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	f04f 33ff 	mov.w	r3, #4294967295
 80056a6:	6879      	ldr	r1, [r7, #4]
 80056a8:	4803      	ldr	r0, [pc, #12]	@ (80056b8 <UART_SendString+0x28>)
 80056aa:	f007 fc89 	bl	800cfc0 <HAL_UART_Transmit>
}
 80056ae:	bf00      	nop
 80056b0:	3708      	adds	r7, #8
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	200006f4 	.word	0x200006f4

080056bc <US01_SendAllDistances_CAN>:

// ==== GỬI DỮ LIỆU CAN ====
void US01_SendAllDistances_CAN(void) {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
    uint8_t data[8];

    for (int i = 0; i < NUM_SENSORS; i++) {
 80056c2:	2300      	movs	r3, #0
 80056c4:	60fb      	str	r3, [r7, #12]
 80056c6:	e025      	b.n	8005714 <US01_SendAllDistances_CAN+0x58>
        uint16_t dist = (uint16_t)US01_GetDistance(i);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff ffc9 	bl	8005664 <US01_GetDistance>
 80056d2:	4603      	mov	r3, r0
 80056d4:	817b      	strh	r3, [r7, #10]

        if (dist > 500 || dist <= 1) {
 80056d6:	897b      	ldrh	r3, [r7, #10]
 80056d8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80056dc:	d802      	bhi.n	80056e4 <US01_SendAllDistances_CAN+0x28>
 80056de:	897b      	ldrh	r3, [r7, #10]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d801      	bhi.n	80056e8 <US01_SendAllDistances_CAN+0x2c>
            dist = 0x0033;
 80056e4:	2333      	movs	r3, #51	@ 0x33
 80056e6:	817b      	strh	r3, [r7, #10]
        }

        data[2 * i]     = (dist >> 8) & 0xFF;
 80056e8:	897b      	ldrh	r3, [r7, #10]
 80056ea:	0a1b      	lsrs	r3, r3, #8
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	005b      	lsls	r3, r3, #1
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	3310      	adds	r3, #16
 80056f6:	443b      	add	r3, r7
 80056f8:	f803 2c10 	strb.w	r2, [r3, #-16]
        data[2 * i + 1] = dist & 0xFF;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	3301      	adds	r3, #1
 8005702:	897a      	ldrh	r2, [r7, #10]
 8005704:	b2d2      	uxtb	r2, r2
 8005706:	3310      	adds	r3, #16
 8005708:	443b      	add	r3, r7
 800570a:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < NUM_SENSORS; i++) {
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	3301      	adds	r3, #1
 8005712:	60fb      	str	r3, [r7, #12]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b03      	cmp	r3, #3
 8005718:	ddd6      	ble.n	80056c8 <US01_SendAllDistances_CAN+0xc>
    }

    CAN_SendTopicData(TOPIC_ID_US01, data, 8);
 800571a:	463b      	mov	r3, r7
 800571c:	2208      	movs	r2, #8
 800571e:	4619      	mov	r1, r3
 8005720:	2016      	movs	r0, #22
 8005722:	f7fc ffc7 	bl	80026b4 <CAN_SendTopicData>
}
 8005726:	bf00      	nop
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <US01_TriggerAll_Sequential>:

void US01_TriggerAll_Sequential(void) {
 800572e:	b580      	push	{r7, lr}
 8005730:	b082      	sub	sp, #8
 8005732:	af00      	add	r7, sp, #0
    // KHÔNG DÙNG nếu bạn đã dùng trigger từng sensor trong vòng lặp
    for (int i = 0; i < NUM_SENSORS; i++) {
 8005734:	2300      	movs	r3, #0
 8005736:	607b      	str	r3, [r7, #4]
 8005738:	e00a      	b.n	8005750 <US01_TriggerAll_Sequential+0x22>
        US01_TriggerOne(i);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	b2db      	uxtb	r3, r3
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff fd62 	bl	8005208 <US01_TriggerOne>
        delay_us(10);
 8005744:	200a      	movs	r0, #10
 8005746:	f7ff fd43 	bl	80051d0 <delay_us>
    for (int i = 0; i < NUM_SENSORS; i++) {
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	3301      	adds	r3, #1
 800574e:	607b      	str	r3, [r7, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b03      	cmp	r3, #3
 8005754:	ddf1      	ble.n	800573a <US01_TriggerAll_Sequential+0xc>
    }
}
 8005756:	bf00      	nop
 8005758:	bf00      	nop
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <PrintAllDistances>:

// ==== IN KẾT QUẢ ====
void PrintAllDistances(void) {
 8005760:	b590      	push	{r4, r7, lr}
 8005762:	b0a5      	sub	sp, #148	@ 0x94
 8005764:	af04      	add	r7, sp, #16
    char buf[128];
    snprintf(buf, sizeof(buf),
             "Truoc2: %lucm | Trai: %lucm | Truoc1: %lucm | Phai: %lucm\r\n",
             Distances[0], Distances[1], Distances[2], Distances[3]);
 8005766:	4b0c      	ldr	r3, [pc, #48]	@ (8005798 <PrintAllDistances+0x38>)
 8005768:	681c      	ldr	r4, [r3, #0]
 800576a:	4b0b      	ldr	r3, [pc, #44]	@ (8005798 <PrintAllDistances+0x38>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	4a0a      	ldr	r2, [pc, #40]	@ (8005798 <PrintAllDistances+0x38>)
 8005770:	6892      	ldr	r2, [r2, #8]
 8005772:	4909      	ldr	r1, [pc, #36]	@ (8005798 <PrintAllDistances+0x38>)
 8005774:	68c9      	ldr	r1, [r1, #12]
    snprintf(buf, sizeof(buf),
 8005776:	4638      	mov	r0, r7
 8005778:	9102      	str	r1, [sp, #8]
 800577a:	9201      	str	r2, [sp, #4]
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	4623      	mov	r3, r4
 8005780:	4a06      	ldr	r2, [pc, #24]	@ (800579c <PrintAllDistances+0x3c>)
 8005782:	2180      	movs	r1, #128	@ 0x80
 8005784:	f009 f96c 	bl	800ea60 <sniprintf>
    UART_SendString(buf);
 8005788:	463b      	mov	r3, r7
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff ff80 	bl	8005690 <UART_SendString>
	}
 8005790:	bf00      	nop
 8005792:	3784      	adds	r7, #132	@ 0x84
 8005794:	46bd      	mov	sp, r7
 8005796:	bd90      	pop	{r4, r7, pc}
 8005798:	200017f4 	.word	0x200017f4
 800579c:	080121f0 	.word	0x080121f0

080057a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80057a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80057d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80057a4:	f7ff fd02 	bl	80051ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80057a8:	480c      	ldr	r0, [pc, #48]	@ (80057dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80057aa:	490d      	ldr	r1, [pc, #52]	@ (80057e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80057ac:	4a0d      	ldr	r2, [pc, #52]	@ (80057e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80057ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80057b0:	e002      	b.n	80057b8 <LoopCopyDataInit>

080057b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80057b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80057b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80057b6:	3304      	adds	r3, #4

080057b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80057b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80057ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80057bc:	d3f9      	bcc.n	80057b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80057be:	4a0a      	ldr	r2, [pc, #40]	@ (80057e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80057c0:	4c0a      	ldr	r4, [pc, #40]	@ (80057ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80057c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80057c4:	e001      	b.n	80057ca <LoopFillZerobss>

080057c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80057c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80057c8:	3204      	adds	r2, #4

080057ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80057ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80057cc:	d3fb      	bcc.n	80057c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80057ce:	f009 fadf 	bl	800ed90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80057d2:	f7fd fd4b 	bl	800326c <main>
  bx  lr    
 80057d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80057d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80057dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80057e0:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 80057e4:	080125ec 	.word	0x080125ec
  ldr r2, =_sbss
 80057e8:	200002fc 	.word	0x200002fc
  ldr r4, =_ebss
 80057ec:	20001954 	.word	0x20001954

080057f0 <CAN2_SCE_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80057f0:	e7fe      	b.n	80057f0 <CAN2_SCE_IRQHandler>
	...

080057f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80057f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005834 <HAL_Init+0x40>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a0d      	ldr	r2, [pc, #52]	@ (8005834 <HAL_Init+0x40>)
 80057fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005802:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005804:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <HAL_Init+0x40>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a0a      	ldr	r2, [pc, #40]	@ (8005834 <HAL_Init+0x40>)
 800580a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800580e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005810:	4b08      	ldr	r3, [pc, #32]	@ (8005834 <HAL_Init+0x40>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a07      	ldr	r2, [pc, #28]	@ (8005834 <HAL_Init+0x40>)
 8005816:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800581a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800581c:	2003      	movs	r0, #3
 800581e:	f001 fd9d 	bl	800735c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005822:	2003      	movs	r0, #3
 8005824:	f000 f808 	bl	8005838 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005828:	f7fe fd74 	bl	8004314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	40023c00 	.word	0x40023c00

08005838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005840:	4b12      	ldr	r3, [pc, #72]	@ (800588c <HAL_InitTick+0x54>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	4b12      	ldr	r3, [pc, #72]	@ (8005890 <HAL_InitTick+0x58>)
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	4619      	mov	r1, r3
 800584a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800584e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005852:	fbb2 f3f3 	udiv	r3, r2, r3
 8005856:	4618      	mov	r0, r3
 8005858:	f001 fdc3 	bl	80073e2 <HAL_SYSTICK_Config>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e00e      	b.n	8005884 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2b0f      	cmp	r3, #15
 800586a:	d80a      	bhi.n	8005882 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800586c:	2200      	movs	r2, #0
 800586e:	6879      	ldr	r1, [r7, #4]
 8005870:	f04f 30ff 	mov.w	r0, #4294967295
 8005874:	f001 fd7d 	bl	8007372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005878:	4a06      	ldr	r2, [pc, #24]	@ (8005894 <HAL_InitTick+0x5c>)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800587e:	2300      	movs	r3, #0
 8005880:	e000      	b.n	8005884 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
}
 8005884:	4618      	mov	r0, r3
 8005886:	3708      	adds	r7, #8
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	200000f0 	.word	0x200000f0
 8005890:	20000130 	.word	0x20000130
 8005894:	2000012c 	.word	0x2000012c

08005898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800589c:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <HAL_IncTick+0x20>)
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	461a      	mov	r2, r3
 80058a2:	4b06      	ldr	r3, [pc, #24]	@ (80058bc <HAL_IncTick+0x24>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4413      	add	r3, r2
 80058a8:	4a04      	ldr	r2, [pc, #16]	@ (80058bc <HAL_IncTick+0x24>)
 80058aa:	6013      	str	r3, [r2, #0]
}
 80058ac:	bf00      	nop
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	20000130 	.word	0x20000130
 80058bc:	20001804 	.word	0x20001804

080058c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
  return uwTick;
 80058c4:	4b03      	ldr	r3, [pc, #12]	@ (80058d4 <HAL_GetTick+0x14>)
 80058c6:	681b      	ldr	r3, [r3, #0]
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	20001804 	.word	0x20001804

080058d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80058e0:	f7ff ffee 	bl	80058c0 <HAL_GetTick>
 80058e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f0:	d005      	beq.n	80058fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80058f2:	4b0a      	ldr	r3, [pc, #40]	@ (800591c <HAL_Delay+0x44>)
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	461a      	mov	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80058fe:	bf00      	nop
 8005900:	f7ff ffde 	bl	80058c0 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	429a      	cmp	r2, r3
 800590e:	d8f7      	bhi.n	8005900 <HAL_Delay+0x28>
  {
  }
}
 8005910:	bf00      	nop
 8005912:	bf00      	nop
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	20000130 	.word	0x20000130

08005920 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e033      	b.n	800599e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	d109      	bne.n	8005952 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fe fd18 	bl	8004374 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005956:	f003 0310 	and.w	r3, r3, #16
 800595a:	2b00      	cmp	r3, #0
 800595c:	d118      	bne.n	8005990 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005966:	f023 0302 	bic.w	r3, r3, #2
 800596a:	f043 0202 	orr.w	r2, r3, #2
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 fb86 	bl	8006084 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005982:	f023 0303 	bic.w	r3, r3, #3
 8005986:	f043 0201 	orr.w	r2, r3, #1
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	641a      	str	r2, [r3, #64]	@ 0x40
 800598e:	e001      	b.n	8005994 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800599c:	7bfb      	ldrb	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
	...

080059a8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d101      	bne.n	80059c2 <HAL_ADC_Start_IT+0x1a>
 80059be:	2302      	movs	r3, #2
 80059c0:	e0bd      	b.n	8005b3e <HAL_ADC_Start_IT+0x196>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d018      	beq.n	8005a0a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0201 	orr.w	r2, r2, #1
 80059e6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059e8:	4b58      	ldr	r3, [pc, #352]	@ (8005b4c <HAL_ADC_Start_IT+0x1a4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a58      	ldr	r2, [pc, #352]	@ (8005b50 <HAL_ADC_Start_IT+0x1a8>)
 80059ee:	fba2 2303 	umull	r2, r3, r2, r3
 80059f2:	0c9a      	lsrs	r2, r3, #18
 80059f4:	4613      	mov	r3, r2
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	4413      	add	r3, r2
 80059fa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80059fc:	e002      	b.n	8005a04 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	3b01      	subs	r3, #1
 8005a02:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1f9      	bne.n	80059fe <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	f040 8085 	bne.w	8005b24 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005a22:	f023 0301 	bic.w	r3, r3, #1
 8005a26:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d007      	beq.n	8005a4c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005a44:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a58:	d106      	bne.n	8005a68 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5e:	f023 0206 	bic.w	r2, r3, #6
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	645a      	str	r2, [r3, #68]	@ 0x44
 8005a66:	e002      	b.n	8005a6e <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a76:	4b37      	ldr	r3, [pc, #220]	@ (8005b54 <HAL_ADC_Start_IT+0x1ac>)
 8005a78:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005a82:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	6812      	ldr	r2, [r2, #0]
 8005a8e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a92:	f043 0320 	orr.w	r3, r3, #32
 8005a96:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f003 031f 	and.w	r3, r3, #31
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d12a      	bne.n	8005afa <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a2b      	ldr	r2, [pc, #172]	@ (8005b58 <HAL_ADC_Start_IT+0x1b0>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d015      	beq.n	8005ada <HAL_ADC_Start_IT+0x132>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a2a      	ldr	r2, [pc, #168]	@ (8005b5c <HAL_ADC_Start_IT+0x1b4>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d105      	bne.n	8005ac4 <HAL_ADC_Start_IT+0x11c>
 8005ab8:	4b26      	ldr	r3, [pc, #152]	@ (8005b54 <HAL_ADC_Start_IT+0x1ac>)
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f003 031f 	and.w	r3, r3, #31
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00a      	beq.n	8005ada <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a25      	ldr	r2, [pc, #148]	@ (8005b60 <HAL_ADC_Start_IT+0x1b8>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d136      	bne.n	8005b3c <HAL_ADC_Start_IT+0x194>
 8005ace:	4b21      	ldr	r3, [pc, #132]	@ (8005b54 <HAL_ADC_Start_IT+0x1ac>)
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f003 0310 	and.w	r3, r3, #16
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d130      	bne.n	8005b3c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d129      	bne.n	8005b3c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689a      	ldr	r2, [r3, #8]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005af6:	609a      	str	r2, [r3, #8]
 8005af8:	e020      	b.n	8005b3c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a16      	ldr	r2, [pc, #88]	@ (8005b58 <HAL_ADC_Start_IT+0x1b0>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d11b      	bne.n	8005b3c <HAL_ADC_Start_IT+0x194>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d114      	bne.n	8005b3c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005b20:	609a      	str	r2, [r3, #8]
 8005b22:	e00b      	b.n	8005b3c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b28:	f043 0210 	orr.w	r2, r3, #16
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b34:	f043 0201 	orr.w	r2, r3, #1
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3714      	adds	r7, #20
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	200000f0 	.word	0x200000f0
 8005b50:	431bde83 	.word	0x431bde83
 8005b54:	40012300 	.word	0x40012300
 8005b58:	40012000 	.word	0x40012000
 8005b5c:	40012100 	.word	0x40012100
 8005b60:	40012200 	.word	0x40012200

08005b64 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d101      	bne.n	8005b7a <HAL_ADC_Stop_IT+0x16>
 8005b76:	2302      	movs	r3, #2
 8005b78:	e02b      	b.n	8005bd2 <HAL_ADC_Stop_IT+0x6e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 0201 	bic.w	r2, r2, #1
 8005b90:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f003 0301 	and.w	r3, r3, #1
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d113      	bne.n	8005bc8 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	6812      	ldr	r2, [r2, #0]
 8005baa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bae:	f023 0320 	bic.w	r3, r3, #32
 8005bb2:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005bbc:	f023 0301 	bic.w	r3, r3, #1
 8005bc0:	f043 0201 	orr.w	r2, r3, #1
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005bde:	b580      	push	{r7, lr}
 8005be0:	b086      	sub	sp, #24
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005be6:	2300      	movs	r3, #0
 8005be8:	617b      	str	r3, [r7, #20]
 8005bea:	2300      	movs	r3, #0
 8005bec:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f003 0320 	and.w	r3, r3, #32
 8005c0c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d049      	beq.n	8005ca8 <HAL_ADC_IRQHandler+0xca>
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d046      	beq.n	8005ca8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1e:	f003 0310 	and.w	r3, r3, #16
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d105      	bne.n	8005c32 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d12b      	bne.n	8005c98 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d127      	bne.n	8005c98 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d006      	beq.n	8005c64 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d119      	bne.n	8005c98 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0220 	bic.w	r2, r2, #32
 8005c72:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d105      	bne.n	8005c98 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c90:	f043 0201 	orr.w	r2, r3, #1
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f7fd f95f 	bl	8002f5c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f06f 0212 	mvn.w	r2, #18
 8005ca6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f003 0304 	and.w	r3, r3, #4
 8005cae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d057      	beq.n	8005d6e <HAL_ADC_IRQHandler+0x190>
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d054      	beq.n	8005d6e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d105      	bne.n	8005cdc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d139      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d006      	beq.n	8005d06 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d12b      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d124      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d11d      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d119      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d38:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d105      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d56:	f043 0201 	orr.w	r2, r3, #1
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 fa8c 	bl	800627c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f06f 020c 	mvn.w	r2, #12
 8005d6c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0301 	and.w	r3, r3, #1
 8005d74:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d017      	beq.n	8005db4 <HAL_ADC_IRQHandler+0x1d6>
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d014      	beq.n	8005db4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d10d      	bne.n	8005db4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f837 	bl	8005e18 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f06f 0201 	mvn.w	r2, #1
 8005db2:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f003 0320 	and.w	r3, r3, #32
 8005dba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005dc2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d015      	beq.n	8005df6 <HAL_ADC_IRQHandler+0x218>
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d012      	beq.n	8005df6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dd4:	f043 0202 	orr.w	r2, r3, #2
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0220 	mvn.w	r2, #32
 8005de4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f000 f820 	bl	8005e2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0220 	mvn.w	r2, #32
 8005df4:	601a      	str	r2, [r3, #0]
  }
}
 8005df6:	bf00      	nop
 8005df8:	3718      	adds	r7, #24
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b083      	sub	sp, #12
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_ADC_ConfigChannel+0x1c>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e105      	b.n	8006068 <HAL_ADC_ConfigChannel+0x228>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b09      	cmp	r3, #9
 8005e6a:	d925      	bls.n	8005eb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68d9      	ldr	r1, [r3, #12]
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	461a      	mov	r2, r3
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	4413      	add	r3, r2
 8005e80:	3b1e      	subs	r3, #30
 8005e82:	2207      	movs	r2, #7
 8005e84:	fa02 f303 	lsl.w	r3, r2, r3
 8005e88:	43da      	mvns	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	400a      	ands	r2, r1
 8005e90:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68d9      	ldr	r1, [r3, #12]
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	4403      	add	r3, r0
 8005eaa:	3b1e      	subs	r3, #30
 8005eac:	409a      	lsls	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	430a      	orrs	r2, r1
 8005eb4:	60da      	str	r2, [r3, #12]
 8005eb6:	e022      	b.n	8005efe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	6919      	ldr	r1, [r3, #16]
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	4413      	add	r3, r2
 8005ecc:	2207      	movs	r2, #7
 8005ece:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed2:	43da      	mvns	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	400a      	ands	r2, r1
 8005eda:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6919      	ldr	r1, [r3, #16]
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	689a      	ldr	r2, [r3, #8]
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	4618      	mov	r0, r3
 8005eee:	4603      	mov	r3, r0
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	4403      	add	r3, r0
 8005ef4:	409a      	lsls	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	430a      	orrs	r2, r1
 8005efc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2b06      	cmp	r3, #6
 8005f04:	d824      	bhi.n	8005f50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685a      	ldr	r2, [r3, #4]
 8005f10:	4613      	mov	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	3b05      	subs	r3, #5
 8005f18:	221f      	movs	r2, #31
 8005f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1e:	43da      	mvns	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	400a      	ands	r2, r1
 8005f26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	4618      	mov	r0, r3
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	3b05      	subs	r3, #5
 8005f42:	fa00 f203 	lsl.w	r2, r0, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f4e:	e04c      	b.n	8005fea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2b0c      	cmp	r3, #12
 8005f56:	d824      	bhi.n	8005fa2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	4613      	mov	r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	4413      	add	r3, r2
 8005f68:	3b23      	subs	r3, #35	@ 0x23
 8005f6a:	221f      	movs	r2, #31
 8005f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f70:	43da      	mvns	r2, r3
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	400a      	ands	r2, r1
 8005f78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	4618      	mov	r0, r3
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4413      	add	r3, r2
 8005f92:	3b23      	subs	r3, #35	@ 0x23
 8005f94:	fa00 f203 	lsl.w	r2, r0, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005fa0:	e023      	b.n	8005fea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	685a      	ldr	r2, [r3, #4]
 8005fac:	4613      	mov	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	4413      	add	r3, r2
 8005fb2:	3b41      	subs	r3, #65	@ 0x41
 8005fb4:	221f      	movs	r2, #31
 8005fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fba:	43da      	mvns	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	400a      	ands	r2, r1
 8005fc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	3b41      	subs	r3, #65	@ 0x41
 8005fde:	fa00 f203 	lsl.w	r2, r0, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005fea:	4b22      	ldr	r3, [pc, #136]	@ (8006074 <HAL_ADC_ConfigChannel+0x234>)
 8005fec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a21      	ldr	r2, [pc, #132]	@ (8006078 <HAL_ADC_ConfigChannel+0x238>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d109      	bne.n	800600c <HAL_ADC_ConfigChannel+0x1cc>
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b12      	cmp	r3, #18
 8005ffe:	d105      	bne.n	800600c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a19      	ldr	r2, [pc, #100]	@ (8006078 <HAL_ADC_ConfigChannel+0x238>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d123      	bne.n	800605e <HAL_ADC_ConfigChannel+0x21e>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2b10      	cmp	r3, #16
 800601c:	d003      	beq.n	8006026 <HAL_ADC_ConfigChannel+0x1e6>
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2b11      	cmp	r3, #17
 8006024:	d11b      	bne.n	800605e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2b10      	cmp	r3, #16
 8006038:	d111      	bne.n	800605e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800603a:	4b10      	ldr	r3, [pc, #64]	@ (800607c <HAL_ADC_ConfigChannel+0x23c>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a10      	ldr	r2, [pc, #64]	@ (8006080 <HAL_ADC_ConfigChannel+0x240>)
 8006040:	fba2 2303 	umull	r2, r3, r2, r3
 8006044:	0c9a      	lsrs	r2, r3, #18
 8006046:	4613      	mov	r3, r2
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	005b      	lsls	r3, r3, #1
 800604e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006050:	e002      	b.n	8006058 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	3b01      	subs	r3, #1
 8006056:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1f9      	bne.n	8006052 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	40012300 	.word	0x40012300
 8006078:	40012000 	.word	0x40012000
 800607c:	200000f0 	.word	0x200000f0
 8006080:	431bde83 	.word	0x431bde83

08006084 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800608c:	4b79      	ldr	r3, [pc, #484]	@ (8006274 <ADC_Init+0x1f0>)
 800608e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	431a      	orrs	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	6859      	ldr	r1, [r3, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	021a      	lsls	r2, r3, #8
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	430a      	orrs	r2, r1
 80060cc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80060dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	6859      	ldr	r1, [r3, #4]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689a      	ldr	r2, [r3, #8]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	430a      	orrs	r2, r1
 80060ee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6899      	ldr	r1, [r3, #8]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	430a      	orrs	r2, r1
 8006110:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006116:	4a58      	ldr	r2, [pc, #352]	@ (8006278 <ADC_Init+0x1f4>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d022      	beq.n	8006162 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689a      	ldr	r2, [r3, #8]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800612a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6899      	ldr	r1, [r3, #8]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800614c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	6899      	ldr	r1, [r3, #8]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	430a      	orrs	r2, r1
 800615e:	609a      	str	r2, [r3, #8]
 8006160:	e00f      	b.n	8006182 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	689a      	ldr	r2, [r3, #8]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006170:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689a      	ldr	r2, [r3, #8]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006180:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689a      	ldr	r2, [r3, #8]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f022 0202 	bic.w	r2, r2, #2
 8006190:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6899      	ldr	r1, [r3, #8]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	7e1b      	ldrb	r3, [r3, #24]
 800619c:	005a      	lsls	r2, r3, #1
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	430a      	orrs	r2, r1
 80061a4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d01b      	beq.n	80061e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685a      	ldr	r2, [r3, #4]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061be:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	685a      	ldr	r2, [r3, #4]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80061ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6859      	ldr	r1, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061da:	3b01      	subs	r3, #1
 80061dc:	035a      	lsls	r2, r3, #13
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
 80061e6:	e007      	b.n	80061f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685a      	ldr	r2, [r3, #4]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061f6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006206:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	3b01      	subs	r3, #1
 8006214:	051a      	lsls	r2, r3, #20
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	430a      	orrs	r2, r1
 800621c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689a      	ldr	r2, [r3, #8]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800622c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6899      	ldr	r1, [r3, #8]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800623a:	025a      	lsls	r2, r3, #9
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	430a      	orrs	r2, r1
 8006242:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	689a      	ldr	r2, [r3, #8]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6899      	ldr	r1, [r3, #8]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	029a      	lsls	r2, r3, #10
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	609a      	str	r2, [r3, #8]
}
 8006268:	bf00      	nop
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr
 8006274:	40012300 	.word	0x40012300
 8006278:	0f000001 	.word	0x0f000001

0800627c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e0ed      	b.n	800647e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d102      	bne.n	80062b4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fe f8de 	bl	8004470 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f042 0201 	orr.w	r2, r2, #1
 80062c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062c4:	f7ff fafc 	bl	80058c0 <HAL_GetTick>
 80062c8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80062ca:	e012      	b.n	80062f2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80062cc:	f7ff faf8 	bl	80058c0 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b0a      	cmp	r3, #10
 80062d8:	d90b      	bls.n	80062f2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2205      	movs	r2, #5
 80062ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e0c5      	b.n	800647e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f003 0301 	and.w	r3, r3, #1
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d0e5      	beq.n	80062cc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0202 	bic.w	r2, r2, #2
 800630e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006310:	f7ff fad6 	bl	80058c0 <HAL_GetTick>
 8006314:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006316:	e012      	b.n	800633e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006318:	f7ff fad2 	bl	80058c0 <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	2b0a      	cmp	r3, #10
 8006324:	d90b      	bls.n	800633e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2205      	movs	r2, #5
 8006336:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e09f      	b.n	800647e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f003 0302 	and.w	r3, r3, #2
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1e5      	bne.n	8006318 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	7e1b      	ldrb	r3, [r3, #24]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d108      	bne.n	8006366 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006362:	601a      	str	r2, [r3, #0]
 8006364:	e007      	b.n	8006376 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006374:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	7e5b      	ldrb	r3, [r3, #25]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d108      	bne.n	8006390 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	e007      	b.n	80063a0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800639e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	7e9b      	ldrb	r3, [r3, #26]
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d108      	bne.n	80063ba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0220 	orr.w	r2, r2, #32
 80063b6:	601a      	str	r2, [r3, #0]
 80063b8:	e007      	b.n	80063ca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0220 	bic.w	r2, r2, #32
 80063c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	7edb      	ldrb	r3, [r3, #27]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d108      	bne.n	80063e4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f022 0210 	bic.w	r2, r2, #16
 80063e0:	601a      	str	r2, [r3, #0]
 80063e2:	e007      	b.n	80063f4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0210 	orr.w	r2, r2, #16
 80063f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	7f1b      	ldrb	r3, [r3, #28]
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d108      	bne.n	800640e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0208 	orr.w	r2, r2, #8
 800640a:	601a      	str	r2, [r3, #0]
 800640c:	e007      	b.n	800641e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0208 	bic.w	r2, r2, #8
 800641c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	7f5b      	ldrb	r3, [r3, #29]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d108      	bne.n	8006438 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f042 0204 	orr.w	r2, r2, #4
 8006434:	601a      	str	r2, [r3, #0]
 8006436:	e007      	b.n	8006448 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f022 0204 	bic.w	r2, r2, #4
 8006446:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	431a      	orrs	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	431a      	orrs	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	ea42 0103 	orr.w	r1, r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	1e5a      	subs	r2, r3, #1
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b082      	sub	sp, #8
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d101      	bne.n	8006498 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e015      	b.n	80064c4 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f939 	bl	8006710 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7fe f8ce 	bl	8004640 <HAL_CAN_MspDeInit>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064b2:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3708      	adds	r7, #8
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b087      	sub	sp, #28
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064dc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80064de:	7dfb      	ldrb	r3, [r7, #23]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d003      	beq.n	80064ec <HAL_CAN_ConfigFilter+0x20>
 80064e4:	7dfb      	ldrb	r3, [r7, #23]
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	f040 80be 	bne.w	8006668 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80064ec:	4b65      	ldr	r3, [pc, #404]	@ (8006684 <HAL_CAN_ConfigFilter+0x1b8>)
 80064ee:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80064f6:	f043 0201 	orr.w	r2, r3, #1
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006506:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651a:	021b      	lsls	r3, r3, #8
 800651c:	431a      	orrs	r2, r3
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	f003 031f 	and.w	r3, r3, #31
 800652c:	2201      	movs	r2, #1
 800652e:	fa02 f303 	lsl.w	r3, r2, r3
 8006532:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	43db      	mvns	r3, r3
 800653e:	401a      	ands	r2, r3
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d123      	bne.n	8006596 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	43db      	mvns	r3, r3
 8006558:	401a      	ands	r2, r3
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006570:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	3248      	adds	r2, #72	@ 0x48
 8006576:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800658a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800658c:	6939      	ldr	r1, [r7, #16]
 800658e:	3348      	adds	r3, #72	@ 0x48
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	440b      	add	r3, r1
 8006594:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	2b01      	cmp	r3, #1
 800659c:	d122      	bne.n	80065e4 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	431a      	orrs	r2, r3
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80065be:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	3248      	adds	r2, #72	@ 0x48
 80065c4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80065d8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80065da:	6939      	ldr	r1, [r7, #16]
 80065dc:	3348      	adds	r3, #72	@ 0x48
 80065de:	00db      	lsls	r3, r3, #3
 80065e0:	440b      	add	r3, r1
 80065e2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d109      	bne.n	8006600 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	43db      	mvns	r3, r3
 80065f6:	401a      	ands	r2, r3
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80065fe:	e007      	b.n	8006610 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	431a      	orrs	r2, r3
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d109      	bne.n	800662c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	43db      	mvns	r3, r3
 8006622:	401a      	ands	r2, r3
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800662a:	e007      	b.n	800663c <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	431a      	orrs	r2, r3
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d107      	bne.n	8006654 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	431a      	orrs	r2, r3
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800665a:	f023 0201 	bic.w	r2, r3, #1
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8006664:	2300      	movs	r3, #0
 8006666:	e006      	b.n	8006676 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
  }
}
 8006676:	4618      	mov	r0, r3
 8006678:	371c      	adds	r7, #28
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	40006400 	.word	0x40006400

08006688 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b01      	cmp	r3, #1
 800669a:	d12e      	bne.n	80066fa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2202      	movs	r2, #2
 80066a0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 0201 	bic.w	r2, r2, #1
 80066b2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80066b4:	f7ff f904 	bl	80058c0 <HAL_GetTick>
 80066b8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80066ba:	e012      	b.n	80066e2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80066bc:	f7ff f900 	bl	80058c0 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	2b0a      	cmp	r3, #10
 80066c8:	d90b      	bls.n	80066e2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ce:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2205      	movs	r2, #5
 80066da:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e012      	b.n	8006708 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	f003 0301 	and.w	r3, r3, #1
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1e5      	bne.n	80066bc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80066f6:	2300      	movs	r3, #0
 80066f8:	e006      	b.n	8006708 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
  }
}
 8006708:	4618      	mov	r0, r3
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b02      	cmp	r3, #2
 8006722:	d133      	bne.n	800678c <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f042 0201 	orr.w	r2, r2, #1
 8006732:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006734:	f7ff f8c4 	bl	80058c0 <HAL_GetTick>
 8006738:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800673a:	e012      	b.n	8006762 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800673c:	f7ff f8c0 	bl	80058c0 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b0a      	cmp	r3, #10
 8006748:	d90b      	bls.n	8006762 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2205      	movs	r2, #5
 800675a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e01b      	b.n	800679a <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	2b00      	cmp	r3, #0
 800676e:	d0e5      	beq.n	800673c <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0202 	bic.w	r2, r2, #2
 800677e:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8006788:	2300      	movs	r3, #0
 800678a:	e006      	b.n	800679a <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006790:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
  }
}
 800679a:	4618      	mov	r0, r3
 800679c:	3710      	adds	r7, #16
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80067a2:	b480      	push	{r7}
 80067a4:	b089      	sub	sp, #36	@ 0x24
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	60f8      	str	r0, [r7, #12]
 80067aa:	60b9      	str	r1, [r7, #8]
 80067ac:	607a      	str	r2, [r7, #4]
 80067ae:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80067b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80067c0:	7ffb      	ldrb	r3, [r7, #31]
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d003      	beq.n	80067ce <HAL_CAN_AddTxMessage+0x2c>
 80067c6:	7ffb      	ldrb	r3, [r7, #31]
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	f040 80ad 	bne.w	8006928 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10a      	bne.n	80067ee <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d105      	bne.n	80067ee <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 8095 	beq.w	8006918 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	0e1b      	lsrs	r3, r3, #24
 80067f2:	f003 0303 	and.w	r3, r3, #3
 80067f6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80067f8:	2201      	movs	r2, #1
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	409a      	lsls	r2, r3
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10d      	bne.n	8006826 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006814:	68f9      	ldr	r1, [r7, #12]
 8006816:	6809      	ldr	r1, [r1, #0]
 8006818:	431a      	orrs	r2, r3
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	3318      	adds	r3, #24
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	440b      	add	r3, r1
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	e00f      	b.n	8006846 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006830:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006836:	68f9      	ldr	r1, [r7, #12]
 8006838:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800683a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	3318      	adds	r3, #24
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	440b      	add	r3, r1
 8006844:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6819      	ldr	r1, [r3, #0]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	691a      	ldr	r2, [r3, #16]
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	3318      	adds	r3, #24
 8006852:	011b      	lsls	r3, r3, #4
 8006854:	440b      	add	r3, r1
 8006856:	3304      	adds	r3, #4
 8006858:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	7d1b      	ldrb	r3, [r3, #20]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d111      	bne.n	8006886 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	3318      	adds	r3, #24
 800686a:	011b      	lsls	r3, r3, #4
 800686c:	4413      	add	r3, r2
 800686e:	3304      	adds	r3, #4
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	6811      	ldr	r1, [r2, #0]
 8006876:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	3318      	adds	r3, #24
 800687e:	011b      	lsls	r3, r3, #4
 8006880:	440b      	add	r3, r1
 8006882:	3304      	adds	r3, #4
 8006884:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	3307      	adds	r3, #7
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	061a      	lsls	r2, r3, #24
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	3306      	adds	r3, #6
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	041b      	lsls	r3, r3, #16
 8006896:	431a      	orrs	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	3305      	adds	r3, #5
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	021b      	lsls	r3, r3, #8
 80068a0:	4313      	orrs	r3, r2
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	3204      	adds	r2, #4
 80068a6:	7812      	ldrb	r2, [r2, #0]
 80068a8:	4610      	mov	r0, r2
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	6811      	ldr	r1, [r2, #0]
 80068ae:	ea43 0200 	orr.w	r2, r3, r0
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	011b      	lsls	r3, r3, #4
 80068b6:	440b      	add	r3, r1
 80068b8:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80068bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	3303      	adds	r3, #3
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	061a      	lsls	r2, r3, #24
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	3302      	adds	r3, #2
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	041b      	lsls	r3, r3, #16
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	3301      	adds	r3, #1
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	021b      	lsls	r3, r3, #8
 80068d8:	4313      	orrs	r3, r2
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	7812      	ldrb	r2, [r2, #0]
 80068de:	4610      	mov	r0, r2
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	6811      	ldr	r1, [r2, #0]
 80068e4:	ea43 0200 	orr.w	r2, r3, r0
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	011b      	lsls	r3, r3, #4
 80068ec:	440b      	add	r3, r1
 80068ee:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80068f2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	3318      	adds	r3, #24
 80068fc:	011b      	lsls	r3, r3, #4
 80068fe:	4413      	add	r3, r2
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	6811      	ldr	r1, [r2, #0]
 8006906:	f043 0201 	orr.w	r2, r3, #1
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	3318      	adds	r3, #24
 800690e:	011b      	lsls	r3, r3, #4
 8006910:	440b      	add	r3, r1
 8006912:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006914:	2300      	movs	r3, #0
 8006916:	e00e      	b.n	8006936 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800691c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e006      	b.n	8006936 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800692c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
  }
}
 8006936:	4618      	mov	r0, r3
 8006938:	3724      	adds	r7, #36	@ 0x24
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr

08006942 <HAL_CAN_AbortTxRequest>:
  * @param  TxMailboxes List of the Tx Mailboxes to abort.
  *         This parameter can be any combination of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8006942:	b480      	push	{r7}
 8006944:	b085      	sub	sp, #20
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
 800694a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006952:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8006954:	7bfb      	ldrb	r3, [r7, #15]
 8006956:	2b01      	cmp	r3, #1
 8006958:	d002      	beq.n	8006960 <HAL_CAN_AbortTxRequest+0x1e>
 800695a:	7bfb      	ldrb	r3, [r7, #15]
 800695c:	2b02      	cmp	r3, #2
 800695e:	d128      	bne.n	80069b2 <HAL_CAN_AbortTxRequest+0x70>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 */
    if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U)
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d007      	beq.n	800697a <HAL_CAN_AbortTxRequest+0x38>
    {
      /* Add cancellation request for Tx Mailbox 0 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ0);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	689a      	ldr	r2, [r3, #8]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006978:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 1 */
    if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	f003 0302 	and.w	r3, r3, #2
 8006980:	2b00      	cmp	r3, #0
 8006982:	d007      	beq.n	8006994 <HAL_CAN_AbortTxRequest+0x52>
    {
      /* Add cancellation request for Tx Mailbox 1 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ1);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	689a      	ldr	r2, [r3, #8]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006992:	609a      	str	r2, [r3, #8]
    }

    /* Check Tx Mailbox 2 */
    if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U)
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	f003 0304 	and.w	r3, r3, #4
 800699a:	2b00      	cmp	r3, #0
 800699c:	d007      	beq.n	80069ae <HAL_CAN_AbortTxRequest+0x6c>
    {
      /* Add cancellation request for Tx Mailbox 2 */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ2);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689a      	ldr	r2, [r3, #8]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80069ac:	609a      	str	r2, [r3, #8]
    }

    /* Return function status */
    return HAL_OK;
 80069ae:	2300      	movs	r3, #0
 80069b0:	e006      	b.n	80069c0 <HAL_CAN_AbortTxRequest+0x7e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
  }
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3714      	adds	r7, #20
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069de:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80069e0:	7afb      	ldrb	r3, [r7, #11]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d002      	beq.n	80069ec <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80069e6:	7afb      	ldrb	r3, [r7, #11]
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d11d      	bne.n	8006a28 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	3301      	adds	r3, #1
 80069fe:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	3301      	adds	r3, #1
 8006a12:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	3301      	adds	r3, #1
 8006a26:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8006a28:	68fb      	ldr	r3, [r7, #12]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006a36:	b480      	push	{r7}
 8006a38:	b087      	sub	sp, #28
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	60f8      	str	r0, [r7, #12]
 8006a3e:	60b9      	str	r1, [r7, #8]
 8006a40:	607a      	str	r2, [r7, #4]
 8006a42:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a4a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006a4c:	7dfb      	ldrb	r3, [r7, #23]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d003      	beq.n	8006a5a <HAL_CAN_GetRxMessage+0x24>
 8006a52:	7dfb      	ldrb	r3, [r7, #23]
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	f040 8103 	bne.w	8006c60 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10e      	bne.n	8006a7e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	f003 0303 	and.w	r3, r3, #3
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d116      	bne.n	8006a9c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e0f7      	b.n	8006c6e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	f003 0303 	and.w	r3, r3, #3
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d107      	bne.n	8006a9c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a90:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e0e8      	b.n	8006c6e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	331b      	adds	r3, #27
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	4413      	add	r3, r2
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0204 	and.w	r2, r3, #4
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10c      	bne.n	8006ad4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	331b      	adds	r3, #27
 8006ac2:	011b      	lsls	r3, r3, #4
 8006ac4:	4413      	add	r3, r2
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	0d5b      	lsrs	r3, r3, #21
 8006aca:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	e00b      	b.n	8006aec <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	331b      	adds	r3, #27
 8006adc:	011b      	lsls	r3, r3, #4
 8006ade:	4413      	add	r3, r2
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	08db      	lsrs	r3, r3, #3
 8006ae4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	331b      	adds	r3, #27
 8006af4:	011b      	lsls	r3, r3, #4
 8006af6:	4413      	add	r3, r2
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0202 	and.w	r2, r3, #2
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	331b      	adds	r3, #27
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	4413      	add	r3, r2
 8006b0e:	3304      	adds	r3, #4
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0308 	and.w	r3, r3, #8
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2208      	movs	r2, #8
 8006b1e:	611a      	str	r2, [r3, #16]
 8006b20:	e00b      	b.n	8006b3a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	331b      	adds	r3, #27
 8006b2a:	011b      	lsls	r3, r3, #4
 8006b2c:	4413      	add	r3, r2
 8006b2e:	3304      	adds	r3, #4
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 020f 	and.w	r2, r3, #15
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	331b      	adds	r3, #27
 8006b42:	011b      	lsls	r3, r3, #4
 8006b44:	4413      	add	r3, r2
 8006b46:	3304      	adds	r3, #4
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	0a1b      	lsrs	r3, r3, #8
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	331b      	adds	r3, #27
 8006b5a:	011b      	lsls	r3, r3, #4
 8006b5c:	4413      	add	r3, r2
 8006b5e:	3304      	adds	r3, #4
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	0c1b      	lsrs	r3, r3, #16
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	011b      	lsls	r3, r3, #4
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	b2da      	uxtb	r2, r3
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	011b      	lsls	r3, r3, #4
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	0a1a      	lsrs	r2, r3, #8
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	3301      	adds	r3, #1
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	011b      	lsls	r3, r3, #4
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	0c1a      	lsrs	r2, r3, #16
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	3302      	adds	r3, #2
 8006bb0:	b2d2      	uxtb	r2, r2
 8006bb2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	4413      	add	r3, r2
 8006bbe:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	0e1a      	lsrs	r2, r3, #24
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	3303      	adds	r3, #3
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	011b      	lsls	r3, r3, #4
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	3304      	adds	r3, #4
 8006be2:	b2d2      	uxtb	r2, r2
 8006be4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	011b      	lsls	r3, r3, #4
 8006bee:	4413      	add	r3, r2
 8006bf0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	0a1a      	lsrs	r2, r3, #8
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	3305      	adds	r3, #5
 8006bfc:	b2d2      	uxtb	r2, r2
 8006bfe:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	4413      	add	r3, r2
 8006c0a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	0c1a      	lsrs	r2, r3, #16
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	3306      	adds	r3, #6
 8006c16:	b2d2      	uxtb	r2, r2
 8006c18:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	011b      	lsls	r3, r3, #4
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	0e1a      	lsrs	r2, r3, #24
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	3307      	adds	r3, #7
 8006c30:	b2d2      	uxtb	r2, r2
 8006c32:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d108      	bne.n	8006c4c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68da      	ldr	r2, [r3, #12]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0220 	orr.w	r2, r2, #32
 8006c48:	60da      	str	r2, [r3, #12]
 8006c4a:	e007      	b.n	8006c5c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	691a      	ldr	r2, [r3, #16]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f042 0220 	orr.w	r2, r2, #32
 8006c5a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	e006      	b.n	8006c6e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c64:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
  }
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b085      	sub	sp, #20
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c8e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006c90:	7afb      	ldrb	r3, [r7, #11]
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d002      	beq.n	8006c9c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8006c96:	7afb      	ldrb	r3, [r7, #11]
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d10f      	bne.n	8006cbc <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	f003 0303 	and.w	r3, r3, #3
 8006cac:	60fb      	str	r3, [r7, #12]
 8006cae:	e005      	b.n	8006cbc <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	f003 0303 	and.w	r3, r3, #3
 8006cba:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b085      	sub	sp, #20
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
 8006cd2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006cda:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d002      	beq.n	8006ce8 <HAL_CAN_ActivateNotification+0x1e>
 8006ce2:	7bfb      	ldrb	r3, [r7, #15]
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d109      	bne.n	8006cfc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6959      	ldr	r1, [r3, #20]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	683a      	ldr	r2, [r7, #0]
 8006cf4:	430a      	orrs	r2, r1
 8006cf6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	e006      	b.n	8006d0a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
  }
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b08a      	sub	sp, #40	@ 0x28
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	f003 0301 	and.w	r3, r3, #1
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d07c      	beq.n	8006e56 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d023      	beq.n	8006dae <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	f003 0302 	and.w	r3, r3, #2
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d003      	beq.n	8006d80 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7fc f91f 	bl	8002fbc <HAL_CAN_TxMailbox0CompleteCallback>
 8006d7e:	e016      	b.n	8006dae <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	f003 0304 	and.w	r3, r3, #4
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d004      	beq.n	8006d94 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d92:	e00c      	b.n	8006dae <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006d94:	69bb      	ldr	r3, [r7, #24]
 8006d96:	f003 0308 	and.w	r3, r3, #8
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d004      	beq.n	8006da8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006da6:	e002      	b.n	8006dae <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 f96b 	bl	8007084 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d024      	beq.n	8006e02 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006dc0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d003      	beq.n	8006dd4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f7fc f90d 	bl	8002fec <HAL_CAN_TxMailbox1CompleteCallback>
 8006dd2:	e016      	b.n	8006e02 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d004      	beq.n	8006de8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006de6:	e00c      	b.n	8006e02 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d004      	beq.n	8006dfc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006df8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dfa:	e002      	b.n	8006e02 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 f94b 	bl	8007098 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006e02:	69bb      	ldr	r3, [r7, #24]
 8006e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d024      	beq.n	8006e56 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006e14:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d003      	beq.n	8006e28 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f7fc f8fb 	bl	800301c <HAL_CAN_TxMailbox2CompleteCallback>
 8006e26:	e016      	b.n	8006e56 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d004      	beq.n	8006e3c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e3a:	e00c      	b.n	8006e56 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d004      	beq.n	8006e50 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e4e:	e002      	b.n	8006e56 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f000 f92b 	bl	80070ac <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006e56:	6a3b      	ldr	r3, [r7, #32]
 8006e58:	f003 0308 	and.w	r3, r3, #8
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00c      	beq.n	8006e7a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	f003 0310 	and.w	r3, r3, #16
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d007      	beq.n	8006e7a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006e70:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2210      	movs	r2, #16
 8006e78:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	f003 0304 	and.w	r3, r3, #4
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00b      	beq.n	8006e9c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f003 0308 	and.w	r3, r3, #8
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d006      	beq.n	8006e9c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	2208      	movs	r2, #8
 8006e94:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 f912 	bl	80070c0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d009      	beq.n	8006eba <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	f003 0303 	and.w	r3, r3, #3
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d002      	beq.n	8006eba <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7fb fb1b 	bl	80024f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006eba:	6a3b      	ldr	r3, [r7, #32]
 8006ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00c      	beq.n	8006ede <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	f003 0310 	and.w	r3, r3, #16
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d007      	beq.n	8006ede <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006ed4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2210      	movs	r2, #16
 8006edc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006ede:	6a3b      	ldr	r3, [r7, #32]
 8006ee0:	f003 0320 	and.w	r3, r3, #32
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00b      	beq.n	8006f00 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	f003 0308 	and.w	r3, r3, #8
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d006      	beq.n	8006f00 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2208      	movs	r2, #8
 8006ef8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f8f4 	bl	80070e8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006f00:	6a3b      	ldr	r3, [r7, #32]
 8006f02:	f003 0310 	and.w	r3, r3, #16
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d009      	beq.n	8006f1e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	f003 0303 	and.w	r3, r3, #3
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f8db 	bl	80070d4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00b      	beq.n	8006f40 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	f003 0310 	and.w	r3, r3, #16
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d006      	beq.n	8006f40 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2210      	movs	r2, #16
 8006f38:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f8de 	bl	80070fc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006f40:	6a3b      	ldr	r3, [r7, #32]
 8006f42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00b      	beq.n	8006f62 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	f003 0308 	and.w	r3, r3, #8
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d006      	beq.n	8006f62 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2208      	movs	r2, #8
 8006f5a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f8d7 	bl	8007110 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d07b      	beq.n	8007064 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	f003 0304 	and.w	r3, r3, #4
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d072      	beq.n	800705c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d008      	beq.n	8006f92 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f8c:	f043 0301 	orr.w	r3, r3, #1
 8006f90:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006f92:	6a3b      	ldr	r3, [r7, #32]
 8006f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d008      	beq.n	8006fae <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa8:	f043 0302 	orr.w	r3, r3, #2
 8006fac:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d008      	beq.n	8006fca <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d003      	beq.n	8006fca <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc4:	f043 0304 	orr.w	r3, r3, #4
 8006fc8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006fca:	6a3b      	ldr	r3, [r7, #32]
 8006fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d043      	beq.n	800705c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d03e      	beq.n	800705c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006fe4:	2b60      	cmp	r3, #96	@ 0x60
 8006fe6:	d02b      	beq.n	8007040 <HAL_CAN_IRQHandler+0x32a>
 8006fe8:	2b60      	cmp	r3, #96	@ 0x60
 8006fea:	d82e      	bhi.n	800704a <HAL_CAN_IRQHandler+0x334>
 8006fec:	2b50      	cmp	r3, #80	@ 0x50
 8006fee:	d022      	beq.n	8007036 <HAL_CAN_IRQHandler+0x320>
 8006ff0:	2b50      	cmp	r3, #80	@ 0x50
 8006ff2:	d82a      	bhi.n	800704a <HAL_CAN_IRQHandler+0x334>
 8006ff4:	2b40      	cmp	r3, #64	@ 0x40
 8006ff6:	d019      	beq.n	800702c <HAL_CAN_IRQHandler+0x316>
 8006ff8:	2b40      	cmp	r3, #64	@ 0x40
 8006ffa:	d826      	bhi.n	800704a <HAL_CAN_IRQHandler+0x334>
 8006ffc:	2b30      	cmp	r3, #48	@ 0x30
 8006ffe:	d010      	beq.n	8007022 <HAL_CAN_IRQHandler+0x30c>
 8007000:	2b30      	cmp	r3, #48	@ 0x30
 8007002:	d822      	bhi.n	800704a <HAL_CAN_IRQHandler+0x334>
 8007004:	2b10      	cmp	r3, #16
 8007006:	d002      	beq.n	800700e <HAL_CAN_IRQHandler+0x2f8>
 8007008:	2b20      	cmp	r3, #32
 800700a:	d005      	beq.n	8007018 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800700c:	e01d      	b.n	800704a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800700e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007010:	f043 0308 	orr.w	r3, r3, #8
 8007014:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007016:	e019      	b.n	800704c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701a:	f043 0310 	orr.w	r3, r3, #16
 800701e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007020:	e014      	b.n	800704c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007024:	f043 0320 	orr.w	r3, r3, #32
 8007028:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800702a:	e00f      	b.n	800704c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800702c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007032:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007034:	e00a      	b.n	800704c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007038:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800703c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800703e:	e005      	b.n	800704c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007042:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007046:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8007048:	e000      	b.n	800704c <HAL_CAN_IRQHandler+0x336>
            break;
 800704a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	699a      	ldr	r2, [r3, #24]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800705a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2204      	movs	r2, #4
 8007062:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007066:	2b00      	cmp	r3, #0
 8007068:	d008      	beq.n	800707c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	431a      	orrs	r2, r3
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f7fb ffe8 	bl	800304c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800707c:	bf00      	nop
 800707e:	3728      	adds	r7, #40	@ 0x28
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80070a0:	bf00      	nop
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007118:	bf00      	nop
 800711a:	370c      	adds	r7, #12
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007132:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 8007134:	7bfb      	ldrb	r3, [r7, #15]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d002      	beq.n	8007140 <HAL_CAN_GetState+0x1c>
 800713a:	7bfb      	ldrb	r3, [r7, #15]
 800713c:	2b02      	cmp	r3, #2
 800713e:	d112      	bne.n	8007166 <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d002      	beq.n	8007154 <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 800714e:	2304      	movs	r3, #4
 8007150:	73fb      	strb	r3, [r7, #15]
 8007152:	e008      	b.n	8007166 <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b00      	cmp	r3, #0
 8007160:	d001      	beq.n	8007166 <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8007162:	2303      	movs	r3, #3
 8007164:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 8007166:	7bfb      	ldrb	r3, [r7, #15]
}
 8007168:	4618      	mov	r0, r3
 800716a:	3714      	adds	r7, #20
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <__NVIC_SetPriorityGrouping>:
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007184:	4b0c      	ldr	r3, [pc, #48]	@ (80071b8 <__NVIC_SetPriorityGrouping+0x44>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007190:	4013      	ands	r3, r2
 8007192:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800719c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80071a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80071a6:	4a04      	ldr	r2, [pc, #16]	@ (80071b8 <__NVIC_SetPriorityGrouping+0x44>)
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	60d3      	str	r3, [r2, #12]
}
 80071ac:	bf00      	nop
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	e000ed00 	.word	0xe000ed00

080071bc <__NVIC_GetPriorityGrouping>:
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80071c0:	4b04      	ldr	r3, [pc, #16]	@ (80071d4 <__NVIC_GetPriorityGrouping+0x18>)
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	0a1b      	lsrs	r3, r3, #8
 80071c6:	f003 0307 	and.w	r3, r3, #7
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr
 80071d4:	e000ed00 	.word	0xe000ed00

080071d8 <__NVIC_EnableIRQ>:
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	4603      	mov	r3, r0
 80071e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	db0b      	blt.n	8007202 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071ea:	79fb      	ldrb	r3, [r7, #7]
 80071ec:	f003 021f 	and.w	r2, r3, #31
 80071f0:	4907      	ldr	r1, [pc, #28]	@ (8007210 <__NVIC_EnableIRQ+0x38>)
 80071f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071f6:	095b      	lsrs	r3, r3, #5
 80071f8:	2001      	movs	r0, #1
 80071fa:	fa00 f202 	lsl.w	r2, r0, r2
 80071fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007202:	bf00      	nop
 8007204:	370c      	adds	r7, #12
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	e000e100 	.word	0xe000e100

08007214 <__NVIC_DisableIRQ>:
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800721e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007222:	2b00      	cmp	r3, #0
 8007224:	db12      	blt.n	800724c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007226:	79fb      	ldrb	r3, [r7, #7]
 8007228:	f003 021f 	and.w	r2, r3, #31
 800722c:	490a      	ldr	r1, [pc, #40]	@ (8007258 <__NVIC_DisableIRQ+0x44>)
 800722e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007232:	095b      	lsrs	r3, r3, #5
 8007234:	2001      	movs	r0, #1
 8007236:	fa00 f202 	lsl.w	r2, r0, r2
 800723a:	3320      	adds	r3, #32
 800723c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007240:	f3bf 8f4f 	dsb	sy
}
 8007244:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007246:	f3bf 8f6f 	isb	sy
}
 800724a:	bf00      	nop
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	e000e100 	.word	0xe000e100

0800725c <__NVIC_SetPriority>:
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	4603      	mov	r3, r0
 8007264:	6039      	str	r1, [r7, #0]
 8007266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800726c:	2b00      	cmp	r3, #0
 800726e:	db0a      	blt.n	8007286 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	b2da      	uxtb	r2, r3
 8007274:	490c      	ldr	r1, [pc, #48]	@ (80072a8 <__NVIC_SetPriority+0x4c>)
 8007276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800727a:	0112      	lsls	r2, r2, #4
 800727c:	b2d2      	uxtb	r2, r2
 800727e:	440b      	add	r3, r1
 8007280:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007284:	e00a      	b.n	800729c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	b2da      	uxtb	r2, r3
 800728a:	4908      	ldr	r1, [pc, #32]	@ (80072ac <__NVIC_SetPriority+0x50>)
 800728c:	79fb      	ldrb	r3, [r7, #7]
 800728e:	f003 030f 	and.w	r3, r3, #15
 8007292:	3b04      	subs	r3, #4
 8007294:	0112      	lsls	r2, r2, #4
 8007296:	b2d2      	uxtb	r2, r2
 8007298:	440b      	add	r3, r1
 800729a:	761a      	strb	r2, [r3, #24]
}
 800729c:	bf00      	nop
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	e000e100 	.word	0xe000e100
 80072ac:	e000ed00 	.word	0xe000ed00

080072b0 <NVIC_EncodePriority>:
{
 80072b0:	b480      	push	{r7}
 80072b2:	b089      	sub	sp, #36	@ 0x24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	f1c3 0307 	rsb	r3, r3, #7
 80072ca:	2b04      	cmp	r3, #4
 80072cc:	bf28      	it	cs
 80072ce:	2304      	movcs	r3, #4
 80072d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80072d2:	69fb      	ldr	r3, [r7, #28]
 80072d4:	3304      	adds	r3, #4
 80072d6:	2b06      	cmp	r3, #6
 80072d8:	d902      	bls.n	80072e0 <NVIC_EncodePriority+0x30>
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	3b03      	subs	r3, #3
 80072de:	e000      	b.n	80072e2 <NVIC_EncodePriority+0x32>
 80072e0:	2300      	movs	r3, #0
 80072e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80072e4:	f04f 32ff 	mov.w	r2, #4294967295
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	fa02 f303 	lsl.w	r3, r2, r3
 80072ee:	43da      	mvns	r2, r3
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	401a      	ands	r2, r3
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80072f8:	f04f 31ff 	mov.w	r1, #4294967295
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	fa01 f303 	lsl.w	r3, r1, r3
 8007302:	43d9      	mvns	r1, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007308:	4313      	orrs	r3, r2
}
 800730a:	4618      	mov	r0, r3
 800730c:	3724      	adds	r7, #36	@ 0x24
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
	...

08007318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	3b01      	subs	r3, #1
 8007324:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007328:	d301      	bcc.n	800732e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800732a:	2301      	movs	r3, #1
 800732c:	e00f      	b.n	800734e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800732e:	4a0a      	ldr	r2, [pc, #40]	@ (8007358 <SysTick_Config+0x40>)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3b01      	subs	r3, #1
 8007334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007336:	210f      	movs	r1, #15
 8007338:	f04f 30ff 	mov.w	r0, #4294967295
 800733c:	f7ff ff8e 	bl	800725c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007340:	4b05      	ldr	r3, [pc, #20]	@ (8007358 <SysTick_Config+0x40>)
 8007342:	2200      	movs	r2, #0
 8007344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007346:	4b04      	ldr	r3, [pc, #16]	@ (8007358 <SysTick_Config+0x40>)
 8007348:	2207      	movs	r2, #7
 800734a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	e000e010 	.word	0xe000e010

0800735c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f7ff ff05 	bl	8007174 <__NVIC_SetPriorityGrouping>
}
 800736a:	bf00      	nop
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007372:	b580      	push	{r7, lr}
 8007374:	b086      	sub	sp, #24
 8007376:	af00      	add	r7, sp, #0
 8007378:	4603      	mov	r3, r0
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	607a      	str	r2, [r7, #4]
 800737e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007380:	2300      	movs	r3, #0
 8007382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007384:	f7ff ff1a 	bl	80071bc <__NVIC_GetPriorityGrouping>
 8007388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	68b9      	ldr	r1, [r7, #8]
 800738e:	6978      	ldr	r0, [r7, #20]
 8007390:	f7ff ff8e 	bl	80072b0 <NVIC_EncodePriority>
 8007394:	4602      	mov	r2, r0
 8007396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800739a:	4611      	mov	r1, r2
 800739c:	4618      	mov	r0, r3
 800739e:	f7ff ff5d 	bl	800725c <__NVIC_SetPriority>
}
 80073a2:	bf00      	nop
 80073a4:	3718      	adds	r7, #24
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073aa:	b580      	push	{r7, lr}
 80073ac:	b082      	sub	sp, #8
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	4603      	mov	r3, r0
 80073b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80073b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7ff ff0d 	bl	80071d8 <__NVIC_EnableIRQ>
}
 80073be:	bf00      	nop
 80073c0:	3708      	adds	r7, #8
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b082      	sub	sp, #8
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	4603      	mov	r3, r0
 80073ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80073d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7ff ff1d 	bl	8007214 <__NVIC_DisableIRQ>
}
 80073da:	bf00      	nop
 80073dc:	3708      	adds	r7, #8
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b082      	sub	sp, #8
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7ff ff94 	bl	8007318 <SysTick_Config>
 80073f0:	4603      	mov	r3, r0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3708      	adds	r7, #8
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}

080073fa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b082      	sub	sp, #8
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d101      	bne.n	800740c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e00e      	b.n	800742a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	795b      	ldrb	r3, [r3, #5]
 8007410:	b2db      	uxtb	r3, r3
 8007412:	2b00      	cmp	r3, #0
 8007414:	d105      	bne.n	8007422 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7fd f971 	bl	8004704 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b086      	sub	sp, #24
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800743c:	2300      	movs	r3, #0
 800743e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007440:	f7fe fa3e 	bl	80058c0 <HAL_GetTick>
 8007444:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e099      	b.n	8007584 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f022 0201 	bic.w	r2, r2, #1
 800746e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007470:	e00f      	b.n	8007492 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007472:	f7fe fa25 	bl	80058c0 <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	2b05      	cmp	r3, #5
 800747e:	d908      	bls.n	8007492 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2220      	movs	r2, #32
 8007484:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2203      	movs	r2, #3
 800748a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e078      	b.n	8007584 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0301 	and.w	r3, r3, #1
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e8      	bne.n	8007472 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80074a8:	697a      	ldr	r2, [r7, #20]
 80074aa:	4b38      	ldr	r3, [pc, #224]	@ (800758c <HAL_DMA_Init+0x158>)
 80074ac:	4013      	ands	r3, r2
 80074ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80074be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80074ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	699b      	ldr	r3, [r3, #24]
 80074d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80074d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80074de:	697a      	ldr	r2, [r7, #20]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e8:	2b04      	cmp	r3, #4
 80074ea:	d107      	bne.n	80074fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f4:	4313      	orrs	r3, r2
 80074f6:	697a      	ldr	r2, [r7, #20]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	f023 0307 	bic.w	r3, r3, #7
 8007512:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	4313      	orrs	r3, r2
 800751c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007522:	2b04      	cmp	r3, #4
 8007524:	d117      	bne.n	8007556 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	4313      	orrs	r3, r2
 800752e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00e      	beq.n	8007556 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 fa89 	bl	8007a50 <DMA_CheckFifoParam>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d008      	beq.n	8007556 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2240      	movs	r2, #64	@ 0x40
 8007548:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8007552:	2301      	movs	r3, #1
 8007554:	e016      	b.n	8007584 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 fa40 	bl	80079e4 <DMA_CalcBaseAndBitshift>
 8007564:	4603      	mov	r3, r0
 8007566:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800756c:	223f      	movs	r2, #63	@ 0x3f
 800756e:	409a      	lsls	r2, r3
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3718      	adds	r7, #24
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	f010803f 	.word	0xf010803f

08007590 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800759c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800759e:	f7fe f98f 	bl	80058c0 <HAL_GetTick>
 80075a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d008      	beq.n	80075c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2280      	movs	r2, #128	@ 0x80
 80075b4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	e052      	b.n	8007668 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f022 0216 	bic.w	r2, r2, #22
 80075d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	695a      	ldr	r2, [r3, #20]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80075e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d103      	bne.n	80075f2 <HAL_DMA_Abort+0x62>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d007      	beq.n	8007602 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f022 0208 	bic.w	r2, r2, #8
 8007600:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f022 0201 	bic.w	r2, r2, #1
 8007610:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007612:	e013      	b.n	800763c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007614:	f7fe f954 	bl	80058c0 <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b05      	cmp	r3, #5
 8007620:	d90c      	bls.n	800763c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2203      	movs	r2, #3
 800762c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e015      	b.n	8007668 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1e4      	bne.n	8007614 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800764e:	223f      	movs	r2, #63	@ 0x3f
 8007650:	409a      	lsls	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b02      	cmp	r3, #2
 8007682:	d004      	beq.n	800768e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2280      	movs	r2, #128	@ 0x80
 8007688:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e00c      	b.n	80076a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2205      	movs	r2, #5
 8007692:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0201 	bic.w	r2, r2, #1
 80076a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b086      	sub	sp, #24
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80076bc:	2300      	movs	r3, #0
 80076be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80076c0:	4b8e      	ldr	r3, [pc, #568]	@ (80078fc <HAL_DMA_IRQHandler+0x248>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a8e      	ldr	r2, [pc, #568]	@ (8007900 <HAL_DMA_IRQHandler+0x24c>)
 80076c6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ca:	0a9b      	lsrs	r3, r3, #10
 80076cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076de:	2208      	movs	r2, #8
 80076e0:	409a      	lsls	r2, r3
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	4013      	ands	r3, r2
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d01a      	beq.n	8007720 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d013      	beq.n	8007720 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f022 0204 	bic.w	r2, r2, #4
 8007706:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800770c:	2208      	movs	r2, #8
 800770e:	409a      	lsls	r2, r3
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007718:	f043 0201 	orr.w	r2, r3, #1
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007724:	2201      	movs	r2, #1
 8007726:	409a      	lsls	r2, r3
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4013      	ands	r3, r2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d012      	beq.n	8007756 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00b      	beq.n	8007756 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007742:	2201      	movs	r2, #1
 8007744:	409a      	lsls	r2, r3
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800774e:	f043 0202 	orr.w	r2, r3, #2
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800775a:	2204      	movs	r2, #4
 800775c:	409a      	lsls	r2, r3
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	4013      	ands	r3, r2
 8007762:	2b00      	cmp	r3, #0
 8007764:	d012      	beq.n	800778c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 0302 	and.w	r3, r3, #2
 8007770:	2b00      	cmp	r3, #0
 8007772:	d00b      	beq.n	800778c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007778:	2204      	movs	r2, #4
 800777a:	409a      	lsls	r2, r3
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007784:	f043 0204 	orr.w	r2, r3, #4
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007790:	2210      	movs	r2, #16
 8007792:	409a      	lsls	r2, r3
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4013      	ands	r3, r2
 8007798:	2b00      	cmp	r3, #0
 800779a:	d043      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0308 	and.w	r3, r3, #8
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d03c      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ae:	2210      	movs	r2, #16
 80077b0:	409a      	lsls	r2, r3
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d018      	beq.n	80077f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d108      	bne.n	80077e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d024      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	4798      	blx	r3
 80077e2:	e01f      	b.n	8007824 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d01b      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	4798      	blx	r3
 80077f4:	e016      	b.n	8007824 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007800:	2b00      	cmp	r3, #0
 8007802:	d107      	bne.n	8007814 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f022 0208 	bic.w	r2, r2, #8
 8007812:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007818:	2b00      	cmp	r3, #0
 800781a:	d003      	beq.n	8007824 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007828:	2220      	movs	r2, #32
 800782a:	409a      	lsls	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	4013      	ands	r3, r2
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 808f 	beq.w	8007954 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0310 	and.w	r3, r3, #16
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 8087 	beq.w	8007954 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800784a:	2220      	movs	r2, #32
 800784c:	409a      	lsls	r2, r3
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007858:	b2db      	uxtb	r3, r3
 800785a:	2b05      	cmp	r3, #5
 800785c:	d136      	bne.n	80078cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 0216 	bic.w	r2, r2, #22
 800786c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	695a      	ldr	r2, [r3, #20]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800787c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	2b00      	cmp	r3, #0
 8007884:	d103      	bne.n	800788e <HAL_DMA_IRQHandler+0x1da>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800788a:	2b00      	cmp	r3, #0
 800788c:	d007      	beq.n	800789e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0208 	bic.w	r2, r2, #8
 800789c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078a2:	223f      	movs	r2, #63	@ 0x3f
 80078a4:	409a      	lsls	r2, r3
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d07e      	beq.n	80079c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	4798      	blx	r3
        }
        return;
 80078ca:	e079      	b.n	80079c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d01d      	beq.n	8007916 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d10d      	bne.n	8007904 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d031      	beq.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	4798      	blx	r3
 80078f8:	e02c      	b.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
 80078fa:	bf00      	nop
 80078fc:	200000f0 	.word	0x200000f0
 8007900:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007908:	2b00      	cmp	r3, #0
 800790a:	d023      	beq.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	4798      	blx	r3
 8007914:	e01e      	b.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10f      	bne.n	8007944 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0210 	bic.w	r2, r2, #16
 8007932:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007958:	2b00      	cmp	r3, #0
 800795a:	d032      	beq.n	80079c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007960:	f003 0301 	and.w	r3, r3, #1
 8007964:	2b00      	cmp	r3, #0
 8007966:	d022      	beq.n	80079ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2205      	movs	r2, #5
 800796c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f022 0201 	bic.w	r2, r2, #1
 800797e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	3301      	adds	r3, #1
 8007984:	60bb      	str	r3, [r7, #8]
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	429a      	cmp	r2, r3
 800798a:	d307      	bcc.n	800799c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f003 0301 	and.w	r3, r3, #1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1f2      	bne.n	8007980 <HAL_DMA_IRQHandler+0x2cc>
 800799a:	e000      	b.n	800799e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800799c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d005      	beq.n	80079c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	4798      	blx	r3
 80079be:	e000      	b.n	80079c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80079c0:	bf00      	nop
    }
  }
}
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80079d6:	b2db      	uxtb	r3, r3
}
 80079d8:	4618      	mov	r0, r3
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b085      	sub	sp, #20
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	3b10      	subs	r3, #16
 80079f4:	4a14      	ldr	r2, [pc, #80]	@ (8007a48 <DMA_CalcBaseAndBitshift+0x64>)
 80079f6:	fba2 2303 	umull	r2, r3, r2, r3
 80079fa:	091b      	lsrs	r3, r3, #4
 80079fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80079fe:	4a13      	ldr	r2, [pc, #76]	@ (8007a4c <DMA_CalcBaseAndBitshift+0x68>)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	4413      	add	r3, r2
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	461a      	mov	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2b03      	cmp	r3, #3
 8007a10:	d909      	bls.n	8007a26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007a1a:	f023 0303 	bic.w	r3, r3, #3
 8007a1e:	1d1a      	adds	r2, r3, #4
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	659a      	str	r2, [r3, #88]	@ 0x58
 8007a24:	e007      	b.n	8007a36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007a2e:	f023 0303 	bic.w	r3, r3, #3
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3714      	adds	r7, #20
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr
 8007a46:	bf00      	nop
 8007a48:	aaaaaaab 	.word	0xaaaaaaab
 8007a4c:	08012244 	.word	0x08012244

08007a50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d11f      	bne.n	8007aaa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d856      	bhi.n	8007b1e <DMA_CheckFifoParam+0xce>
 8007a70:	a201      	add	r2, pc, #4	@ (adr r2, 8007a78 <DMA_CheckFifoParam+0x28>)
 8007a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a76:	bf00      	nop
 8007a78:	08007a89 	.word	0x08007a89
 8007a7c:	08007a9b 	.word	0x08007a9b
 8007a80:	08007a89 	.word	0x08007a89
 8007a84:	08007b1f 	.word	0x08007b1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d046      	beq.n	8007b22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a98:	e043      	b.n	8007b22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a9e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007aa2:	d140      	bne.n	8007b26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007aa8:	e03d      	b.n	8007b26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ab2:	d121      	bne.n	8007af8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	2b03      	cmp	r3, #3
 8007ab8:	d837      	bhi.n	8007b2a <DMA_CheckFifoParam+0xda>
 8007aba:	a201      	add	r2, pc, #4	@ (adr r2, 8007ac0 <DMA_CheckFifoParam+0x70>)
 8007abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac0:	08007ad1 	.word	0x08007ad1
 8007ac4:	08007ad7 	.word	0x08007ad7
 8007ac8:	08007ad1 	.word	0x08007ad1
 8007acc:	08007ae9 	.word	0x08007ae9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ad4:	e030      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ada:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d025      	beq.n	8007b2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ae6:	e022      	b.n	8007b2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007af0:	d11f      	bne.n	8007b32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007af6:	e01c      	b.n	8007b32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b02      	cmp	r3, #2
 8007afc:	d903      	bls.n	8007b06 <DMA_CheckFifoParam+0xb6>
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	2b03      	cmp	r3, #3
 8007b02:	d003      	beq.n	8007b0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007b04:	e018      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	73fb      	strb	r3, [r7, #15]
      break;
 8007b0a:	e015      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00e      	beq.n	8007b36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b1c:	e00b      	b.n	8007b36 <DMA_CheckFifoParam+0xe6>
      break;
 8007b1e:	bf00      	nop
 8007b20:	e00a      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      break;
 8007b22:	bf00      	nop
 8007b24:	e008      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      break;
 8007b26:	bf00      	nop
 8007b28:	e006      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      break;
 8007b2a:	bf00      	nop
 8007b2c:	e004      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      break;
 8007b2e:	bf00      	nop
 8007b30:	e002      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      break;   
 8007b32:	bf00      	nop
 8007b34:	e000      	b.n	8007b38 <DMA_CheckFifoParam+0xe8>
      break;
 8007b36:	bf00      	nop
    }
  } 
  
  return status; 
 8007b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop

08007b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b089      	sub	sp, #36	@ 0x24
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007b52:	2300      	movs	r3, #0
 8007b54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007b56:	2300      	movs	r3, #0
 8007b58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007b5e:	2300      	movs	r3, #0
 8007b60:	61fb      	str	r3, [r7, #28]
 8007b62:	e16b      	b.n	8007e3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007b64:	2201      	movs	r2, #1
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	fa02 f303 	lsl.w	r3, r2, r3
 8007b6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	697a      	ldr	r2, [r7, #20]
 8007b74:	4013      	ands	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	f040 815a 	bne.w	8007e36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f003 0303 	and.w	r3, r3, #3
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d005      	beq.n	8007b9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d130      	bne.n	8007bfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007ba0:	69fb      	ldr	r3, [r7, #28]
 8007ba2:	005b      	lsls	r3, r3, #1
 8007ba4:	2203      	movs	r2, #3
 8007ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8007baa:	43db      	mvns	r3, r3
 8007bac:	69ba      	ldr	r2, [r7, #24]
 8007bae:	4013      	ands	r3, r2
 8007bb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	005b      	lsls	r3, r3, #1
 8007bba:	fa02 f303 	lsl.w	r3, r2, r3
 8007bbe:	69ba      	ldr	r2, [r7, #24]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	69ba      	ldr	r2, [r7, #24]
 8007bc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	43db      	mvns	r3, r3
 8007bda:	69ba      	ldr	r2, [r7, #24]
 8007bdc:	4013      	ands	r3, r2
 8007bde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	091b      	lsrs	r3, r3, #4
 8007be6:	f003 0201 	and.w	r2, r3, #1
 8007bea:	69fb      	ldr	r3, [r7, #28]
 8007bec:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf0:	69ba      	ldr	r2, [r7, #24]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	69ba      	ldr	r2, [r7, #24]
 8007bfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	f003 0303 	and.w	r3, r3, #3
 8007c04:	2b03      	cmp	r3, #3
 8007c06:	d017      	beq.n	8007c38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	005b      	lsls	r3, r3, #1
 8007c12:	2203      	movs	r2, #3
 8007c14:	fa02 f303 	lsl.w	r3, r2, r3
 8007c18:	43db      	mvns	r3, r3
 8007c1a:	69ba      	ldr	r2, [r7, #24]
 8007c1c:	4013      	ands	r3, r2
 8007c1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	689a      	ldr	r2, [r3, #8]
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	005b      	lsls	r3, r3, #1
 8007c28:	fa02 f303 	lsl.w	r3, r2, r3
 8007c2c:	69ba      	ldr	r2, [r7, #24]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	f003 0303 	and.w	r3, r3, #3
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d123      	bne.n	8007c8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	08da      	lsrs	r2, r3, #3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	3208      	adds	r2, #8
 8007c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	f003 0307 	and.w	r3, r3, #7
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	220f      	movs	r2, #15
 8007c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c60:	43db      	mvns	r3, r3
 8007c62:	69ba      	ldr	r2, [r7, #24]
 8007c64:	4013      	ands	r3, r2
 8007c66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	691a      	ldr	r2, [r3, #16]
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	f003 0307 	and.w	r3, r3, #7
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	fa02 f303 	lsl.w	r3, r2, r3
 8007c78:	69ba      	ldr	r2, [r7, #24]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	08da      	lsrs	r2, r3, #3
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	3208      	adds	r2, #8
 8007c86:	69b9      	ldr	r1, [r7, #24]
 8007c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	005b      	lsls	r3, r3, #1
 8007c96:	2203      	movs	r2, #3
 8007c98:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9c:	43db      	mvns	r3, r3
 8007c9e:	69ba      	ldr	r2, [r7, #24]
 8007ca0:	4013      	ands	r3, r2
 8007ca2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	f003 0203 	and.w	r2, r3, #3
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb4:	69ba      	ldr	r2, [r7, #24]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	69ba      	ldr	r2, [r7, #24]
 8007cbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 80b4 	beq.w	8007e36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007cce:	2300      	movs	r3, #0
 8007cd0:	60fb      	str	r3, [r7, #12]
 8007cd2:	4b60      	ldr	r3, [pc, #384]	@ (8007e54 <HAL_GPIO_Init+0x30c>)
 8007cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd6:	4a5f      	ldr	r2, [pc, #380]	@ (8007e54 <HAL_GPIO_Init+0x30c>)
 8007cd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8007cde:	4b5d      	ldr	r3, [pc, #372]	@ (8007e54 <HAL_GPIO_Init+0x30c>)
 8007ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ce6:	60fb      	str	r3, [r7, #12]
 8007ce8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007cea:	4a5b      	ldr	r2, [pc, #364]	@ (8007e58 <HAL_GPIO_Init+0x310>)
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	089b      	lsrs	r3, r3, #2
 8007cf0:	3302      	adds	r3, #2
 8007cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	220f      	movs	r2, #15
 8007d02:	fa02 f303 	lsl.w	r3, r2, r3
 8007d06:	43db      	mvns	r3, r3
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a52      	ldr	r2, [pc, #328]	@ (8007e5c <HAL_GPIO_Init+0x314>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d02b      	beq.n	8007d6e <HAL_GPIO_Init+0x226>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a51      	ldr	r2, [pc, #324]	@ (8007e60 <HAL_GPIO_Init+0x318>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d025      	beq.n	8007d6a <HAL_GPIO_Init+0x222>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a50      	ldr	r2, [pc, #320]	@ (8007e64 <HAL_GPIO_Init+0x31c>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d01f      	beq.n	8007d66 <HAL_GPIO_Init+0x21e>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a4f      	ldr	r2, [pc, #316]	@ (8007e68 <HAL_GPIO_Init+0x320>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d019      	beq.n	8007d62 <HAL_GPIO_Init+0x21a>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	4a4e      	ldr	r2, [pc, #312]	@ (8007e6c <HAL_GPIO_Init+0x324>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d013      	beq.n	8007d5e <HAL_GPIO_Init+0x216>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	4a4d      	ldr	r2, [pc, #308]	@ (8007e70 <HAL_GPIO_Init+0x328>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d00d      	beq.n	8007d5a <HAL_GPIO_Init+0x212>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4a4c      	ldr	r2, [pc, #304]	@ (8007e74 <HAL_GPIO_Init+0x32c>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d007      	beq.n	8007d56 <HAL_GPIO_Init+0x20e>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	4a4b      	ldr	r2, [pc, #300]	@ (8007e78 <HAL_GPIO_Init+0x330>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d101      	bne.n	8007d52 <HAL_GPIO_Init+0x20a>
 8007d4e:	2307      	movs	r3, #7
 8007d50:	e00e      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d52:	2308      	movs	r3, #8
 8007d54:	e00c      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d56:	2306      	movs	r3, #6
 8007d58:	e00a      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d5a:	2305      	movs	r3, #5
 8007d5c:	e008      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d5e:	2304      	movs	r3, #4
 8007d60:	e006      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d62:	2303      	movs	r3, #3
 8007d64:	e004      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d66:	2302      	movs	r3, #2
 8007d68:	e002      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e000      	b.n	8007d70 <HAL_GPIO_Init+0x228>
 8007d6e:	2300      	movs	r3, #0
 8007d70:	69fa      	ldr	r2, [r7, #28]
 8007d72:	f002 0203 	and.w	r2, r2, #3
 8007d76:	0092      	lsls	r2, r2, #2
 8007d78:	4093      	lsls	r3, r2
 8007d7a:	69ba      	ldr	r2, [r7, #24]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007d80:	4935      	ldr	r1, [pc, #212]	@ (8007e58 <HAL_GPIO_Init+0x310>)
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	089b      	lsrs	r3, r3, #2
 8007d86:	3302      	adds	r3, #2
 8007d88:	69ba      	ldr	r2, [r7, #24]
 8007d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007d8e:	4b3b      	ldr	r3, [pc, #236]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	43db      	mvns	r3, r3
 8007d98:	69ba      	ldr	r2, [r7, #24]
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007daa:	69ba      	ldr	r2, [r7, #24]
 8007dac:	693b      	ldr	r3, [r7, #16]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007db2:	4a32      	ldr	r2, [pc, #200]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007db8:	4b30      	ldr	r3, [pc, #192]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	43db      	mvns	r3, r3
 8007dc2:	69ba      	ldr	r2, [r7, #24]
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d003      	beq.n	8007ddc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007dd4:	69ba      	ldr	r2, [r7, #24]
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007ddc:	4a27      	ldr	r2, [pc, #156]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007de2:	4b26      	ldr	r3, [pc, #152]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	43db      	mvns	r3, r3
 8007dec:	69ba      	ldr	r2, [r7, #24]
 8007dee:	4013      	ands	r3, r2
 8007df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d003      	beq.n	8007e06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007dfe:	69ba      	ldr	r2, [r7, #24]
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007e06:	4a1d      	ldr	r2, [pc, #116]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	43db      	mvns	r3, r3
 8007e16:	69ba      	ldr	r2, [r7, #24]
 8007e18:	4013      	ands	r3, r2
 8007e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d003      	beq.n	8007e30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007e28:	69ba      	ldr	r2, [r7, #24]
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007e30:	4a12      	ldr	r2, [pc, #72]	@ (8007e7c <HAL_GPIO_Init+0x334>)
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	3301      	adds	r3, #1
 8007e3a:	61fb      	str	r3, [r7, #28]
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	2b0f      	cmp	r3, #15
 8007e40:	f67f ae90 	bls.w	8007b64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	3724      	adds	r7, #36	@ 0x24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	40023800 	.word	0x40023800
 8007e58:	40013800 	.word	0x40013800
 8007e5c:	40020000 	.word	0x40020000
 8007e60:	40020400 	.word	0x40020400
 8007e64:	40020800 	.word	0x40020800
 8007e68:	40020c00 	.word	0x40020c00
 8007e6c:	40021000 	.word	0x40021000
 8007e70:	40021400 	.word	0x40021400
 8007e74:	40021800 	.word	0x40021800
 8007e78:	40021c00 	.word	0x40021c00
 8007e7c:	40013c00 	.word	0x40013c00

08007e80 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007e96:	2300      	movs	r3, #0
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	e0cd      	b.n	8008038 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007ea6:	683a      	ldr	r2, [r7, #0]
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	4013      	ands	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	f040 80bd 	bne.w	8008032 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007eb8:	4a65      	ldr	r2, [pc, #404]	@ (8008050 <HAL_GPIO_DeInit+0x1d0>)
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	089b      	lsrs	r3, r3, #2
 8007ebe:	3302      	adds	r3, #2
 8007ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ec4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f003 0303 	and.w	r3, r3, #3
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	220f      	movs	r2, #15
 8007ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed4:	68ba      	ldr	r2, [r7, #8]
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	4a5d      	ldr	r2, [pc, #372]	@ (8008054 <HAL_GPIO_DeInit+0x1d4>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d02b      	beq.n	8007f3a <HAL_GPIO_DeInit+0xba>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a5c      	ldr	r2, [pc, #368]	@ (8008058 <HAL_GPIO_DeInit+0x1d8>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d025      	beq.n	8007f36 <HAL_GPIO_DeInit+0xb6>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4a5b      	ldr	r2, [pc, #364]	@ (800805c <HAL_GPIO_DeInit+0x1dc>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d01f      	beq.n	8007f32 <HAL_GPIO_DeInit+0xb2>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	4a5a      	ldr	r2, [pc, #360]	@ (8008060 <HAL_GPIO_DeInit+0x1e0>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d019      	beq.n	8007f2e <HAL_GPIO_DeInit+0xae>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	4a59      	ldr	r2, [pc, #356]	@ (8008064 <HAL_GPIO_DeInit+0x1e4>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d013      	beq.n	8007f2a <HAL_GPIO_DeInit+0xaa>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a58      	ldr	r2, [pc, #352]	@ (8008068 <HAL_GPIO_DeInit+0x1e8>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d00d      	beq.n	8007f26 <HAL_GPIO_DeInit+0xa6>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a57      	ldr	r2, [pc, #348]	@ (800806c <HAL_GPIO_DeInit+0x1ec>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d007      	beq.n	8007f22 <HAL_GPIO_DeInit+0xa2>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a56      	ldr	r2, [pc, #344]	@ (8008070 <HAL_GPIO_DeInit+0x1f0>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d101      	bne.n	8007f1e <HAL_GPIO_DeInit+0x9e>
 8007f1a:	2307      	movs	r3, #7
 8007f1c:	e00e      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f1e:	2308      	movs	r3, #8
 8007f20:	e00c      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f22:	2306      	movs	r3, #6
 8007f24:	e00a      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f26:	2305      	movs	r3, #5
 8007f28:	e008      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f2a:	2304      	movs	r3, #4
 8007f2c:	e006      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f2e:	2303      	movs	r3, #3
 8007f30:	e004      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f32:	2302      	movs	r3, #2
 8007f34:	e002      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f36:	2301      	movs	r3, #1
 8007f38:	e000      	b.n	8007f3c <HAL_GPIO_DeInit+0xbc>
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	697a      	ldr	r2, [r7, #20]
 8007f3e:	f002 0203 	and.w	r2, r2, #3
 8007f42:	0092      	lsls	r2, r2, #2
 8007f44:	4093      	lsls	r3, r2
 8007f46:	68ba      	ldr	r2, [r7, #8]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d132      	bne.n	8007fb2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007f4c:	4b49      	ldr	r3, [pc, #292]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	43db      	mvns	r3, r3
 8007f54:	4947      	ldr	r1, [pc, #284]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f56:	4013      	ands	r3, r2
 8007f58:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007f5a:	4b46      	ldr	r3, [pc, #280]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f5c:	685a      	ldr	r2, [r3, #4]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	43db      	mvns	r3, r3
 8007f62:	4944      	ldr	r1, [pc, #272]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f64:	4013      	ands	r3, r2
 8007f66:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007f68:	4b42      	ldr	r3, [pc, #264]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f6a:	68da      	ldr	r2, [r3, #12]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	43db      	mvns	r3, r3
 8007f70:	4940      	ldr	r1, [pc, #256]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f72:	4013      	ands	r3, r2
 8007f74:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007f76:	4b3f      	ldr	r3, [pc, #252]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f78:	689a      	ldr	r2, [r3, #8]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	43db      	mvns	r3, r3
 8007f7e:	493d      	ldr	r1, [pc, #244]	@ (8008074 <HAL_GPIO_DeInit+0x1f4>)
 8007f80:	4013      	ands	r3, r2
 8007f82:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	f003 0303 	and.w	r3, r3, #3
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	220f      	movs	r2, #15
 8007f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f92:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007f94:	4a2e      	ldr	r2, [pc, #184]	@ (8008050 <HAL_GPIO_DeInit+0x1d0>)
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	089b      	lsrs	r3, r3, #2
 8007f9a:	3302      	adds	r3, #2
 8007f9c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	43da      	mvns	r2, r3
 8007fa4:	482a      	ldr	r0, [pc, #168]	@ (8008050 <HAL_GPIO_DeInit+0x1d0>)
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	089b      	lsrs	r3, r3, #2
 8007faa:	400a      	ands	r2, r1
 8007fac:	3302      	adds	r3, #2
 8007fae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	2103      	movs	r1, #3
 8007fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8007fc0:	43db      	mvns	r3, r3
 8007fc2:	401a      	ands	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	08da      	lsrs	r2, r3, #3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	3208      	adds	r2, #8
 8007fd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f003 0307 	and.w	r3, r3, #7
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	220f      	movs	r2, #15
 8007fde:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe2:	43db      	mvns	r3, r3
 8007fe4:	697a      	ldr	r2, [r7, #20]
 8007fe6:	08d2      	lsrs	r2, r2, #3
 8007fe8:	4019      	ands	r1, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	3208      	adds	r2, #8
 8007fee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	68da      	ldr	r2, [r3, #12]
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	005b      	lsls	r3, r3, #1
 8007ffa:	2103      	movs	r1, #3
 8007ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8008000:	43db      	mvns	r3, r3
 8008002:	401a      	ands	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685a      	ldr	r2, [r3, #4]
 800800c:	2101      	movs	r1, #1
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	fa01 f303 	lsl.w	r3, r1, r3
 8008014:	43db      	mvns	r3, r3
 8008016:	401a      	ands	r2, r3
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	689a      	ldr	r2, [r3, #8]
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	005b      	lsls	r3, r3, #1
 8008024:	2103      	movs	r1, #3
 8008026:	fa01 f303 	lsl.w	r3, r1, r3
 800802a:	43db      	mvns	r3, r3
 800802c:	401a      	ands	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	3301      	adds	r3, #1
 8008036:	617b      	str	r3, [r7, #20]
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	2b0f      	cmp	r3, #15
 800803c:	f67f af2e 	bls.w	8007e9c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8008040:	bf00      	nop
 8008042:	bf00      	nop
 8008044:	371c      	adds	r7, #28
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop
 8008050:	40013800 	.word	0x40013800
 8008054:	40020000 	.word	0x40020000
 8008058:	40020400 	.word	0x40020400
 800805c:	40020800 	.word	0x40020800
 8008060:	40020c00 	.word	0x40020c00
 8008064:	40021000 	.word	0x40021000
 8008068:	40021400 	.word	0x40021400
 800806c:	40021800 	.word	0x40021800
 8008070:	40021c00 	.word	0x40021c00
 8008074:	40013c00 	.word	0x40013c00

08008078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	460b      	mov	r3, r1
 8008082:	807b      	strh	r3, [r7, #2]
 8008084:	4613      	mov	r3, r2
 8008086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008088:	787b      	ldrb	r3, [r7, #1]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d003      	beq.n	8008096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800808e:	887a      	ldrh	r2, [r7, #2]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008094:	e003      	b.n	800809e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008096:	887b      	ldrh	r3, [r7, #2]
 8008098:	041a      	lsls	r2, r3, #16
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	619a      	str	r2, [r3, #24]
}
 800809e:	bf00      	nop
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
	...

080080ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	e12b      	b.n	8008316 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d106      	bne.n	80080d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7fc fb38 	bl	8004748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2224      	movs	r2, #36	@ 0x24
 80080dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f022 0201 	bic.w	r2, r2, #1
 80080ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80080fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800810e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008110:	f002 ff5e 	bl	800afd0 <HAL_RCC_GetPCLK1Freq>
 8008114:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	4a81      	ldr	r2, [pc, #516]	@ (8008320 <HAL_I2C_Init+0x274>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d807      	bhi.n	8008130 <HAL_I2C_Init+0x84>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	4a80      	ldr	r2, [pc, #512]	@ (8008324 <HAL_I2C_Init+0x278>)
 8008124:	4293      	cmp	r3, r2
 8008126:	bf94      	ite	ls
 8008128:	2301      	movls	r3, #1
 800812a:	2300      	movhi	r3, #0
 800812c:	b2db      	uxtb	r3, r3
 800812e:	e006      	b.n	800813e <HAL_I2C_Init+0x92>
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4a7d      	ldr	r2, [pc, #500]	@ (8008328 <HAL_I2C_Init+0x27c>)
 8008134:	4293      	cmp	r3, r2
 8008136:	bf94      	ite	ls
 8008138:	2301      	movls	r3, #1
 800813a:	2300      	movhi	r3, #0
 800813c:	b2db      	uxtb	r3, r3
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e0e7      	b.n	8008316 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	4a78      	ldr	r2, [pc, #480]	@ (800832c <HAL_I2C_Init+0x280>)
 800814a:	fba2 2303 	umull	r2, r3, r2, r3
 800814e:	0c9b      	lsrs	r3, r3, #18
 8008150:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68ba      	ldr	r2, [r7, #8]
 8008162:	430a      	orrs	r2, r1
 8008164:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	6a1b      	ldr	r3, [r3, #32]
 800816c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	4a6a      	ldr	r2, [pc, #424]	@ (8008320 <HAL_I2C_Init+0x274>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d802      	bhi.n	8008180 <HAL_I2C_Init+0xd4>
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	3301      	adds	r3, #1
 800817e:	e009      	b.n	8008194 <HAL_I2C_Init+0xe8>
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8008186:	fb02 f303 	mul.w	r3, r2, r3
 800818a:	4a69      	ldr	r2, [pc, #420]	@ (8008330 <HAL_I2C_Init+0x284>)
 800818c:	fba2 2303 	umull	r2, r3, r2, r3
 8008190:	099b      	lsrs	r3, r3, #6
 8008192:	3301      	adds	r3, #1
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	6812      	ldr	r2, [r2, #0]
 8008198:	430b      	orrs	r3, r1
 800819a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	69db      	ldr	r3, [r3, #28]
 80081a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80081a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	495c      	ldr	r1, [pc, #368]	@ (8008320 <HAL_I2C_Init+0x274>)
 80081b0:	428b      	cmp	r3, r1
 80081b2:	d819      	bhi.n	80081e8 <HAL_I2C_Init+0x13c>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	1e59      	subs	r1, r3, #1
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	005b      	lsls	r3, r3, #1
 80081be:	fbb1 f3f3 	udiv	r3, r1, r3
 80081c2:	1c59      	adds	r1, r3, #1
 80081c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80081c8:	400b      	ands	r3, r1
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <HAL_I2C_Init+0x138>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	1e59      	subs	r1, r3, #1
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	005b      	lsls	r3, r3, #1
 80081d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80081dc:	3301      	adds	r3, #1
 80081de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80081e2:	e051      	b.n	8008288 <HAL_I2C_Init+0x1dc>
 80081e4:	2304      	movs	r3, #4
 80081e6:	e04f      	b.n	8008288 <HAL_I2C_Init+0x1dc>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d111      	bne.n	8008214 <HAL_I2C_Init+0x168>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	1e58      	subs	r0, r3, #1
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6859      	ldr	r1, [r3, #4]
 80081f8:	460b      	mov	r3, r1
 80081fa:	005b      	lsls	r3, r3, #1
 80081fc:	440b      	add	r3, r1
 80081fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8008202:	3301      	adds	r3, #1
 8008204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008208:	2b00      	cmp	r3, #0
 800820a:	bf0c      	ite	eq
 800820c:	2301      	moveq	r3, #1
 800820e:	2300      	movne	r3, #0
 8008210:	b2db      	uxtb	r3, r3
 8008212:	e012      	b.n	800823a <HAL_I2C_Init+0x18e>
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	1e58      	subs	r0, r3, #1
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6859      	ldr	r1, [r3, #4]
 800821c:	460b      	mov	r3, r1
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	440b      	add	r3, r1
 8008222:	0099      	lsls	r1, r3, #2
 8008224:	440b      	add	r3, r1
 8008226:	fbb0 f3f3 	udiv	r3, r0, r3
 800822a:	3301      	adds	r3, #1
 800822c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008230:	2b00      	cmp	r3, #0
 8008232:	bf0c      	ite	eq
 8008234:	2301      	moveq	r3, #1
 8008236:	2300      	movne	r3, #0
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <HAL_I2C_Init+0x196>
 800823e:	2301      	movs	r3, #1
 8008240:	e022      	b.n	8008288 <HAL_I2C_Init+0x1dc>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	689b      	ldr	r3, [r3, #8]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10e      	bne.n	8008268 <HAL_I2C_Init+0x1bc>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	1e58      	subs	r0, r3, #1
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6859      	ldr	r1, [r3, #4]
 8008252:	460b      	mov	r3, r1
 8008254:	005b      	lsls	r3, r3, #1
 8008256:	440b      	add	r3, r1
 8008258:	fbb0 f3f3 	udiv	r3, r0, r3
 800825c:	3301      	adds	r3, #1
 800825e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008266:	e00f      	b.n	8008288 <HAL_I2C_Init+0x1dc>
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	1e58      	subs	r0, r3, #1
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6859      	ldr	r1, [r3, #4]
 8008270:	460b      	mov	r3, r1
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	440b      	add	r3, r1
 8008276:	0099      	lsls	r1, r3, #2
 8008278:	440b      	add	r3, r1
 800827a:	fbb0 f3f3 	udiv	r3, r0, r3
 800827e:	3301      	adds	r3, #1
 8008280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008284:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008288:	6879      	ldr	r1, [r7, #4]
 800828a:	6809      	ldr	r1, [r1, #0]
 800828c:	4313      	orrs	r3, r2
 800828e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	69da      	ldr	r2, [r3, #28]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	431a      	orrs	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	430a      	orrs	r2, r1
 80082aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80082b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	6911      	ldr	r1, [r2, #16]
 80082be:	687a      	ldr	r2, [r7, #4]
 80082c0:	68d2      	ldr	r2, [r2, #12]
 80082c2:	4311      	orrs	r1, r2
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	6812      	ldr	r2, [r2, #0]
 80082c8:	430b      	orrs	r3, r1
 80082ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	695a      	ldr	r2, [r3, #20]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	699b      	ldr	r3, [r3, #24]
 80082de:	431a      	orrs	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f042 0201 	orr.w	r2, r2, #1
 80082f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2220      	movs	r2, #32
 8008302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	000186a0 	.word	0x000186a0
 8008324:	001e847f 	.word	0x001e847f
 8008328:	003d08ff 	.word	0x003d08ff
 800832c:	431bde83 	.word	0x431bde83
 8008330:	10624dd3 	.word	0x10624dd3

08008334 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d101      	bne.n	8008346 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	e021      	b.n	800838a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2224      	movs	r2, #36	@ 0x24
 800834a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f022 0201 	bic.w	r2, r2, #1
 800835c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f7fc fa6c 	bl	800483c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3708      	adds	r7, #8
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8008392:	b480      	push	{r7}
 8008394:	b083      	sub	sp, #12
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	695b      	ldr	r3, [r3, #20]
 80083a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a4:	2b80      	cmp	r3, #128	@ 0x80
 80083a6:	d103      	bne.n	80083b0 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2200      	movs	r2, #0
 80083ae:	611a      	str	r2, [r3, #16]
  }
}
 80083b0:	bf00      	nop
 80083b2:	370c      	adds	r7, #12
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b088      	sub	sp, #32
 80083c0:	af02      	add	r7, sp, #8
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	607a      	str	r2, [r7, #4]
 80083c6:	461a      	mov	r2, r3
 80083c8:	460b      	mov	r3, r1
 80083ca:	817b      	strh	r3, [r7, #10]
 80083cc:	4613      	mov	r3, r2
 80083ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80083d0:	f7fd fa76 	bl	80058c0 <HAL_GetTick>
 80083d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b20      	cmp	r3, #32
 80083e0:	f040 80e0 	bne.w	80085a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	2319      	movs	r3, #25
 80083ea:	2201      	movs	r2, #1
 80083ec:	4970      	ldr	r1, [pc, #448]	@ (80085b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f001 ff58 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 80083f4:	4603      	mov	r3, r0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d001      	beq.n	80083fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80083fa:	2302      	movs	r3, #2
 80083fc:	e0d3      	b.n	80085a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008404:	2b01      	cmp	r3, #1
 8008406:	d101      	bne.n	800840c <HAL_I2C_Master_Transmit+0x50>
 8008408:	2302      	movs	r3, #2
 800840a:	e0cc      	b.n	80085a6 <HAL_I2C_Master_Transmit+0x1ea>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b01      	cmp	r3, #1
 8008420:	d007      	beq.n	8008432 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681a      	ldr	r2, [r3, #0]
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f042 0201 	orr.w	r2, r2, #1
 8008430:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008440:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2221      	movs	r2, #33	@ 0x21
 8008446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2210      	movs	r2, #16
 800844e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	687a      	ldr	r2, [r7, #4]
 800845c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	893a      	ldrh	r2, [r7, #8]
 8008462:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008468:	b29a      	uxth	r2, r3
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4a50      	ldr	r2, [pc, #320]	@ (80085b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8008472:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008474:	8979      	ldrh	r1, [r7, #10]
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	6a3a      	ldr	r2, [r7, #32]
 800847a:	68f8      	ldr	r0, [r7, #12]
 800847c:	f001 fde8 	bl	800a050 <I2C_MasterRequestWrite>
 8008480:	4603      	mov	r3, r0
 8008482:	2b00      	cmp	r3, #0
 8008484:	d001      	beq.n	800848a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	e08d      	b.n	80085a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800848a:	2300      	movs	r3, #0
 800848c:	613b      	str	r3, [r7, #16]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	613b      	str	r3, [r7, #16]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	699b      	ldr	r3, [r3, #24]
 800849c:	613b      	str	r3, [r7, #16]
 800849e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80084a0:	e066      	b.n	8008570 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084a2:	697a      	ldr	r2, [r7, #20]
 80084a4:	6a39      	ldr	r1, [r7, #32]
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f002 f816 	bl	800a4d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00d      	beq.n	80084ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b6:	2b04      	cmp	r3, #4
 80084b8:	d107      	bne.n	80084ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681a      	ldr	r2, [r3, #0]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	e06b      	b.n	80085a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d2:	781a      	ldrb	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	3b01      	subs	r3, #1
 80084ec:	b29a      	uxth	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084f6:	3b01      	subs	r3, #1
 80084f8:	b29a      	uxth	r2, r3
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	695b      	ldr	r3, [r3, #20]
 8008504:	f003 0304 	and.w	r3, r3, #4
 8008508:	2b04      	cmp	r3, #4
 800850a:	d11b      	bne.n	8008544 <HAL_I2C_Master_Transmit+0x188>
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008510:	2b00      	cmp	r3, #0
 8008512:	d017      	beq.n	8008544 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008518:	781a      	ldrb	r2, [r3, #0]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008524:	1c5a      	adds	r2, r3, #1
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800852e:	b29b      	uxth	r3, r3
 8008530:	3b01      	subs	r3, #1
 8008532:	b29a      	uxth	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008544:	697a      	ldr	r2, [r7, #20]
 8008546:	6a39      	ldr	r1, [r7, #32]
 8008548:	68f8      	ldr	r0, [r7, #12]
 800854a:	f002 f80d 	bl	800a568 <I2C_WaitOnBTFFlagUntilTimeout>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00d      	beq.n	8008570 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008558:	2b04      	cmp	r3, #4
 800855a:	d107      	bne.n	800856c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800856a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e01a      	b.n	80085a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008574:	2b00      	cmp	r3, #0
 8008576:	d194      	bne.n	80084a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008586:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2220      	movs	r2, #32
 800858c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80085a0:	2300      	movs	r3, #0
 80085a2:	e000      	b.n	80085a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80085a4:	2302      	movs	r3, #2
  }
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3718      	adds	r7, #24
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	00100002 	.word	0x00100002
 80085b4:	ffff0000 	.word	0xffff0000

080085b8 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b087      	sub	sp, #28
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	4608      	mov	r0, r1
 80085c2:	4611      	mov	r1, r2
 80085c4:	461a      	mov	r2, r3
 80085c6:	4603      	mov	r3, r0
 80085c8:	817b      	strh	r3, [r7, #10]
 80085ca:	460b      	mov	r3, r1
 80085cc:	813b      	strh	r3, [r7, #8]
 80085ce:	4613      	mov	r3, r2
 80085d0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80085d2:	2300      	movs	r3, #0
 80085d4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b20      	cmp	r3, #32
 80085e0:	f040 808a 	bne.w	80086f8 <HAL_I2C_Mem_Write_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80085e4:	4b48      	ldr	r3, [pc, #288]	@ (8008708 <HAL_I2C_Mem_Write_IT+0x150>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	08db      	lsrs	r3, r3, #3
 80085ea:	4a48      	ldr	r2, [pc, #288]	@ (800870c <HAL_I2C_Mem_Write_IT+0x154>)
 80085ec:	fba2 2303 	umull	r2, r3, r2, r3
 80085f0:	0a1a      	lsrs	r2, r3, #8
 80085f2:	4613      	mov	r3, r2
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	4413      	add	r3, r2
 80085f8:	009a      	lsls	r2, r3, #2
 80085fa:	4413      	add	r3, r2
 80085fc:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	3b01      	subs	r3, #1
 8008602:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d112      	bne.n	8008630 <HAL_I2C_Mem_Write_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2200      	movs	r2, #0
 800860e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2220      	movs	r2, #32
 8008614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008624:	f043 0220 	orr.w	r2, r3, #32
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800862c:	2302      	movs	r3, #2
 800862e:	e064      	b.n	80086fa <HAL_I2C_Mem_Write_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	f003 0302 	and.w	r3, r3, #2
 800863a:	2b02      	cmp	r3, #2
 800863c:	d0df      	beq.n	80085fe <HAL_I2C_Mem_Write_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008644:	2b01      	cmp	r3, #1
 8008646:	d101      	bne.n	800864c <HAL_I2C_Mem_Write_IT+0x94>
 8008648:	2302      	movs	r3, #2
 800864a:	e056      	b.n	80086fa <HAL_I2C_Mem_Write_IT+0x142>
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	2b01      	cmp	r3, #1
 8008660:	d007      	beq.n	8008672 <HAL_I2C_Mem_Write_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f042 0201 	orr.w	r2, r2, #1
 8008670:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008680:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2221      	movs	r2, #33	@ 0x21
 8008686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2240      	movs	r2, #64	@ 0x40
 800868e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2200      	movs	r2, #0
 8008696:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6a3a      	ldr	r2, [r7, #32]
 800869c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80086a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80086a8:	b29a      	uxth	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	4a17      	ldr	r2, [pc, #92]	@ (8008710 <HAL_I2C_Mem_Write_IT+0x158>)
 80086b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80086b4:	897a      	ldrh	r2, [r7, #10]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80086ba:	893a      	ldrh	r2, [r7, #8]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80086c0:	88fa      	ldrh	r2, [r7, #6]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086da:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	685a      	ldr	r2, [r3, #4]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80086f2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80086f4:	2300      	movs	r3, #0
 80086f6:	e000      	b.n	80086fa <HAL_I2C_Mem_Write_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 80086f8:	2302      	movs	r3, #2
  }
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	371c      	adds	r7, #28
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr
 8008706:	bf00      	nop
 8008708:	200000f0 	.word	0x200000f0
 800870c:	14f8b589 	.word	0x14f8b589
 8008710:	ffff0000 	.word	0xffff0000

08008714 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8008714:	b480      	push	{r7}
 8008716:	b087      	sub	sp, #28
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	4608      	mov	r0, r1
 800871e:	4611      	mov	r1, r2
 8008720:	461a      	mov	r2, r3
 8008722:	4603      	mov	r3, r0
 8008724:	817b      	strh	r3, [r7, #10]
 8008726:	460b      	mov	r3, r1
 8008728:	813b      	strh	r3, [r7, #8]
 800872a:	4613      	mov	r3, r2
 800872c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800872e:	2300      	movs	r3, #0
 8008730:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008738:	b2db      	uxtb	r3, r3
 800873a:	2b20      	cmp	r3, #32
 800873c:	f040 8096 	bne.w	800886c <HAL_I2C_Mem_Read_IT+0x158>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8008740:	4b4e      	ldr	r3, [pc, #312]	@ (800887c <HAL_I2C_Mem_Read_IT+0x168>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	08db      	lsrs	r3, r3, #3
 8008746:	4a4e      	ldr	r2, [pc, #312]	@ (8008880 <HAL_I2C_Mem_Read_IT+0x16c>)
 8008748:	fba2 2303 	umull	r2, r3, r2, r3
 800874c:	0a1a      	lsrs	r2, r3, #8
 800874e:	4613      	mov	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	009a      	lsls	r2, r3, #2
 8008756:	4413      	add	r3, r2
 8008758:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	3b01      	subs	r3, #1
 800875e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d112      	bne.n	800878c <HAL_I2C_Mem_Read_IT+0x78>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2200      	movs	r2, #0
 800876a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008780:	f043 0220 	orr.w	r2, r3, #32
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8008788:	2302      	movs	r3, #2
 800878a:	e070      	b.n	800886e <HAL_I2C_Mem_Read_IT+0x15a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	699b      	ldr	r3, [r3, #24]
 8008792:	f003 0302 	and.w	r3, r3, #2
 8008796:	2b02      	cmp	r3, #2
 8008798:	d0df      	beq.n	800875a <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d101      	bne.n	80087a8 <HAL_I2C_Mem_Read_IT+0x94>
 80087a4:	2302      	movs	r3, #2
 80087a6:	e062      	b.n	800886e <HAL_I2C_Mem_Read_IT+0x15a>
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d007      	beq.n	80087ce <HAL_I2C_Mem_Read_IT+0xba>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f042 0201 	orr.w	r2, r2, #1
 80087cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80087dc:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2222      	movs	r2, #34	@ 0x22
 80087e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2240      	movs	r2, #64	@ 0x40
 80087ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6a3a      	ldr	r2, [r7, #32]
 80087f8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80087fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008804:	b29a      	uxth	r2, r3
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	4a1d      	ldr	r2, [pc, #116]	@ (8008884 <HAL_I2C_Mem_Read_IT+0x170>)
 800880e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8008810:	897a      	ldrh	r2, [r7, #10]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8008816:	893a      	ldrh	r2, [r7, #8]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800881c:	88fa      	ldrh	r2, [r7, #6]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008836:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008846:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if (hi2c->XferSize > 0U)
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008854:	2b00      	cmp	r3, #0
 8008856:	d007      	beq.n	8008868 <HAL_I2C_Mem_Read_IT+0x154>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8008866:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8008868:	2300      	movs	r3, #0
 800886a:	e000      	b.n	800886e <HAL_I2C_Mem_Read_IT+0x15a>
  }
  else
  {
    return HAL_BUSY;
 800886c:	2302      	movs	r3, #2
  }
}
 800886e:	4618      	mov	r0, r3
 8008870:	371c      	adds	r7, #28
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	200000f0 	.word	0x200000f0
 8008880:	14f8b589 	.word	0x14f8b589
 8008884:	ffff0000 	.word	0xffff0000

08008888 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8008890:	2300      	movs	r3, #0
 8008892:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088a8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088b0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80088b2:	7bfb      	ldrb	r3, [r7, #15]
 80088b4:	2b10      	cmp	r3, #16
 80088b6:	d003      	beq.n	80088c0 <HAL_I2C_EV_IRQHandler+0x38>
 80088b8:	7bfb      	ldrb	r3, [r7, #15]
 80088ba:	2b40      	cmp	r3, #64	@ 0x40
 80088bc:	f040 80c1 	bne.w	8008a42 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	695b      	ldr	r3, [r3, #20]
 80088ce:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80088d0:	69fb      	ldr	r3, [r7, #28]
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d10d      	bne.n	80088f6 <HAL_I2C_EV_IRQHandler+0x6e>
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80088e0:	d003      	beq.n	80088ea <HAL_I2C_EV_IRQHandler+0x62>
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80088e8:	d101      	bne.n	80088ee <HAL_I2C_EV_IRQHandler+0x66>
 80088ea:	2301      	movs	r3, #1
 80088ec:	e000      	b.n	80088f0 <HAL_I2C_EV_IRQHandler+0x68>
 80088ee:	2300      	movs	r3, #0
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	f000 8132 	beq.w	8008b5a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00c      	beq.n	800891a <HAL_I2C_EV_IRQHandler+0x92>
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	0a5b      	lsrs	r3, r3, #9
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	2b00      	cmp	r3, #0
 800890a:	d006      	beq.n	800891a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f001 fed4 	bl	800a6ba <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 fd7d 	bl	8009412 <I2C_Master_SB>
 8008918:	e092      	b.n	8008a40 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	08db      	lsrs	r3, r3, #3
 800891e:	f003 0301 	and.w	r3, r3, #1
 8008922:	2b00      	cmp	r3, #0
 8008924:	d009      	beq.n	800893a <HAL_I2C_EV_IRQHandler+0xb2>
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	0a5b      	lsrs	r3, r3, #9
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	2b00      	cmp	r3, #0
 8008930:	d003      	beq.n	800893a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 fdf3 	bl	800951e <I2C_Master_ADD10>
 8008938:	e082      	b.n	8008a40 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	085b      	lsrs	r3, r3, #1
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	d009      	beq.n	800895a <HAL_I2C_EV_IRQHandler+0xd2>
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	0a5b      	lsrs	r3, r3, #9
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d003      	beq.n	800895a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f000 fe0d 	bl	8009572 <I2C_Master_ADDR>
 8008958:	e072      	b.n	8008a40 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	089b      	lsrs	r3, r3, #2
 800895e:	f003 0301 	and.w	r3, r3, #1
 8008962:	2b00      	cmp	r3, #0
 8008964:	d03b      	beq.n	80089de <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008974:	f000 80f3 	beq.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	09db      	lsrs	r3, r3, #7
 800897c:	f003 0301 	and.w	r3, r3, #1
 8008980:	2b00      	cmp	r3, #0
 8008982:	d00f      	beq.n	80089a4 <HAL_I2C_EV_IRQHandler+0x11c>
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	0a9b      	lsrs	r3, r3, #10
 8008988:	f003 0301 	and.w	r3, r3, #1
 800898c:	2b00      	cmp	r3, #0
 800898e:	d009      	beq.n	80089a4 <HAL_I2C_EV_IRQHandler+0x11c>
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	089b      	lsrs	r3, r3, #2
 8008994:	f003 0301 	and.w	r3, r3, #1
 8008998:	2b00      	cmp	r3, #0
 800899a:	d103      	bne.n	80089a4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f9d5 	bl	8008d4c <I2C_MasterTransmit_TXE>
 80089a2:	e04d      	b.n	8008a40 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	089b      	lsrs	r3, r3, #2
 80089a8:	f003 0301 	and.w	r3, r3, #1
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f000 80d6 	beq.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	0a5b      	lsrs	r3, r3, #9
 80089b6:	f003 0301 	and.w	r3, r3, #1
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f000 80cf 	beq.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80089c0:	7bbb      	ldrb	r3, [r7, #14]
 80089c2:	2b21      	cmp	r3, #33	@ 0x21
 80089c4:	d103      	bne.n	80089ce <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 fa5c 	bl	8008e84 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80089cc:	e0c7      	b.n	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80089ce:	7bfb      	ldrb	r3, [r7, #15]
 80089d0:	2b40      	cmp	r3, #64	@ 0x40
 80089d2:	f040 80c4 	bne.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 faca 	bl	8008f70 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80089dc:	e0bf      	b.n	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089ec:	f000 80b7 	beq.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	099b      	lsrs	r3, r3, #6
 80089f4:	f003 0301 	and.w	r3, r3, #1
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00f      	beq.n	8008a1c <HAL_I2C_EV_IRQHandler+0x194>
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	0a9b      	lsrs	r3, r3, #10
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d009      	beq.n	8008a1c <HAL_I2C_EV_IRQHandler+0x194>
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	089b      	lsrs	r3, r3, #2
 8008a0c:	f003 0301 	and.w	r3, r3, #1
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d103      	bne.n	8008a1c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 fb43 	bl	80090a0 <I2C_MasterReceive_RXNE>
 8008a1a:	e011      	b.n	8008a40 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008a1c:	69fb      	ldr	r3, [r7, #28]
 8008a1e:	089b      	lsrs	r3, r3, #2
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f000 809a 	beq.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	0a5b      	lsrs	r3, r3, #9
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 8093 	beq.w	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fbf9 	bl	8009230 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008a3e:	e08e      	b.n	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
 8008a40:	e08d      	b.n	8008b5e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d004      	beq.n	8008a54 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	61fb      	str	r3, [r7, #28]
 8008a52:	e007      	b.n	8008a64 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	085b      	lsrs	r3, r3, #1
 8008a68:	f003 0301 	and.w	r3, r3, #1
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d012      	beq.n	8008a96 <HAL_I2C_EV_IRQHandler+0x20e>
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	0a5b      	lsrs	r3, r3, #9
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00c      	beq.n	8008a96 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d003      	beq.n	8008a8c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	699b      	ldr	r3, [r3, #24]
 8008a8a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008a8c:	69b9      	ldr	r1, [r7, #24]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 ffbe 	bl	8009a10 <I2C_Slave_ADDR>
 8008a94:	e066      	b.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008a96:	69fb      	ldr	r3, [r7, #28]
 8008a98:	091b      	lsrs	r3, r3, #4
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d009      	beq.n	8008ab6 <HAL_I2C_EV_IRQHandler+0x22e>
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	0a5b      	lsrs	r3, r3, #9
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d003      	beq.n	8008ab6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fff8 	bl	8009aa4 <I2C_Slave_STOPF>
 8008ab4:	e056      	b.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008ab6:	7bbb      	ldrb	r3, [r7, #14]
 8008ab8:	2b21      	cmp	r3, #33	@ 0x21
 8008aba:	d002      	beq.n	8008ac2 <HAL_I2C_EV_IRQHandler+0x23a>
 8008abc:	7bbb      	ldrb	r3, [r7, #14]
 8008abe:	2b29      	cmp	r3, #41	@ 0x29
 8008ac0:	d125      	bne.n	8008b0e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	09db      	lsrs	r3, r3, #7
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00f      	beq.n	8008aee <HAL_I2C_EV_IRQHandler+0x266>
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	0a9b      	lsrs	r3, r3, #10
 8008ad2:	f003 0301 	and.w	r3, r3, #1
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d009      	beq.n	8008aee <HAL_I2C_EV_IRQHandler+0x266>
 8008ada:	69fb      	ldr	r3, [r7, #28]
 8008adc:	089b      	lsrs	r3, r3, #2
 8008ade:	f003 0301 	and.w	r3, r3, #1
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d103      	bne.n	8008aee <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fed4 	bl	8009894 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008aec:	e039      	b.n	8008b62 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008aee:	69fb      	ldr	r3, [r7, #28]
 8008af0:	089b      	lsrs	r3, r3, #2
 8008af2:	f003 0301 	and.w	r3, r3, #1
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d033      	beq.n	8008b62 <HAL_I2C_EV_IRQHandler+0x2da>
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	0a5b      	lsrs	r3, r3, #9
 8008afe:	f003 0301 	and.w	r3, r3, #1
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d02d      	beq.n	8008b62 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 ff01 	bl	800990e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008b0c:	e029      	b.n	8008b62 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	099b      	lsrs	r3, r3, #6
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00f      	beq.n	8008b3a <HAL_I2C_EV_IRQHandler+0x2b2>
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	0a9b      	lsrs	r3, r3, #10
 8008b1e:	f003 0301 	and.w	r3, r3, #1
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d009      	beq.n	8008b3a <HAL_I2C_EV_IRQHandler+0x2b2>
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	089b      	lsrs	r3, r3, #2
 8008b2a:	f003 0301 	and.w	r3, r3, #1
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d103      	bne.n	8008b3a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 ff0c 	bl	8009950 <I2C_SlaveReceive_RXNE>
 8008b38:	e014      	b.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	089b      	lsrs	r3, r3, #2
 8008b3e:	f003 0301 	and.w	r3, r3, #1
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00e      	beq.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	0a5b      	lsrs	r3, r3, #9
 8008b4a:	f003 0301 	and.w	r3, r3, #1
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d008      	beq.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 ff3a 	bl	80099cc <I2C_SlaveReceive_BTF>
 8008b58:	e004      	b.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8008b5a:	bf00      	nop
 8008b5c:	e002      	b.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008b5e:	bf00      	nop
 8008b60:	e000      	b.n	8008b64 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008b62:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8008b64:	3720      	adds	r7, #32
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b08a      	sub	sp, #40	@ 0x28
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	695b      	ldr	r3, [r3, #20]
 8008b78:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8008b82:	2300      	movs	r3, #0
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b8c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008b8e:	6a3b      	ldr	r3, [r7, #32]
 8008b90:	0a1b      	lsrs	r3, r3, #8
 8008b92:	f003 0301 	and.w	r3, r3, #1
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00e      	beq.n	8008bb8 <HAL_I2C_ER_IRQHandler+0x4e>
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	0a1b      	lsrs	r3, r3, #8
 8008b9e:	f003 0301 	and.w	r3, r3, #1
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d008      	beq.n	8008bb8 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8008ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba8:	f043 0301 	orr.w	r3, r3, #1
 8008bac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008bb6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008bb8:	6a3b      	ldr	r3, [r7, #32]
 8008bba:	0a5b      	lsrs	r3, r3, #9
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00e      	beq.n	8008be2 <HAL_I2C_ER_IRQHandler+0x78>
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	0a1b      	lsrs	r3, r3, #8
 8008bc8:	f003 0301 	and.w	r3, r3, #1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d008      	beq.n	8008be2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd2:	f043 0302 	orr.w	r3, r3, #2
 8008bd6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8008be0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008be2:	6a3b      	ldr	r3, [r7, #32]
 8008be4:	0a9b      	lsrs	r3, r3, #10
 8008be6:	f003 0301 	and.w	r3, r3, #1
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d03f      	beq.n	8008c6e <HAL_I2C_ER_IRQHandler+0x104>
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	0a1b      	lsrs	r3, r3, #8
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d039      	beq.n	8008c6e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8008bfa:	7efb      	ldrb	r3, [r7, #27]
 8008bfc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c0c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c12:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8008c14:	7ebb      	ldrb	r3, [r7, #26]
 8008c16:	2b20      	cmp	r3, #32
 8008c18:	d112      	bne.n	8008c40 <HAL_I2C_ER_IRQHandler+0xd6>
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d10f      	bne.n	8008c40 <HAL_I2C_ER_IRQHandler+0xd6>
 8008c20:	7cfb      	ldrb	r3, [r7, #19]
 8008c22:	2b21      	cmp	r3, #33	@ 0x21
 8008c24:	d008      	beq.n	8008c38 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8008c26:	7cfb      	ldrb	r3, [r7, #19]
 8008c28:	2b29      	cmp	r3, #41	@ 0x29
 8008c2a:	d005      	beq.n	8008c38 <HAL_I2C_ER_IRQHandler+0xce>
 8008c2c:	7cfb      	ldrb	r3, [r7, #19]
 8008c2e:	2b28      	cmp	r3, #40	@ 0x28
 8008c30:	d106      	bne.n	8008c40 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2b21      	cmp	r3, #33	@ 0x21
 8008c36:	d103      	bne.n	8008c40 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f001 f863 	bl	8009d04 <I2C_Slave_AF>
 8008c3e:	e016      	b.n	8008c6e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008c48:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4c:	f043 0304 	orr.w	r3, r3, #4
 8008c50:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8008c52:	7efb      	ldrb	r3, [r7, #27]
 8008c54:	2b10      	cmp	r3, #16
 8008c56:	d002      	beq.n	8008c5e <HAL_I2C_ER_IRQHandler+0xf4>
 8008c58:	7efb      	ldrb	r3, [r7, #27]
 8008c5a:	2b40      	cmp	r3, #64	@ 0x40
 8008c5c:	d107      	bne.n	8008c6e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c6c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8008c6e:	6a3b      	ldr	r3, [r7, #32]
 8008c70:	0adb      	lsrs	r3, r3, #11
 8008c72:	f003 0301 	and.w	r3, r3, #1
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00e      	beq.n	8008c98 <HAL_I2C_ER_IRQHandler+0x12e>
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	0a1b      	lsrs	r3, r3, #8
 8008c7e:	f003 0301 	and.w	r3, r3, #1
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d008      	beq.n	8008c98 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8008c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c88:	f043 0308 	orr.w	r3, r3, #8
 8008c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8008c96:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8008c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d008      	beq.n	8008cb0 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca4:	431a      	orrs	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f001 f89e 	bl	8009dec <I2C_ITError>
  }
}
 8008cb0:	bf00      	nop
 8008cb2:	3728      	adds	r7, #40	@ 0x28
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b083      	sub	sp, #12
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008cd4:	bf00      	nop
 8008cd6:	370c      	adds	r7, #12
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008ce8:	bf00      	nop
 8008cea:	370c      	adds	r7, #12
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr

08008cf4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008cfc:	bf00      	nop
 8008cfe:	370c      	adds	r7, #12
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	460b      	mov	r3, r1
 8008d12:	70fb      	strb	r3, [r7, #3]
 8008d14:	4613      	mov	r3, r2
 8008d16:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008d18:	bf00      	nop
 8008d1a:	370c      	adds	r7, #12
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b083      	sub	sp, #12
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008d2c:	bf00      	nop
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr

08008d38 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d5a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008d62:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d68:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d150      	bne.n	8008e14 <I2C_MasterTransmit_TXE+0xc8>
 8008d72:	7bfb      	ldrb	r3, [r7, #15]
 8008d74:	2b21      	cmp	r3, #33	@ 0x21
 8008d76:	d14d      	bne.n	8008e14 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2b08      	cmp	r3, #8
 8008d7c:	d01d      	beq.n	8008dba <I2C_MasterTransmit_TXE+0x6e>
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2b20      	cmp	r3, #32
 8008d82:	d01a      	beq.n	8008dba <I2C_MasterTransmit_TXE+0x6e>
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008d8a:	d016      	beq.n	8008dba <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	685a      	ldr	r2, [r3, #4]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008d9a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2211      	movs	r2, #17
 8008da0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2220      	movs	r2, #32
 8008dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f7ff ff80 	bl	8008cb8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008db8:	e060      	b.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	685a      	ldr	r2, [r3, #4]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008dc8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dd8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2220      	movs	r2, #32
 8008de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b40      	cmp	r3, #64	@ 0x40
 8008df2:	d107      	bne.n	8008e04 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f7f8 f91d 	bl	800103c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008e02:	e03b      	b.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f7ff ff53 	bl	8008cb8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008e12:	e033      	b.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008e14:	7bfb      	ldrb	r3, [r7, #15]
 8008e16:	2b21      	cmp	r3, #33	@ 0x21
 8008e18:	d005      	beq.n	8008e26 <I2C_MasterTransmit_TXE+0xda>
 8008e1a:	7bbb      	ldrb	r3, [r7, #14]
 8008e1c:	2b40      	cmp	r3, #64	@ 0x40
 8008e1e:	d12d      	bne.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8008e20:	7bfb      	ldrb	r3, [r7, #15]
 8008e22:	2b22      	cmp	r3, #34	@ 0x22
 8008e24:	d12a      	bne.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d108      	bne.n	8008e42 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	685a      	ldr	r2, [r3, #4]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e3e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8008e40:	e01c      	b.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	2b40      	cmp	r3, #64	@ 0x40
 8008e4c:	d103      	bne.n	8008e56 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 f88e 	bl	8008f70 <I2C_MemoryTransmit_TXE_BTF>
}
 8008e54:	e012      	b.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5a:	781a      	ldrb	r2, [r3, #0]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e66:	1c5a      	adds	r2, r3, #1
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	3b01      	subs	r3, #1
 8008e74:	b29a      	uxth	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8008e7a:	e7ff      	b.n	8008e7c <I2C_MasterTransmit_TXE+0x130>
 8008e7c:	bf00      	nop
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e90:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	2b21      	cmp	r3, #33	@ 0x21
 8008e9c:	d164      	bne.n	8008f68 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d012      	beq.n	8008ece <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eac:	781a      	ldrb	r2, [r3, #0]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb8:	1c5a      	adds	r2, r3, #1
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8008ecc:	e04c      	b.n	8008f68 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2b08      	cmp	r3, #8
 8008ed2:	d01d      	beq.n	8008f10 <I2C_MasterTransmit_BTF+0x8c>
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2b20      	cmp	r3, #32
 8008ed8:	d01a      	beq.n	8008f10 <I2C_MasterTransmit_BTF+0x8c>
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008ee0:	d016      	beq.n	8008f10 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	685a      	ldr	r2, [r3, #4]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008ef0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2211      	movs	r2, #17
 8008ef6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2220      	movs	r2, #32
 8008f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f7ff fed5 	bl	8008cb8 <HAL_I2C_MasterTxCpltCallback>
}
 8008f0e:	e02b      	b.n	8008f68 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685a      	ldr	r2, [r3, #4]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8008f1e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008f2e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2220      	movs	r2, #32
 8008f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008f44:	b2db      	uxtb	r3, r3
 8008f46:	2b40      	cmp	r3, #64	@ 0x40
 8008f48:	d107      	bne.n	8008f5a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f7f8 f872 	bl	800103c <HAL_I2C_MemTxCpltCallback>
}
 8008f58:	e006      	b.n	8008f68 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f7ff fea8 	bl	8008cb8 <HAL_I2C_MasterTxCpltCallback>
}
 8008f68:	bf00      	nop
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008f7e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d11d      	bne.n	8008fc4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d10b      	bne.n	8008fa8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fa0:	1c9a      	adds	r2, r3, #2
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8008fa6:	e077      	b.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	121b      	asrs	r3, r3, #8
 8008fb0:	b2da      	uxtb	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fbc:	1c5a      	adds	r2, r3, #1
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008fc2:	e069      	b.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d10b      	bne.n	8008fe4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fd0:	b2da      	uxtb	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fdc:	1c5a      	adds	r2, r3, #1
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008fe2:	e059      	b.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d152      	bne.n	8009092 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	2b22      	cmp	r3, #34	@ 0x22
 8008ff0:	d10d      	bne.n	800900e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	681a      	ldr	r2, [r3, #0]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009000:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009006:	1c5a      	adds	r2, r3, #1
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800900c:	e044      	b.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009012:	b29b      	uxth	r3, r3
 8009014:	2b00      	cmp	r3, #0
 8009016:	d015      	beq.n	8009044 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8009018:	7bfb      	ldrb	r3, [r7, #15]
 800901a:	2b21      	cmp	r3, #33	@ 0x21
 800901c:	d112      	bne.n	8009044 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009022:	781a      	ldrb	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902e:	1c5a      	adds	r2, r3, #1
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009038:	b29b      	uxth	r3, r3
 800903a:	3b01      	subs	r3, #1
 800903c:	b29a      	uxth	r2, r3
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8009042:	e029      	b.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009048:	b29b      	uxth	r3, r3
 800904a:	2b00      	cmp	r3, #0
 800904c:	d124      	bne.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800904e:	7bfb      	ldrb	r3, [r7, #15]
 8009050:	2b21      	cmp	r3, #33	@ 0x21
 8009052:	d121      	bne.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009062:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009072:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2220      	movs	r2, #32
 800907e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2200      	movs	r2, #0
 8009086:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f7f7 ffd6 	bl	800103c <HAL_I2C_MemTxCpltCallback>
}
 8009090:	e002      	b.n	8009098 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f7ff f97d 	bl	8008392 <I2C_Flush_DR>
}
 8009098:	bf00      	nop
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b22      	cmp	r3, #34	@ 0x22
 80090b2:	f040 80b9 	bne.w	8009228 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ba:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	2b03      	cmp	r3, #3
 80090c8:	d921      	bls.n	800910e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	691a      	ldr	r2, [r3, #16]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d4:	b2d2      	uxtb	r2, r2
 80090d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090dc:	1c5a      	adds	r2, r3, #1
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e6:	b29b      	uxth	r3, r3
 80090e8:	3b01      	subs	r3, #1
 80090ea:	b29a      	uxth	r2, r3
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	2b03      	cmp	r3, #3
 80090f8:	f040 8096 	bne.w	8009228 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685a      	ldr	r2, [r3, #4]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800910a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800910c:	e08c      	b.n	8009228 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009112:	2b02      	cmp	r3, #2
 8009114:	d07f      	beq.n	8009216 <I2C_MasterReceive_RXNE+0x176>
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	2b01      	cmp	r3, #1
 800911a:	d002      	beq.n	8009122 <I2C_MasterReceive_RXNE+0x82>
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d179      	bne.n	8009216 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f001 fa68 	bl	800a5f8 <I2C_WaitOnSTOPRequestThroughIT>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d14c      	bne.n	80091c8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800913c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	685a      	ldr	r2, [r3, #4]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800914c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	691a      	ldr	r2, [r3, #16]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009158:	b2d2      	uxtb	r2, r2
 800915a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800916a:	b29b      	uxth	r3, r3
 800916c:	3b01      	subs	r3, #1
 800916e:	b29a      	uxth	r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2220      	movs	r2, #32
 8009178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009182:	b2db      	uxtb	r3, r3
 8009184:	2b40      	cmp	r3, #64	@ 0x40
 8009186:	d10a      	bne.n	800919e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2200      	movs	r2, #0
 8009194:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f7f7 ff38 	bl	800100c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800919c:	e044      	b.n	8009228 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2b08      	cmp	r3, #8
 80091aa:	d002      	beq.n	80091b2 <I2C_MasterReceive_RXNE+0x112>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2b20      	cmp	r3, #32
 80091b0:	d103      	bne.n	80091ba <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80091b8:	e002      	b.n	80091c0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2212      	movs	r2, #18
 80091be:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f7ff fd83 	bl	8008ccc <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80091c6:	e02f      	b.n	8009228 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	685a      	ldr	r2, [r3, #4]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80091d6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	691a      	ldr	r2, [r3, #16]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091e2:	b2d2      	uxtb	r2, r2
 80091e4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ea:	1c5a      	adds	r2, r3, #1
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	3b01      	subs	r3, #1
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2220      	movs	r2, #32
 8009202:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2200      	movs	r2, #0
 800920a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f7f7 ff2c 	bl	800106c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8009214:	e008      	b.n	8009228 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009224:	605a      	str	r2, [r3, #4]
}
 8009226:	e7ff      	b.n	8009228 <I2C_MasterReceive_RXNE+0x188>
 8009228:	bf00      	nop
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b084      	sub	sp, #16
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800923c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009242:	b29b      	uxth	r3, r3
 8009244:	2b04      	cmp	r3, #4
 8009246:	d11b      	bne.n	8009280 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	685a      	ldr	r2, [r3, #4]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009256:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	691a      	ldr	r2, [r3, #16]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009262:	b2d2      	uxtb	r2, r2
 8009264:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800926a:	1c5a      	adds	r2, r3, #1
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009274:	b29b      	uxth	r3, r3
 8009276:	3b01      	subs	r3, #1
 8009278:	b29a      	uxth	r2, r3
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800927e:	e0c4      	b.n	800940a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009284:	b29b      	uxth	r3, r3
 8009286:	2b03      	cmp	r3, #3
 8009288:	d129      	bne.n	80092de <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	685a      	ldr	r2, [r3, #4]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009298:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2b04      	cmp	r3, #4
 800929e:	d00a      	beq.n	80092b6 <I2C_MasterReceive_BTF+0x86>
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2b02      	cmp	r3, #2
 80092a4:	d007      	beq.n	80092b6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80092b4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	691a      	ldr	r2, [r3, #16]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092c0:	b2d2      	uxtb	r2, r2
 80092c2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	3b01      	subs	r3, #1
 80092d6:	b29a      	uxth	r2, r3
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80092dc:	e095      	b.n	800940a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d17d      	bne.n	80093e4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d002      	beq.n	80092f4 <I2C_MasterReceive_BTF+0xc4>
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2b10      	cmp	r3, #16
 80092f2:	d108      	bne.n	8009306 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009302:	601a      	str	r2, [r3, #0]
 8009304:	e016      	b.n	8009334 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2b04      	cmp	r3, #4
 800930a:	d002      	beq.n	8009312 <I2C_MasterReceive_BTF+0xe2>
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2b02      	cmp	r3, #2
 8009310:	d108      	bne.n	8009324 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009320:	601a      	str	r2, [r3, #0]
 8009322:	e007      	b.n	8009334 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009332:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	691a      	ldr	r2, [r3, #16]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800933e:	b2d2      	uxtb	r2, r2
 8009340:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009346:	1c5a      	adds	r2, r3, #1
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009350:	b29b      	uxth	r3, r3
 8009352:	3b01      	subs	r3, #1
 8009354:	b29a      	uxth	r2, r3
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	691a      	ldr	r2, [r3, #16]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009364:	b2d2      	uxtb	r2, r2
 8009366:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800936c:	1c5a      	adds	r2, r3, #1
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009376:	b29b      	uxth	r3, r3
 8009378:	3b01      	subs	r3, #1
 800937a:	b29a      	uxth	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	685a      	ldr	r2, [r3, #4]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800938e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2220      	movs	r2, #32
 8009394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2b40      	cmp	r3, #64	@ 0x40
 80093a2:	d10a      	bne.n	80093ba <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f7f7 fe2a 	bl	800100c <HAL_I2C_MemRxCpltCallback>
}
 80093b8:	e027      	b.n	800940a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2b08      	cmp	r3, #8
 80093c6:	d002      	beq.n	80093ce <I2C_MasterReceive_BTF+0x19e>
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2b20      	cmp	r3, #32
 80093cc:	d103      	bne.n	80093d6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80093d4:	e002      	b.n	80093dc <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2212      	movs	r2, #18
 80093da:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7ff fc75 	bl	8008ccc <HAL_I2C_MasterRxCpltCallback>
}
 80093e2:	e012      	b.n	800940a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	691a      	ldr	r2, [r3, #16]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ee:	b2d2      	uxtb	r2, r2
 80093f0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093f6:	1c5a      	adds	r2, r3, #1
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009400:	b29b      	uxth	r3, r3
 8009402:	3b01      	subs	r3, #1
 8009404:	b29a      	uxth	r2, r3
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800940a:	bf00      	nop
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8009412:	b480      	push	{r7}
 8009414:	b083      	sub	sp, #12
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009420:	b2db      	uxtb	r3, r3
 8009422:	2b40      	cmp	r3, #64	@ 0x40
 8009424:	d117      	bne.n	8009456 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800942a:	2b00      	cmp	r3, #0
 800942c:	d109      	bne.n	8009442 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009432:	b2db      	uxtb	r3, r3
 8009434:	461a      	mov	r2, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800943e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8009440:	e067      	b.n	8009512 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009446:	b2db      	uxtb	r3, r3
 8009448:	f043 0301 	orr.w	r3, r3, #1
 800944c:	b2da      	uxtb	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	611a      	str	r2, [r3, #16]
}
 8009454:	e05d      	b.n	8009512 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800945e:	d133      	bne.n	80094c8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009466:	b2db      	uxtb	r3, r3
 8009468:	2b21      	cmp	r3, #33	@ 0x21
 800946a:	d109      	bne.n	8009480 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009470:	b2db      	uxtb	r3, r3
 8009472:	461a      	mov	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800947c:	611a      	str	r2, [r3, #16]
 800947e:	e008      	b.n	8009492 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009484:	b2db      	uxtb	r3, r3
 8009486:	f043 0301 	orr.w	r3, r3, #1
 800948a:	b2da      	uxtb	r2, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009496:	2b00      	cmp	r3, #0
 8009498:	d004      	beq.n	80094a4 <I2C_Master_SB+0x92>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800949e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d108      	bne.n	80094b6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d032      	beq.n	8009512 <I2C_Master_SB+0x100>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d02d      	beq.n	8009512 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	685a      	ldr	r2, [r3, #4]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094c4:	605a      	str	r2, [r3, #4]
}
 80094c6:	e024      	b.n	8009512 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d10e      	bne.n	80094ee <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	11db      	asrs	r3, r3, #7
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	f003 0306 	and.w	r3, r3, #6
 80094de:	b2db      	uxtb	r3, r3
 80094e0:	f063 030f 	orn	r3, r3, #15
 80094e4:	b2da      	uxtb	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	611a      	str	r2, [r3, #16]
}
 80094ec:	e011      	b.n	8009512 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d10d      	bne.n	8009512 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	11db      	asrs	r3, r3, #7
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	f003 0306 	and.w	r3, r3, #6
 8009504:	b2db      	uxtb	r3, r3
 8009506:	f063 030e 	orn	r3, r3, #14
 800950a:	b2da      	uxtb	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	611a      	str	r2, [r3, #16]
}
 8009512:	bf00      	nop
 8009514:	370c      	adds	r7, #12
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr

0800951e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800951e:	b480      	push	{r7}
 8009520:	b083      	sub	sp, #12
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800952a:	b2da      	uxtb	r2, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009536:	2b00      	cmp	r3, #0
 8009538:	d004      	beq.n	8009544 <I2C_Master_ADD10+0x26>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800953e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009540:	2b00      	cmp	r3, #0
 8009542:	d108      	bne.n	8009556 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009548:	2b00      	cmp	r3, #0
 800954a:	d00c      	beq.n	8009566 <I2C_Master_ADD10+0x48>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009552:	2b00      	cmp	r3, #0
 8009554:	d007      	beq.n	8009566 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	685a      	ldr	r2, [r3, #4]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009564:	605a      	str	r2, [r3, #4]
  }
}
 8009566:	bf00      	nop
 8009568:	370c      	adds	r7, #12
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8009572:	b480      	push	{r7}
 8009574:	b091      	sub	sp, #68	@ 0x44
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009580:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009588:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800958e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009596:	b2db      	uxtb	r3, r3
 8009598:	2b22      	cmp	r3, #34	@ 0x22
 800959a:	f040 8169 	bne.w	8009870 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10f      	bne.n	80095c6 <I2C_Master_ADDR+0x54>
 80095a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80095aa:	2b40      	cmp	r3, #64	@ 0x40
 80095ac:	d10b      	bne.n	80095c6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095ae:	2300      	movs	r3, #0
 80095b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80095c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c4:	e160      	b.n	8009888 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d11d      	bne.n	800960a <I2C_Master_ADDR+0x98>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80095d6:	d118      	bne.n	800960a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095d8:	2300      	movs	r3, #0
 80095da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	695b      	ldr	r3, [r3, #20]
 80095e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80095ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	681a      	ldr	r2, [r3, #0]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80095fc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009602:	1c5a      	adds	r2, r3, #1
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	651a      	str	r2, [r3, #80]	@ 0x50
 8009608:	e13e      	b.n	8009888 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800960e:	b29b      	uxth	r3, r3
 8009610:	2b00      	cmp	r3, #0
 8009612:	d113      	bne.n	800963c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009614:	2300      	movs	r3, #0
 8009616:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	695b      	ldr	r3, [r3, #20]
 800961e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	699b      	ldr	r3, [r3, #24]
 8009626:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009628:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	681a      	ldr	r2, [r3, #0]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	e115      	b.n	8009868 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009640:	b29b      	uxth	r3, r3
 8009642:	2b01      	cmp	r3, #1
 8009644:	f040 808a 	bne.w	800975c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8009648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800964a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800964e:	d137      	bne.n	80096c0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	681a      	ldr	r2, [r3, #0]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800965e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800966a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800966e:	d113      	bne.n	8009698 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800967e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009680:	2300      	movs	r3, #0
 8009682:	627b      	str	r3, [r7, #36]	@ 0x24
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	695b      	ldr	r3, [r3, #20]
 800968a:	627b      	str	r3, [r7, #36]	@ 0x24
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	699b      	ldr	r3, [r3, #24]
 8009692:	627b      	str	r3, [r7, #36]	@ 0x24
 8009694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009696:	e0e7      	b.n	8009868 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009698:	2300      	movs	r3, #0
 800969a:	623b      	str	r3, [r7, #32]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	623b      	str	r3, [r7, #32]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	699b      	ldr	r3, [r3, #24]
 80096aa:	623b      	str	r3, [r7, #32]
 80096ac:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80096bc:	601a      	str	r2, [r3, #0]
 80096be:	e0d3      	b.n	8009868 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80096c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c2:	2b08      	cmp	r3, #8
 80096c4:	d02e      	beq.n	8009724 <I2C_Master_ADDR+0x1b2>
 80096c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c8:	2b20      	cmp	r3, #32
 80096ca:	d02b      	beq.n	8009724 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80096cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ce:	2b12      	cmp	r3, #18
 80096d0:	d102      	bne.n	80096d8 <I2C_Master_ADDR+0x166>
 80096d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d125      	bne.n	8009724 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80096d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096da:	2b04      	cmp	r3, #4
 80096dc:	d00e      	beq.n	80096fc <I2C_Master_ADDR+0x18a>
 80096de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d00b      	beq.n	80096fc <I2C_Master_ADDR+0x18a>
 80096e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e6:	2b10      	cmp	r3, #16
 80096e8:	d008      	beq.n	80096fc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	681a      	ldr	r2, [r3, #0]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096f8:	601a      	str	r2, [r3, #0]
 80096fa:	e007      	b.n	800970c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	681a      	ldr	r2, [r3, #0]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800970a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800970c:	2300      	movs	r3, #0
 800970e:	61fb      	str	r3, [r7, #28]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	695b      	ldr	r3, [r3, #20]
 8009716:	61fb      	str	r3, [r7, #28]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	699b      	ldr	r3, [r3, #24]
 800971e:	61fb      	str	r3, [r7, #28]
 8009720:	69fb      	ldr	r3, [r7, #28]
 8009722:	e0a1      	b.n	8009868 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	681a      	ldr	r2, [r3, #0]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009732:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009734:	2300      	movs	r3, #0
 8009736:	61bb      	str	r3, [r7, #24]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	695b      	ldr	r3, [r3, #20]
 800973e:	61bb      	str	r3, [r7, #24]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	61bb      	str	r3, [r7, #24]
 8009748:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	e085      	b.n	8009868 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009760:	b29b      	uxth	r3, r3
 8009762:	2b02      	cmp	r3, #2
 8009764:	d14d      	bne.n	8009802 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8009766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009768:	2b04      	cmp	r3, #4
 800976a:	d016      	beq.n	800979a <I2C_Master_ADDR+0x228>
 800976c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800976e:	2b02      	cmp	r3, #2
 8009770:	d013      	beq.n	800979a <I2C_Master_ADDR+0x228>
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	2b10      	cmp	r3, #16
 8009776:	d010      	beq.n	800979a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009786:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	681a      	ldr	r2, [r3, #0]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009796:	601a      	str	r2, [r3, #0]
 8009798:	e007      	b.n	80097aa <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80097a8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097b8:	d117      	bne.n	80097ea <I2C_Master_ADDR+0x278>
 80097ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80097c0:	d00b      	beq.n	80097da <I2C_Master_ADDR+0x268>
 80097c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d008      	beq.n	80097da <I2C_Master_ADDR+0x268>
 80097c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ca:	2b08      	cmp	r3, #8
 80097cc:	d005      	beq.n	80097da <I2C_Master_ADDR+0x268>
 80097ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d0:	2b10      	cmp	r3, #16
 80097d2:	d002      	beq.n	80097da <I2C_Master_ADDR+0x268>
 80097d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d6:	2b20      	cmp	r3, #32
 80097d8:	d107      	bne.n	80097ea <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80097e8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097ea:	2300      	movs	r3, #0
 80097ec:	617b      	str	r3, [r7, #20]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	695b      	ldr	r3, [r3, #20]
 80097f4:	617b      	str	r3, [r7, #20]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	617b      	str	r3, [r7, #20]
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	e032      	b.n	8009868 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009810:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800981c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009820:	d117      	bne.n	8009852 <I2C_Master_ADDR+0x2e0>
 8009822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009824:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009828:	d00b      	beq.n	8009842 <I2C_Master_ADDR+0x2d0>
 800982a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800982c:	2b01      	cmp	r3, #1
 800982e:	d008      	beq.n	8009842 <I2C_Master_ADDR+0x2d0>
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	2b08      	cmp	r3, #8
 8009834:	d005      	beq.n	8009842 <I2C_Master_ADDR+0x2d0>
 8009836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009838:	2b10      	cmp	r3, #16
 800983a:	d002      	beq.n	8009842 <I2C_Master_ADDR+0x2d0>
 800983c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983e:	2b20      	cmp	r3, #32
 8009840:	d107      	bne.n	8009852 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	685a      	ldr	r2, [r3, #4]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009850:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009852:	2300      	movs	r3, #0
 8009854:	613b      	str	r3, [r7, #16]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	695b      	ldr	r3, [r3, #20]
 800985c:	613b      	str	r3, [r7, #16]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	699b      	ldr	r3, [r3, #24]
 8009864:	613b      	str	r3, [r7, #16]
 8009866:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2200      	movs	r2, #0
 800986c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800986e:	e00b      	b.n	8009888 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009870:	2300      	movs	r3, #0
 8009872:	60fb      	str	r3, [r7, #12]
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	695b      	ldr	r3, [r3, #20]
 800987a:	60fb      	str	r3, [r7, #12]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	699b      	ldr	r3, [r3, #24]
 8009882:	60fb      	str	r3, [r7, #12]
 8009884:	68fb      	ldr	r3, [r7, #12]
}
 8009886:	e7ff      	b.n	8009888 <I2C_Master_ADDR+0x316>
 8009888:	bf00      	nop
 800988a:	3744      	adds	r7, #68	@ 0x44
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80098a2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d02b      	beq.n	8009906 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b2:	781a      	ldrb	r2, [r3, #0]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098be:	1c5a      	adds	r2, r3, #1
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	3b01      	subs	r3, #1
 80098cc:	b29a      	uxth	r2, r3
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d114      	bne.n	8009906 <I2C_SlaveTransmit_TXE+0x72>
 80098dc:	7bfb      	ldrb	r3, [r7, #15]
 80098de:	2b29      	cmp	r3, #41	@ 0x29
 80098e0:	d111      	bne.n	8009906 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80098f0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2221      	movs	r2, #33	@ 0x21
 80098f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2228      	movs	r2, #40	@ 0x28
 80098fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f7ff f9ed 	bl	8008ce0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8009906:	bf00      	nop
 8009908:	3710      	adds	r7, #16
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}

0800990e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800990e:	b480      	push	{r7}
 8009910:	b083      	sub	sp, #12
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800991a:	b29b      	uxth	r3, r3
 800991c:	2b00      	cmp	r3, #0
 800991e:	d011      	beq.n	8009944 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009924:	781a      	ldrb	r2, [r3, #0]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009930:	1c5a      	adds	r2, r3, #1
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800993a:	b29b      	uxth	r3, r3
 800993c:	3b01      	subs	r3, #1
 800993e:	b29a      	uxth	r2, r3
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009944:	bf00      	nop
 8009946:	370c      	adds	r7, #12
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr

08009950 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800995e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009964:	b29b      	uxth	r3, r3
 8009966:	2b00      	cmp	r3, #0
 8009968:	d02c      	beq.n	80099c4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	691a      	ldr	r2, [r3, #16]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009974:	b2d2      	uxtb	r2, r2
 8009976:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800997c:	1c5a      	adds	r2, r3, #1
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009986:	b29b      	uxth	r3, r3
 8009988:	3b01      	subs	r3, #1
 800998a:	b29a      	uxth	r2, r3
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009994:	b29b      	uxth	r3, r3
 8009996:	2b00      	cmp	r3, #0
 8009998:	d114      	bne.n	80099c4 <I2C_SlaveReceive_RXNE+0x74>
 800999a:	7bfb      	ldrb	r3, [r7, #15]
 800999c:	2b2a      	cmp	r3, #42	@ 0x2a
 800999e:	d111      	bne.n	80099c4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	685a      	ldr	r2, [r3, #4]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80099ae:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2222      	movs	r2, #34	@ 0x22
 80099b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2228      	movs	r2, #40	@ 0x28
 80099ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f7ff f998 	bl	8008cf4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80099c4:	bf00      	nop
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b083      	sub	sp, #12
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099d8:	b29b      	uxth	r3, r3
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d012      	beq.n	8009a04 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	691a      	ldr	r2, [r3, #16]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099e8:	b2d2      	uxtb	r2, r2
 80099ea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f0:	1c5a      	adds	r2, r3, #1
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	3b01      	subs	r3, #1
 80099fe:	b29a      	uxth	r2, r3
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8009a04:	bf00      	nop
 8009a06:	370c      	adds	r7, #12
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b084      	sub	sp, #16
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009a2a:	2b28      	cmp	r3, #40	@ 0x28
 8009a2c:	d127      	bne.n	8009a7e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	685a      	ldr	r2, [r3, #4]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a3c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	089b      	lsrs	r3, r3, #2
 8009a42:	f003 0301 	and.w	r3, r3, #1
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d101      	bne.n	8009a4e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	09db      	lsrs	r3, r3, #7
 8009a52:	f003 0301 	and.w	r3, r3, #1
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d103      	bne.n	8009a62 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	68db      	ldr	r3, [r3, #12]
 8009a5e:	81bb      	strh	r3, [r7, #12]
 8009a60:	e002      	b.n	8009a68 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	699b      	ldr	r3, [r3, #24]
 8009a66:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8009a70:	89ba      	ldrh	r2, [r7, #12]
 8009a72:	7bfb      	ldrb	r3, [r7, #15]
 8009a74:	4619      	mov	r1, r3
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f7ff f946 	bl	8008d08 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8009a7c:	e00e      	b.n	8009a9c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a7e:	2300      	movs	r3, #0
 8009a80:	60bb      	str	r3, [r7, #8]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	695b      	ldr	r3, [r3, #20]
 8009a88:	60bb      	str	r3, [r7, #8]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	699b      	ldr	r3, [r3, #24]
 8009a90:	60bb      	str	r3, [r7, #8]
 8009a92:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8009a9c:	bf00      	nop
 8009a9e:	3710      	adds	r7, #16
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b084      	sub	sp, #16
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ab2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009ac2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	60bb      	str	r3, [r7, #8]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	695b      	ldr	r3, [r3, #20]
 8009ace:	60bb      	str	r3, [r7, #8]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f042 0201 	orr.w	r2, r2, #1
 8009ade:	601a      	str	r2, [r3, #0]
 8009ae0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009af0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009afc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b00:	d172      	bne.n	8009be8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009b02:	7bfb      	ldrb	r3, [r7, #15]
 8009b04:	2b22      	cmp	r3, #34	@ 0x22
 8009b06:	d002      	beq.n	8009b0e <I2C_Slave_STOPF+0x6a>
 8009b08:	7bfb      	ldrb	r3, [r7, #15]
 8009b0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b0c:	d135      	bne.n	8009b7a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	b29a      	uxth	r2, r3
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d005      	beq.n	8009b32 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b2a:	f043 0204 	orr.w	r2, r3, #4
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	685a      	ldr	r2, [r3, #4]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b40:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fd ff3e 	bl	80079c8 <HAL_DMA_GetState>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d049      	beq.n	8009be6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b56:	4a69      	ldr	r2, [pc, #420]	@ (8009cfc <I2C_Slave_STOPF+0x258>)
 8009b58:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f7fd fd86 	bl	8007670 <HAL_DMA_Abort_IT>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d03d      	beq.n	8009be6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009b74:	4610      	mov	r0, r2
 8009b76:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009b78:	e035      	b.n	8009be6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	b29a      	uxth	r2, r3
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b8c:	b29b      	uxth	r3, r3
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d005      	beq.n	8009b9e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b96:	f043 0204 	orr.w	r2, r3, #4
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	685a      	ldr	r2, [r3, #4]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009bac:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f7fd ff08 	bl	80079c8 <HAL_DMA_GetState>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d014      	beq.n	8009be8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bc2:	4a4e      	ldr	r2, [pc, #312]	@ (8009cfc <I2C_Slave_STOPF+0x258>)
 8009bc4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fd fd50 	bl	8007670 <HAL_DMA_Abort_IT>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d008      	beq.n	8009be8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009be0:	4610      	mov	r0, r2
 8009be2:	4798      	blx	r3
 8009be4:	e000      	b.n	8009be8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009be6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d03e      	beq.n	8009c70 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	695b      	ldr	r3, [r3, #20]
 8009bf8:	f003 0304 	and.w	r3, r3, #4
 8009bfc:	2b04      	cmp	r3, #4
 8009bfe:	d112      	bne.n	8009c26 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	691a      	ldr	r2, [r3, #16]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c0a:	b2d2      	uxtb	r2, r2
 8009c0c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c12:	1c5a      	adds	r2, r3, #1
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	695b      	ldr	r3, [r3, #20]
 8009c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c30:	2b40      	cmp	r3, #64	@ 0x40
 8009c32:	d112      	bne.n	8009c5a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	691a      	ldr	r2, [r3, #16]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c3e:	b2d2      	uxtb	r2, r2
 8009c40:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c46:	1c5a      	adds	r2, r3, #1
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	3b01      	subs	r3, #1
 8009c54:	b29a      	uxth	r2, r3
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009c5e:	b29b      	uxth	r3, r3
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d005      	beq.n	8009c70 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c68:	f043 0204 	orr.w	r2, r3, #4
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d003      	beq.n	8009c80 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 f8b7 	bl	8009dec <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8009c7e:	e039      	b.n	8009cf4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009c80:	7bfb      	ldrb	r3, [r7, #15]
 8009c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c84:	d109      	bne.n	8009c9a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2228      	movs	r2, #40	@ 0x28
 8009c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7ff f82d 	bl	8008cf4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	2b28      	cmp	r3, #40	@ 0x28
 8009ca4:	d111      	bne.n	8009cca <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	4a15      	ldr	r2, [pc, #84]	@ (8009d00 <I2C_Slave_STOPF+0x25c>)
 8009caa:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2220      	movs	r2, #32
 8009cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f7ff f82e 	bl	8008d24 <HAL_I2C_ListenCpltCallback>
}
 8009cc8:	e014      	b.n	8009cf4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cce:	2b22      	cmp	r3, #34	@ 0x22
 8009cd0:	d002      	beq.n	8009cd8 <I2C_Slave_STOPF+0x234>
 8009cd2:	7bfb      	ldrb	r3, [r7, #15]
 8009cd4:	2b22      	cmp	r3, #34	@ 0x22
 8009cd6:	d10d      	bne.n	8009cf4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2220      	movs	r2, #32
 8009ce2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f7ff f800 	bl	8008cf4 <HAL_I2C_SlaveRxCpltCallback>
}
 8009cf4:	bf00      	nop
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	0800a155 	.word	0x0800a155
 8009d00:	ffff0000 	.word	0xffff0000

08009d04 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d12:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d18:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	2b08      	cmp	r3, #8
 8009d1e:	d002      	beq.n	8009d26 <I2C_Slave_AF+0x22>
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	2b20      	cmp	r3, #32
 8009d24:	d129      	bne.n	8009d7a <I2C_Slave_AF+0x76>
 8009d26:	7bfb      	ldrb	r3, [r7, #15]
 8009d28:	2b28      	cmp	r3, #40	@ 0x28
 8009d2a:	d126      	bne.n	8009d7a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a2e      	ldr	r2, [pc, #184]	@ (8009de8 <I2C_Slave_AF+0xe4>)
 8009d30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	685a      	ldr	r2, [r3, #4]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009d40:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009d4a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009d5a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2220      	movs	r2, #32
 8009d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f7fe ffd6 	bl	8008d24 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8009d78:	e031      	b.n	8009dde <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8009d7a:	7bfb      	ldrb	r3, [r7, #15]
 8009d7c:	2b21      	cmp	r3, #33	@ 0x21
 8009d7e:	d129      	bne.n	8009dd4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4a19      	ldr	r2, [pc, #100]	@ (8009de8 <I2C_Slave_AF+0xe4>)
 8009d84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2221      	movs	r2, #33	@ 0x21
 8009d8a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2220      	movs	r2, #32
 8009d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	685a      	ldr	r2, [r3, #4]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8009daa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009db4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009dc4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f7fe fae3 	bl	8008392 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f7fe ff87 	bl	8008ce0 <HAL_I2C_SlaveTxCpltCallback>
}
 8009dd2:	e004      	b.n	8009dde <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009ddc:	615a      	str	r2, [r3, #20]
}
 8009dde:	bf00      	nop
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	ffff0000 	.word	0xffff0000

08009dec <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009dfa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009e02:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009e04:	7bbb      	ldrb	r3, [r7, #14]
 8009e06:	2b10      	cmp	r3, #16
 8009e08:	d002      	beq.n	8009e10 <I2C_ITError+0x24>
 8009e0a:	7bbb      	ldrb	r3, [r7, #14]
 8009e0c:	2b40      	cmp	r3, #64	@ 0x40
 8009e0e:	d10a      	bne.n	8009e26 <I2C_ITError+0x3a>
 8009e10:	7bfb      	ldrb	r3, [r7, #15]
 8009e12:	2b22      	cmp	r3, #34	@ 0x22
 8009e14:	d107      	bne.n	8009e26 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	681a      	ldr	r2, [r3, #0]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009e24:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
 8009e28:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009e2c:	2b28      	cmp	r3, #40	@ 0x28
 8009e2e:	d107      	bne.n	8009e40 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2228      	movs	r2, #40	@ 0x28
 8009e3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8009e3e:	e015      	b.n	8009e6c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e4e:	d00a      	beq.n	8009e66 <I2C_ITError+0x7a>
 8009e50:	7bfb      	ldrb	r3, [r7, #15]
 8009e52:	2b60      	cmp	r3, #96	@ 0x60
 8009e54:	d007      	beq.n	8009e66 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2220      	movs	r2, #32
 8009e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e7a:	d162      	bne.n	8009f42 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	685a      	ldr	r2, [r3, #4]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009e8a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	d020      	beq.n	8009edc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e9e:	4a6a      	ldr	r2, [pc, #424]	@ (800a048 <I2C_ITError+0x25c>)
 8009ea0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f7fd fbe2 	bl	8007670 <HAL_DMA_Abort_IT>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f000 8089 	beq.w	8009fc6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	681a      	ldr	r2, [r3, #0]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f022 0201 	bic.w	r2, r2, #1
 8009ec2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2220      	movs	r2, #32
 8009ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009ed6:	4610      	mov	r0, r2
 8009ed8:	4798      	blx	r3
 8009eda:	e074      	b.n	8009fc6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee0:	4a59      	ldr	r2, [pc, #356]	@ (800a048 <I2C_ITError+0x25c>)
 8009ee2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f7fd fbc1 	bl	8007670 <HAL_DMA_Abort_IT>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d068      	beq.n	8009fc6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009efe:	2b40      	cmp	r3, #64	@ 0x40
 8009f00:	d10b      	bne.n	8009f1a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	691a      	ldr	r2, [r3, #16]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f0c:	b2d2      	uxtb	r2, r2
 8009f0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f14:	1c5a      	adds	r2, r3, #1
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f022 0201 	bic.w	r2, r2, #1
 8009f28:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2220      	movs	r2, #32
 8009f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f38:	687a      	ldr	r2, [r7, #4]
 8009f3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009f3c:	4610      	mov	r0, r2
 8009f3e:	4798      	blx	r3
 8009f40:	e041      	b.n	8009fc6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	2b60      	cmp	r3, #96	@ 0x60
 8009f4c:	d125      	bne.n	8009f9a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2220      	movs	r2, #32
 8009f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	695b      	ldr	r3, [r3, #20]
 8009f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f66:	2b40      	cmp	r3, #64	@ 0x40
 8009f68:	d10b      	bne.n	8009f82 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	691a      	ldr	r2, [r3, #16]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f74:	b2d2      	uxtb	r2, r2
 8009f76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f7c:	1c5a      	adds	r2, r3, #1
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	681a      	ldr	r2, [r3, #0]
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f022 0201 	bic.w	r2, r2, #1
 8009f90:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f7fe fed0 	bl	8008d38 <HAL_I2C_AbortCpltCallback>
 8009f98:	e015      	b.n	8009fc6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	695b      	ldr	r3, [r3, #20]
 8009fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fa4:	2b40      	cmp	r3, #64	@ 0x40
 8009fa6:	d10b      	bne.n	8009fc0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	691a      	ldr	r2, [r3, #16]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb2:	b2d2      	uxtb	r2, r2
 8009fb4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8009fc0:	6878      	ldr	r0, [r7, #4]
 8009fc2:	f7f7 f853 	bl	800106c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fca:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	f003 0301 	and.w	r3, r3, #1
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d10e      	bne.n	8009ff4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d109      	bne.n	8009ff4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d104      	bne.n	8009ff4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d007      	beq.n	800a004 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	685a      	ldr	r2, [r3, #4]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a002:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a00a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a010:	f003 0304 	and.w	r3, r3, #4
 800a014:	2b04      	cmp	r3, #4
 800a016:	d113      	bne.n	800a040 <I2C_ITError+0x254>
 800a018:	7bfb      	ldrb	r3, [r7, #15]
 800a01a:	2b28      	cmp	r3, #40	@ 0x28
 800a01c:	d110      	bne.n	800a040 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a0a      	ldr	r2, [pc, #40]	@ (800a04c <I2C_ITError+0x260>)
 800a022:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2200      	movs	r2, #0
 800a028:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2220      	movs	r2, #32
 800a02e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f7fe fe72 	bl	8008d24 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a040:	bf00      	nop
 800a042:	3710      	adds	r7, #16
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}
 800a048:	0800a155 	.word	0x0800a155
 800a04c:	ffff0000 	.word	0xffff0000

0800a050 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b088      	sub	sp, #32
 800a054:	af02      	add	r7, sp, #8
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	607a      	str	r2, [r7, #4]
 800a05a:	603b      	str	r3, [r7, #0]
 800a05c:	460b      	mov	r3, r1
 800a05e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a064:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	2b08      	cmp	r3, #8
 800a06a:	d006      	beq.n	800a07a <I2C_MasterRequestWrite+0x2a>
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d003      	beq.n	800a07a <I2C_MasterRequestWrite+0x2a>
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a078:	d108      	bne.n	800a08c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a088:	601a      	str	r2, [r3, #0]
 800a08a:	e00b      	b.n	800a0a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a090:	2b12      	cmp	r3, #18
 800a092:	d107      	bne.n	800a0a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a0a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800a0b0:	68f8      	ldr	r0, [r7, #12]
 800a0b2:	f000 f8f7 	bl	800a2a4 <I2C_WaitOnFlagUntilTimeout>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00d      	beq.n	800a0d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0ca:	d103      	bne.n	800a0d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a0d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800a0d4:	2303      	movs	r3, #3
 800a0d6:	e035      	b.n	800a144 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a0e0:	d108      	bne.n	800a0f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a0e2:	897b      	ldrh	r3, [r7, #10]
 800a0e4:	b2db      	uxtb	r3, r3
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800a0f0:	611a      	str	r2, [r3, #16]
 800a0f2:	e01b      	b.n	800a12c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a0f4:	897b      	ldrh	r3, [r7, #10]
 800a0f6:	11db      	asrs	r3, r3, #7
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	f003 0306 	and.w	r3, r3, #6
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	f063 030f 	orn	r3, r3, #15
 800a104:	b2da      	uxtb	r2, r3
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	490e      	ldr	r1, [pc, #56]	@ (800a14c <I2C_MasterRequestWrite+0xfc>)
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	f000 f940 	bl	800a398 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d001      	beq.n	800a122 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	e010      	b.n	800a144 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a122:	897b      	ldrh	r3, [r7, #10]
 800a124:	b2da      	uxtb	r2, r3
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	4907      	ldr	r1, [pc, #28]	@ (800a150 <I2C_MasterRequestWrite+0x100>)
 800a132:	68f8      	ldr	r0, [r7, #12]
 800a134:	f000 f930 	bl	800a398 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d001      	beq.n	800a142 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800a13e:	2301      	movs	r3, #1
 800a140:	e000      	b.n	800a144 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800a142:	2300      	movs	r3, #0
}
 800a144:	4618      	mov	r0, r3
 800a146:	3718      	adds	r7, #24
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}
 800a14c:	00010008 	.word	0x00010008
 800a150:	00010002 	.word	0x00010002

0800a154 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b086      	sub	sp, #24
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a15c:	2300      	movs	r3, #0
 800a15e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a164:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a16c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800a16e:	4b4b      	ldr	r3, [pc, #300]	@ (800a29c <I2C_DMAAbort+0x148>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	08db      	lsrs	r3, r3, #3
 800a174:	4a4a      	ldr	r2, [pc, #296]	@ (800a2a0 <I2C_DMAAbort+0x14c>)
 800a176:	fba2 2303 	umull	r2, r3, r2, r3
 800a17a:	0a1a      	lsrs	r2, r3, #8
 800a17c:	4613      	mov	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	00da      	lsls	r2, r3, #3
 800a184:	1ad3      	subs	r3, r2, r3
 800a186:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d106      	bne.n	800a19c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a192:	f043 0220 	orr.w	r2, r3, #32
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800a19a:	e00a      	b.n	800a1b2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	3b01      	subs	r3, #1
 800a1a0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a1ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1b0:	d0ea      	beq.n	800a188 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1be:	2200      	movs	r2, #0
 800a1c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d003      	beq.n	800a1d2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1e0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d003      	beq.n	800a1f8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d003      	beq.n	800a208 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a204:	2200      	movs	r2, #0
 800a206:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	681a      	ldr	r2, [r3, #0]
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f022 0201 	bic.w	r2, r2, #1
 800a216:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	2b60      	cmp	r3, #96	@ 0x60
 800a222:	d10e      	bne.n	800a242 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	2220      	movs	r2, #32
 800a228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	2200      	movs	r2, #0
 800a230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	2200      	movs	r2, #0
 800a238:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800a23a:	6978      	ldr	r0, [r7, #20]
 800a23c:	f7fe fd7c 	bl	8008d38 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a240:	e027      	b.n	800a292 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a242:	7cfb      	ldrb	r3, [r7, #19]
 800a244:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a248:	2b28      	cmp	r3, #40	@ 0x28
 800a24a:	d117      	bne.n	800a27c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f042 0201 	orr.w	r2, r2, #1
 800a25a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a26a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	2200      	movs	r2, #0
 800a270:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	2228      	movs	r2, #40	@ 0x28
 800a276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800a27a:	e007      	b.n	800a28c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	2220      	movs	r2, #32
 800a280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800a28c:	6978      	ldr	r0, [r7, #20]
 800a28e:	f7f6 feed 	bl	800106c <HAL_I2C_ErrorCallback>
}
 800a292:	bf00      	nop
 800a294:	3718      	adds	r7, #24
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	200000f0 	.word	0x200000f0
 800a2a0:	14f8b589 	.word	0x14f8b589

0800a2a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	603b      	str	r3, [r7, #0]
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2b4:	e048      	b.n	800a348 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2bc:	d044      	beq.n	800a348 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2be:	f7fb faff 	bl	80058c0 <HAL_GetTick>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	1ad3      	subs	r3, r2, r3
 800a2c8:	683a      	ldr	r2, [r7, #0]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d302      	bcc.n	800a2d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d139      	bne.n	800a348 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	0c1b      	lsrs	r3, r3, #16
 800a2d8:	b2db      	uxtb	r3, r3
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	d10d      	bne.n	800a2fa <I2C_WaitOnFlagUntilTimeout+0x56>
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	695b      	ldr	r3, [r3, #20]
 800a2e4:	43da      	mvns	r2, r3
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	4013      	ands	r3, r2
 800a2ea:	b29b      	uxth	r3, r3
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	bf0c      	ite	eq
 800a2f0:	2301      	moveq	r3, #1
 800a2f2:	2300      	movne	r3, #0
 800a2f4:	b2db      	uxtb	r3, r3
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	e00c      	b.n	800a314 <I2C_WaitOnFlagUntilTimeout+0x70>
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	699b      	ldr	r3, [r3, #24]
 800a300:	43da      	mvns	r2, r3
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	4013      	ands	r3, r2
 800a306:	b29b      	uxth	r3, r3
 800a308:	2b00      	cmp	r3, #0
 800a30a:	bf0c      	ite	eq
 800a30c:	2301      	moveq	r3, #1
 800a30e:	2300      	movne	r3, #0
 800a310:	b2db      	uxtb	r3, r3
 800a312:	461a      	mov	r2, r3
 800a314:	79fb      	ldrb	r3, [r7, #7]
 800a316:	429a      	cmp	r2, r3
 800a318:	d116      	bne.n	800a348 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2220      	movs	r2, #32
 800a324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a334:	f043 0220 	orr.w	r2, r3, #32
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2200      	movs	r2, #0
 800a340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e023      	b.n	800a390 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	0c1b      	lsrs	r3, r3, #16
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d10d      	bne.n	800a36e <I2C_WaitOnFlagUntilTimeout+0xca>
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	695b      	ldr	r3, [r3, #20]
 800a358:	43da      	mvns	r2, r3
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	4013      	ands	r3, r2
 800a35e:	b29b      	uxth	r3, r3
 800a360:	2b00      	cmp	r3, #0
 800a362:	bf0c      	ite	eq
 800a364:	2301      	moveq	r3, #1
 800a366:	2300      	movne	r3, #0
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	461a      	mov	r2, r3
 800a36c:	e00c      	b.n	800a388 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	43da      	mvns	r2, r3
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	4013      	ands	r3, r2
 800a37a:	b29b      	uxth	r3, r3
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	bf0c      	ite	eq
 800a380:	2301      	moveq	r3, #1
 800a382:	2300      	movne	r3, #0
 800a384:	b2db      	uxtb	r3, r3
 800a386:	461a      	mov	r2, r3
 800a388:	79fb      	ldrb	r3, [r7, #7]
 800a38a:	429a      	cmp	r2, r3
 800a38c:	d093      	beq.n	800a2b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3710      	adds	r7, #16
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
 800a3a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a3a6:	e071      	b.n	800a48c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	695b      	ldr	r3, [r3, #20]
 800a3ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a3b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3b6:	d123      	bne.n	800a400 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	681a      	ldr	r2, [r3, #0]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a3c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a3d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2220      	movs	r2, #32
 800a3dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3ec:	f043 0204 	orr.w	r2, r3, #4
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	e067      	b.n	800a4d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a406:	d041      	beq.n	800a48c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a408:	f7fb fa5a 	bl	80058c0 <HAL_GetTick>
 800a40c:	4602      	mov	r2, r0
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	1ad3      	subs	r3, r2, r3
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	429a      	cmp	r2, r3
 800a416:	d302      	bcc.n	800a41e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d136      	bne.n	800a48c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	0c1b      	lsrs	r3, r3, #16
 800a422:	b2db      	uxtb	r3, r3
 800a424:	2b01      	cmp	r3, #1
 800a426:	d10c      	bne.n	800a442 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	695b      	ldr	r3, [r3, #20]
 800a42e:	43da      	mvns	r2, r3
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	4013      	ands	r3, r2
 800a434:	b29b      	uxth	r3, r3
 800a436:	2b00      	cmp	r3, #0
 800a438:	bf14      	ite	ne
 800a43a:	2301      	movne	r3, #1
 800a43c:	2300      	moveq	r3, #0
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	e00b      	b.n	800a45a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	699b      	ldr	r3, [r3, #24]
 800a448:	43da      	mvns	r2, r3
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	4013      	ands	r3, r2
 800a44e:	b29b      	uxth	r3, r3
 800a450:	2b00      	cmp	r3, #0
 800a452:	bf14      	ite	ne
 800a454:	2301      	movne	r3, #1
 800a456:	2300      	moveq	r3, #0
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d016      	beq.n	800a48c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2200      	movs	r2, #0
 800a462:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2220      	movs	r2, #32
 800a468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a478:	f043 0220 	orr.w	r2, r3, #32
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	2200      	movs	r2, #0
 800a484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a488:	2301      	movs	r3, #1
 800a48a:	e021      	b.n	800a4d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	0c1b      	lsrs	r3, r3, #16
 800a490:	b2db      	uxtb	r3, r3
 800a492:	2b01      	cmp	r3, #1
 800a494:	d10c      	bne.n	800a4b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	695b      	ldr	r3, [r3, #20]
 800a49c:	43da      	mvns	r2, r3
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	bf14      	ite	ne
 800a4a8:	2301      	movne	r3, #1
 800a4aa:	2300      	moveq	r3, #0
 800a4ac:	b2db      	uxtb	r3, r3
 800a4ae:	e00b      	b.n	800a4c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	699b      	ldr	r3, [r3, #24]
 800a4b6:	43da      	mvns	r2, r3
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	bf14      	ite	ne
 800a4c2:	2301      	movne	r3, #1
 800a4c4:	2300      	moveq	r3, #0
 800a4c6:	b2db      	uxtb	r3, r3
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f47f af6d 	bne.w	800a3a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3710      	adds	r7, #16
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a4e4:	e034      	b.n	800a550 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a4e6:	68f8      	ldr	r0, [r7, #12]
 800a4e8:	f000 f8b8 	bl	800a65c <I2C_IsAcknowledgeFailed>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d001      	beq.n	800a4f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	e034      	b.n	800a560 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4fc:	d028      	beq.n	800a550 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4fe:	f7fb f9df 	bl	80058c0 <HAL_GetTick>
 800a502:	4602      	mov	r2, r0
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	1ad3      	subs	r3, r2, r3
 800a508:	68ba      	ldr	r2, [r7, #8]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d302      	bcc.n	800a514 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d11d      	bne.n	800a550 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	695b      	ldr	r3, [r3, #20]
 800a51a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a51e:	2b80      	cmp	r3, #128	@ 0x80
 800a520:	d016      	beq.n	800a550 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	2220      	movs	r2, #32
 800a52c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2200      	movs	r2, #0
 800a534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a53c:	f043 0220 	orr.w	r2, r3, #32
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	e007      	b.n	800a560 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	695b      	ldr	r3, [r3, #20]
 800a556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a55a:	2b80      	cmp	r3, #128	@ 0x80
 800a55c:	d1c3      	bne.n	800a4e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b084      	sub	sp, #16
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a574:	e034      	b.n	800a5e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a576:	68f8      	ldr	r0, [r7, #12]
 800a578:	f000 f870 	bl	800a65c <I2C_IsAcknowledgeFailed>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d001      	beq.n	800a586 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e034      	b.n	800a5f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a58c:	d028      	beq.n	800a5e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a58e:	f7fb f997 	bl	80058c0 <HAL_GetTick>
 800a592:	4602      	mov	r2, r0
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	1ad3      	subs	r3, r2, r3
 800a598:	68ba      	ldr	r2, [r7, #8]
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d302      	bcc.n	800a5a4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d11d      	bne.n	800a5e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	f003 0304 	and.w	r3, r3, #4
 800a5ae:	2b04      	cmp	r3, #4
 800a5b0:	d016      	beq.n	800a5e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2220      	movs	r2, #32
 800a5bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5cc:	f043 0220 	orr.w	r2, r3, #32
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	e007      	b.n	800a5f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	695b      	ldr	r3, [r3, #20]
 800a5e6:	f003 0304 	and.w	r3, r3, #4
 800a5ea:	2b04      	cmp	r3, #4
 800a5ec:	d1c3      	bne.n	800a576 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b085      	sub	sp, #20
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a600:	2300      	movs	r3, #0
 800a602:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800a604:	4b13      	ldr	r3, [pc, #76]	@ (800a654 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	08db      	lsrs	r3, r3, #3
 800a60a:	4a13      	ldr	r2, [pc, #76]	@ (800a658 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800a60c:	fba2 2303 	umull	r2, r3, r2, r3
 800a610:	0a1a      	lsrs	r2, r3, #8
 800a612:	4613      	mov	r3, r2
 800a614:	009b      	lsls	r3, r3, #2
 800a616:	4413      	add	r3, r2
 800a618:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3b01      	subs	r3, #1
 800a61e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d107      	bne.n	800a636 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a62a:	f043 0220 	orr.w	r2, r3, #32
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	e008      	b.n	800a648 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a644:	d0e9      	beq.n	800a61a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800a646:	2300      	movs	r3, #0
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3714      	adds	r7, #20
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr
 800a654:	200000f0 	.word	0x200000f0
 800a658:	14f8b589 	.word	0x14f8b589

0800a65c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b083      	sub	sp, #12
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	695b      	ldr	r3, [r3, #20]
 800a66a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a66e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a672:	d11b      	bne.n	800a6ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a67c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2220      	movs	r2, #32
 800a688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2200      	movs	r2, #0
 800a690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a698:	f043 0204 	orr.w	r2, r3, #4
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	e000      	b.n	800a6ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a6ac:	2300      	movs	r3, #0
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	370c      	adds	r7, #12
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr

0800a6ba <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800a6ba:	b480      	push	{r7}
 800a6bc:	b083      	sub	sp, #12
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6c6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a6ca:	d103      	bne.n	800a6d4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800a6d2:	e007      	b.n	800a6e4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a6dc:	d102      	bne.n	800a6e4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2208      	movs	r2, #8
 800a6e2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800a6e4:	bf00      	nop
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr

0800a6f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b086      	sub	sp, #24
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d101      	bne.n	800a702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a6fe:	2301      	movs	r3, #1
 800a700:	e267      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f003 0301 	and.w	r3, r3, #1
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d075      	beq.n	800a7fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a70e:	4b88      	ldr	r3, [pc, #544]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a710:	689b      	ldr	r3, [r3, #8]
 800a712:	f003 030c 	and.w	r3, r3, #12
 800a716:	2b04      	cmp	r3, #4
 800a718:	d00c      	beq.n	800a734 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a71a:	4b85      	ldr	r3, [pc, #532]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a722:	2b08      	cmp	r3, #8
 800a724:	d112      	bne.n	800a74c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a726:	4b82      	ldr	r3, [pc, #520]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a728:	685b      	ldr	r3, [r3, #4]
 800a72a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a72e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a732:	d10b      	bne.n	800a74c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a734:	4b7e      	ldr	r3, [pc, #504]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d05b      	beq.n	800a7f8 <HAL_RCC_OscConfig+0x108>
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d157      	bne.n	800a7f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a748:	2301      	movs	r3, #1
 800a74a:	e242      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a754:	d106      	bne.n	800a764 <HAL_RCC_OscConfig+0x74>
 800a756:	4b76      	ldr	r3, [pc, #472]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a75      	ldr	r2, [pc, #468]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a75c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a760:	6013      	str	r3, [r2, #0]
 800a762:	e01d      	b.n	800a7a0 <HAL_RCC_OscConfig+0xb0>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a76c:	d10c      	bne.n	800a788 <HAL_RCC_OscConfig+0x98>
 800a76e:	4b70      	ldr	r3, [pc, #448]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a6f      	ldr	r2, [pc, #444]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a774:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a778:	6013      	str	r3, [r2, #0]
 800a77a:	4b6d      	ldr	r3, [pc, #436]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a6c      	ldr	r2, [pc, #432]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a784:	6013      	str	r3, [r2, #0]
 800a786:	e00b      	b.n	800a7a0 <HAL_RCC_OscConfig+0xb0>
 800a788:	4b69      	ldr	r3, [pc, #420]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a68      	ldr	r2, [pc, #416]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a78e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a792:	6013      	str	r3, [r2, #0]
 800a794:	4b66      	ldr	r3, [pc, #408]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4a65      	ldr	r2, [pc, #404]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a79a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a79e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d013      	beq.n	800a7d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7a8:	f7fb f88a 	bl	80058c0 <HAL_GetTick>
 800a7ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a7ae:	e008      	b.n	800a7c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7b0:	f7fb f886 	bl	80058c0 <HAL_GetTick>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	2b64      	cmp	r3, #100	@ 0x64
 800a7bc:	d901      	bls.n	800a7c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e207      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a7c2:	4b5b      	ldr	r3, [pc, #364]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d0f0      	beq.n	800a7b0 <HAL_RCC_OscConfig+0xc0>
 800a7ce:	e014      	b.n	800a7fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7d0:	f7fb f876 	bl	80058c0 <HAL_GetTick>
 800a7d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a7d6:	e008      	b.n	800a7ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7d8:	f7fb f872 	bl	80058c0 <HAL_GetTick>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	1ad3      	subs	r3, r2, r3
 800a7e2:	2b64      	cmp	r3, #100	@ 0x64
 800a7e4:	d901      	bls.n	800a7ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a7e6:	2303      	movs	r3, #3
 800a7e8:	e1f3      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a7ea:	4b51      	ldr	r3, [pc, #324]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1f0      	bne.n	800a7d8 <HAL_RCC_OscConfig+0xe8>
 800a7f6:	e000      	b.n	800a7fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f003 0302 	and.w	r3, r3, #2
 800a802:	2b00      	cmp	r3, #0
 800a804:	d063      	beq.n	800a8ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a806:	4b4a      	ldr	r3, [pc, #296]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a808:	689b      	ldr	r3, [r3, #8]
 800a80a:	f003 030c 	and.w	r3, r3, #12
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d00b      	beq.n	800a82a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a812:	4b47      	ldr	r3, [pc, #284]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a81a:	2b08      	cmp	r3, #8
 800a81c:	d11c      	bne.n	800a858 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a81e:	4b44      	ldr	r3, [pc, #272]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a826:	2b00      	cmp	r3, #0
 800a828:	d116      	bne.n	800a858 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a82a:	4b41      	ldr	r3, [pc, #260]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f003 0302 	and.w	r3, r3, #2
 800a832:	2b00      	cmp	r3, #0
 800a834:	d005      	beq.n	800a842 <HAL_RCC_OscConfig+0x152>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	d001      	beq.n	800a842 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a83e:	2301      	movs	r3, #1
 800a840:	e1c7      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a842:	4b3b      	ldr	r3, [pc, #236]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	691b      	ldr	r3, [r3, #16]
 800a84e:	00db      	lsls	r3, r3, #3
 800a850:	4937      	ldr	r1, [pc, #220]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a852:	4313      	orrs	r3, r2
 800a854:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a856:	e03a      	b.n	800a8ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	68db      	ldr	r3, [r3, #12]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d020      	beq.n	800a8a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a860:	4b34      	ldr	r3, [pc, #208]	@ (800a934 <HAL_RCC_OscConfig+0x244>)
 800a862:	2201      	movs	r2, #1
 800a864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a866:	f7fb f82b 	bl	80058c0 <HAL_GetTick>
 800a86a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a86c:	e008      	b.n	800a880 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a86e:	f7fb f827 	bl	80058c0 <HAL_GetTick>
 800a872:	4602      	mov	r2, r0
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	1ad3      	subs	r3, r2, r3
 800a878:	2b02      	cmp	r3, #2
 800a87a:	d901      	bls.n	800a880 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a87c:	2303      	movs	r3, #3
 800a87e:	e1a8      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a880:	4b2b      	ldr	r3, [pc, #172]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0302 	and.w	r3, r3, #2
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d0f0      	beq.n	800a86e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a88c:	4b28      	ldr	r3, [pc, #160]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	691b      	ldr	r3, [r3, #16]
 800a898:	00db      	lsls	r3, r3, #3
 800a89a:	4925      	ldr	r1, [pc, #148]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a89c:	4313      	orrs	r3, r2
 800a89e:	600b      	str	r3, [r1, #0]
 800a8a0:	e015      	b.n	800a8ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a8a2:	4b24      	ldr	r3, [pc, #144]	@ (800a934 <HAL_RCC_OscConfig+0x244>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8a8:	f7fb f80a 	bl	80058c0 <HAL_GetTick>
 800a8ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a8ae:	e008      	b.n	800a8c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8b0:	f7fb f806 	bl	80058c0 <HAL_GetTick>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d901      	bls.n	800a8c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e187      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a8c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f003 0302 	and.w	r3, r3, #2
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1f0      	bne.n	800a8b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f003 0308 	and.w	r3, r3, #8
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d036      	beq.n	800a948 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	695b      	ldr	r3, [r3, #20]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d016      	beq.n	800a910 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a8e2:	4b15      	ldr	r3, [pc, #84]	@ (800a938 <HAL_RCC_OscConfig+0x248>)
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8e8:	f7fa ffea 	bl	80058c0 <HAL_GetTick>
 800a8ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a8ee:	e008      	b.n	800a902 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a8f0:	f7fa ffe6 	bl	80058c0 <HAL_GetTick>
 800a8f4:	4602      	mov	r2, r0
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	2b02      	cmp	r3, #2
 800a8fc:	d901      	bls.n	800a902 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a8fe:	2303      	movs	r3, #3
 800a900:	e167      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a902:	4b0b      	ldr	r3, [pc, #44]	@ (800a930 <HAL_RCC_OscConfig+0x240>)
 800a904:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a906:	f003 0302 	and.w	r3, r3, #2
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d0f0      	beq.n	800a8f0 <HAL_RCC_OscConfig+0x200>
 800a90e:	e01b      	b.n	800a948 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a910:	4b09      	ldr	r3, [pc, #36]	@ (800a938 <HAL_RCC_OscConfig+0x248>)
 800a912:	2200      	movs	r2, #0
 800a914:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a916:	f7fa ffd3 	bl	80058c0 <HAL_GetTick>
 800a91a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a91c:	e00e      	b.n	800a93c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a91e:	f7fa ffcf 	bl	80058c0 <HAL_GetTick>
 800a922:	4602      	mov	r2, r0
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	2b02      	cmp	r3, #2
 800a92a:	d907      	bls.n	800a93c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a92c:	2303      	movs	r3, #3
 800a92e:	e150      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
 800a930:	40023800 	.word	0x40023800
 800a934:	42470000 	.word	0x42470000
 800a938:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a93c:	4b88      	ldr	r3, [pc, #544]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a93e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a940:	f003 0302 	and.w	r3, r3, #2
 800a944:	2b00      	cmp	r3, #0
 800a946:	d1ea      	bne.n	800a91e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f003 0304 	and.w	r3, r3, #4
 800a950:	2b00      	cmp	r3, #0
 800a952:	f000 8097 	beq.w	800aa84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a956:	2300      	movs	r3, #0
 800a958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a95a:	4b81      	ldr	r3, [pc, #516]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a95c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a95e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10f      	bne.n	800a986 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a966:	2300      	movs	r3, #0
 800a968:	60bb      	str	r3, [r7, #8]
 800a96a:	4b7d      	ldr	r3, [pc, #500]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a96c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a96e:	4a7c      	ldr	r2, [pc, #496]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a974:	6413      	str	r3, [r2, #64]	@ 0x40
 800a976:	4b7a      	ldr	r3, [pc, #488]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a97a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a97e:	60bb      	str	r3, [r7, #8]
 800a980:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a982:	2301      	movs	r3, #1
 800a984:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a986:	4b77      	ldr	r3, [pc, #476]	@ (800ab64 <HAL_RCC_OscConfig+0x474>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d118      	bne.n	800a9c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a992:	4b74      	ldr	r3, [pc, #464]	@ (800ab64 <HAL_RCC_OscConfig+0x474>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	4a73      	ldr	r2, [pc, #460]	@ (800ab64 <HAL_RCC_OscConfig+0x474>)
 800a998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a99c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a99e:	f7fa ff8f 	bl	80058c0 <HAL_GetTick>
 800a9a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a9a4:	e008      	b.n	800a9b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a9a6:	f7fa ff8b 	bl	80058c0 <HAL_GetTick>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	1ad3      	subs	r3, r2, r3
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d901      	bls.n	800a9b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a9b4:	2303      	movs	r3, #3
 800a9b6:	e10c      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a9b8:	4b6a      	ldr	r3, [pc, #424]	@ (800ab64 <HAL_RCC_OscConfig+0x474>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d0f0      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	689b      	ldr	r3, [r3, #8]
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d106      	bne.n	800a9da <HAL_RCC_OscConfig+0x2ea>
 800a9cc:	4b64      	ldr	r3, [pc, #400]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9d0:	4a63      	ldr	r2, [pc, #396]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9d2:	f043 0301 	orr.w	r3, r3, #1
 800a9d6:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9d8:	e01c      	b.n	800aa14 <HAL_RCC_OscConfig+0x324>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	689b      	ldr	r3, [r3, #8]
 800a9de:	2b05      	cmp	r3, #5
 800a9e0:	d10c      	bne.n	800a9fc <HAL_RCC_OscConfig+0x30c>
 800a9e2:	4b5f      	ldr	r3, [pc, #380]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9e6:	4a5e      	ldr	r2, [pc, #376]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9e8:	f043 0304 	orr.w	r3, r3, #4
 800a9ec:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9ee:	4b5c      	ldr	r3, [pc, #368]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9f2:	4a5b      	ldr	r2, [pc, #364]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9f4:	f043 0301 	orr.w	r3, r3, #1
 800a9f8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a9fa:	e00b      	b.n	800aa14 <HAL_RCC_OscConfig+0x324>
 800a9fc:	4b58      	ldr	r3, [pc, #352]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800a9fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa00:	4a57      	ldr	r2, [pc, #348]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa02:	f023 0301 	bic.w	r3, r3, #1
 800aa06:	6713      	str	r3, [r2, #112]	@ 0x70
 800aa08:	4b55      	ldr	r3, [pc, #340]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa0c:	4a54      	ldr	r2, [pc, #336]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa0e:	f023 0304 	bic.w	r3, r3, #4
 800aa12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d015      	beq.n	800aa48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa1c:	f7fa ff50 	bl	80058c0 <HAL_GetTick>
 800aa20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa22:	e00a      	b.n	800aa3a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa24:	f7fa ff4c 	bl	80058c0 <HAL_GetTick>
 800aa28:	4602      	mov	r2, r0
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	1ad3      	subs	r3, r2, r3
 800aa2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d901      	bls.n	800aa3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800aa36:	2303      	movs	r3, #3
 800aa38:	e0cb      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800aa3a:	4b49      	ldr	r3, [pc, #292]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa3e:	f003 0302 	and.w	r3, r3, #2
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d0ee      	beq.n	800aa24 <HAL_RCC_OscConfig+0x334>
 800aa46:	e014      	b.n	800aa72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aa48:	f7fa ff3a 	bl	80058c0 <HAL_GetTick>
 800aa4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa4e:	e00a      	b.n	800aa66 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aa50:	f7fa ff36 	bl	80058c0 <HAL_GetTick>
 800aa54:	4602      	mov	r2, r0
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	1ad3      	subs	r3, r2, r3
 800aa5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d901      	bls.n	800aa66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800aa62:	2303      	movs	r3, #3
 800aa64:	e0b5      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa66:	4b3e      	ldr	r3, [pc, #248]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa6a:	f003 0302 	and.w	r3, r3, #2
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1ee      	bne.n	800aa50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800aa72:	7dfb      	ldrb	r3, [r7, #23]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d105      	bne.n	800aa84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa78:	4b39      	ldr	r3, [pc, #228]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa7c:	4a38      	ldr	r2, [pc, #224]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	699b      	ldr	r3, [r3, #24]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	f000 80a1 	beq.w	800abd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aa8e:	4b34      	ldr	r3, [pc, #208]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aa90:	689b      	ldr	r3, [r3, #8]
 800aa92:	f003 030c 	and.w	r3, r3, #12
 800aa96:	2b08      	cmp	r3, #8
 800aa98:	d05c      	beq.n	800ab54 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	699b      	ldr	r3, [r3, #24]
 800aa9e:	2b02      	cmp	r3, #2
 800aaa0:	d141      	bne.n	800ab26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aaa2:	4b31      	ldr	r3, [pc, #196]	@ (800ab68 <HAL_RCC_OscConfig+0x478>)
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aaa8:	f7fa ff0a 	bl	80058c0 <HAL_GetTick>
 800aaac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aaae:	e008      	b.n	800aac2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aab0:	f7fa ff06 	bl	80058c0 <HAL_GetTick>
 800aab4:	4602      	mov	r2, r0
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	1ad3      	subs	r3, r2, r3
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	d901      	bls.n	800aac2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800aabe:	2303      	movs	r3, #3
 800aac0:	e087      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aac2:	4b27      	ldr	r3, [pc, #156]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1f0      	bne.n	800aab0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	69da      	ldr	r2, [r3, #28]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6a1b      	ldr	r3, [r3, #32]
 800aad6:	431a      	orrs	r2, r3
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aadc:	019b      	lsls	r3, r3, #6
 800aade:	431a      	orrs	r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aae4:	085b      	lsrs	r3, r3, #1
 800aae6:	3b01      	subs	r3, #1
 800aae8:	041b      	lsls	r3, r3, #16
 800aaea:	431a      	orrs	r2, r3
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf0:	061b      	lsls	r3, r3, #24
 800aaf2:	491b      	ldr	r1, [pc, #108]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800aaf4:	4313      	orrs	r3, r2
 800aaf6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aaf8:	4b1b      	ldr	r3, [pc, #108]	@ (800ab68 <HAL_RCC_OscConfig+0x478>)
 800aafa:	2201      	movs	r2, #1
 800aafc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aafe:	f7fa fedf 	bl	80058c0 <HAL_GetTick>
 800ab02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab04:	e008      	b.n	800ab18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab06:	f7fa fedb 	bl	80058c0 <HAL_GetTick>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	1ad3      	subs	r3, r2, r3
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d901      	bls.n	800ab18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ab14:	2303      	movs	r3, #3
 800ab16:	e05c      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ab18:	4b11      	ldr	r3, [pc, #68]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d0f0      	beq.n	800ab06 <HAL_RCC_OscConfig+0x416>
 800ab24:	e054      	b.n	800abd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab26:	4b10      	ldr	r3, [pc, #64]	@ (800ab68 <HAL_RCC_OscConfig+0x478>)
 800ab28:	2200      	movs	r2, #0
 800ab2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ab2c:	f7fa fec8 	bl	80058c0 <HAL_GetTick>
 800ab30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab32:	e008      	b.n	800ab46 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab34:	f7fa fec4 	bl	80058c0 <HAL_GetTick>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	1ad3      	subs	r3, r2, r3
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d901      	bls.n	800ab46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800ab42:	2303      	movs	r3, #3
 800ab44:	e045      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ab46:	4b06      	ldr	r3, [pc, #24]	@ (800ab60 <HAL_RCC_OscConfig+0x470>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1f0      	bne.n	800ab34 <HAL_RCC_OscConfig+0x444>
 800ab52:	e03d      	b.n	800abd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	699b      	ldr	r3, [r3, #24]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d107      	bne.n	800ab6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	e038      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
 800ab60:	40023800 	.word	0x40023800
 800ab64:	40007000 	.word	0x40007000
 800ab68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800ab6c:	4b1b      	ldr	r3, [pc, #108]	@ (800abdc <HAL_RCC_OscConfig+0x4ec>)
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	699b      	ldr	r3, [r3, #24]
 800ab76:	2b01      	cmp	r3, #1
 800ab78:	d028      	beq.n	800abcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d121      	bne.n	800abcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d11a      	bne.n	800abcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ab96:	68fa      	ldr	r2, [r7, #12]
 800ab98:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ab9c:	4013      	ands	r3, r2
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800aba2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d111      	bne.n	800abcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abb2:	085b      	lsrs	r3, r3, #1
 800abb4:	3b01      	subs	r3, #1
 800abb6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800abb8:	429a      	cmp	r2, r3
 800abba:	d107      	bne.n	800abcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800abc8:	429a      	cmp	r2, r3
 800abca:	d001      	beq.n	800abd0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800abcc:	2301      	movs	r3, #1
 800abce:	e000      	b.n	800abd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800abd0:	2300      	movs	r3, #0
}
 800abd2:	4618      	mov	r0, r3
 800abd4:	3718      	adds	r7, #24
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}
 800abda:	bf00      	nop
 800abdc:	40023800 	.word	0x40023800

0800abe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b084      	sub	sp, #16
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
 800abe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d101      	bne.n	800abf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800abf0:	2301      	movs	r3, #1
 800abf2:	e0cc      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800abf4:	4b68      	ldr	r3, [pc, #416]	@ (800ad98 <HAL_RCC_ClockConfig+0x1b8>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f003 0307 	and.w	r3, r3, #7
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d90c      	bls.n	800ac1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac02:	4b65      	ldr	r3, [pc, #404]	@ (800ad98 <HAL_RCC_ClockConfig+0x1b8>)
 800ac04:	683a      	ldr	r2, [r7, #0]
 800ac06:	b2d2      	uxtb	r2, r2
 800ac08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac0a:	4b63      	ldr	r3, [pc, #396]	@ (800ad98 <HAL_RCC_ClockConfig+0x1b8>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f003 0307 	and.w	r3, r3, #7
 800ac12:	683a      	ldr	r2, [r7, #0]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d001      	beq.n	800ac1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	e0b8      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f003 0302 	and.w	r3, r3, #2
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d020      	beq.n	800ac6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f003 0304 	and.w	r3, r3, #4
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d005      	beq.n	800ac40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ac34:	4b59      	ldr	r3, [pc, #356]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	4a58      	ldr	r2, [pc, #352]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800ac3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f003 0308 	and.w	r3, r3, #8
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d005      	beq.n	800ac58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ac4c:	4b53      	ldr	r3, [pc, #332]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac4e:	689b      	ldr	r3, [r3, #8]
 800ac50:	4a52      	ldr	r2, [pc, #328]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800ac56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac58:	4b50      	ldr	r3, [pc, #320]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac5a:	689b      	ldr	r3, [r3, #8]
 800ac5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	689b      	ldr	r3, [r3, #8]
 800ac64:	494d      	ldr	r1, [pc, #308]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac66:	4313      	orrs	r3, r2
 800ac68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f003 0301 	and.w	r3, r3, #1
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d044      	beq.n	800ad00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	2b01      	cmp	r3, #1
 800ac7c:	d107      	bne.n	800ac8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac7e:	4b47      	ldr	r3, [pc, #284]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d119      	bne.n	800acbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	e07f      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	685b      	ldr	r3, [r3, #4]
 800ac92:	2b02      	cmp	r3, #2
 800ac94:	d003      	beq.n	800ac9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac9a:	2b03      	cmp	r3, #3
 800ac9c:	d107      	bne.n	800acae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac9e:	4b3f      	ldr	r3, [pc, #252]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d109      	bne.n	800acbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	e06f      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800acae:	4b3b      	ldr	r3, [pc, #236]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f003 0302 	and.w	r3, r3, #2
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d101      	bne.n	800acbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	e067      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800acbe:	4b37      	ldr	r3, [pc, #220]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	f023 0203 	bic.w	r2, r3, #3
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	4934      	ldr	r1, [pc, #208]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800accc:	4313      	orrs	r3, r2
 800acce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800acd0:	f7fa fdf6 	bl	80058c0 <HAL_GetTick>
 800acd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acd6:	e00a      	b.n	800acee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acd8:	f7fa fdf2 	bl	80058c0 <HAL_GetTick>
 800acdc:	4602      	mov	r2, r0
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d901      	bls.n	800acee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e04f      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acee:	4b2b      	ldr	r3, [pc, #172]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f003 020c 	and.w	r2, r3, #12
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	009b      	lsls	r3, r3, #2
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d1eb      	bne.n	800acd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ad00:	4b25      	ldr	r3, [pc, #148]	@ (800ad98 <HAL_RCC_ClockConfig+0x1b8>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f003 0307 	and.w	r3, r3, #7
 800ad08:	683a      	ldr	r2, [r7, #0]
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d20c      	bcs.n	800ad28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad0e:	4b22      	ldr	r3, [pc, #136]	@ (800ad98 <HAL_RCC_ClockConfig+0x1b8>)
 800ad10:	683a      	ldr	r2, [r7, #0]
 800ad12:	b2d2      	uxtb	r2, r2
 800ad14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad16:	4b20      	ldr	r3, [pc, #128]	@ (800ad98 <HAL_RCC_ClockConfig+0x1b8>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f003 0307 	and.w	r3, r3, #7
 800ad1e:	683a      	ldr	r2, [r7, #0]
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d001      	beq.n	800ad28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ad24:	2301      	movs	r3, #1
 800ad26:	e032      	b.n	800ad8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f003 0304 	and.w	r3, r3, #4
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d008      	beq.n	800ad46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800ad34:	4b19      	ldr	r3, [pc, #100]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	4916      	ldr	r1, [pc, #88]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ad42:	4313      	orrs	r3, r2
 800ad44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f003 0308 	and.w	r3, r3, #8
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d009      	beq.n	800ad66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ad52:	4b12      	ldr	r3, [pc, #72]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ad54:	689b      	ldr	r3, [r3, #8]
 800ad56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	691b      	ldr	r3, [r3, #16]
 800ad5e:	00db      	lsls	r3, r3, #3
 800ad60:	490e      	ldr	r1, [pc, #56]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ad62:	4313      	orrs	r3, r2
 800ad64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800ad66:	f000 f821 	bl	800adac <HAL_RCC_GetSysClockFreq>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ad9c <HAL_RCC_ClockConfig+0x1bc>)
 800ad6e:	689b      	ldr	r3, [r3, #8]
 800ad70:	091b      	lsrs	r3, r3, #4
 800ad72:	f003 030f 	and.w	r3, r3, #15
 800ad76:	490a      	ldr	r1, [pc, #40]	@ (800ada0 <HAL_RCC_ClockConfig+0x1c0>)
 800ad78:	5ccb      	ldrb	r3, [r1, r3]
 800ad7a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad7e:	4a09      	ldr	r2, [pc, #36]	@ (800ada4 <HAL_RCC_ClockConfig+0x1c4>)
 800ad80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800ad82:	4b09      	ldr	r3, [pc, #36]	@ (800ada8 <HAL_RCC_ClockConfig+0x1c8>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4618      	mov	r0, r3
 800ad88:	f7fa fd56 	bl	8005838 <HAL_InitTick>

  return HAL_OK;
 800ad8c:	2300      	movs	r3, #0
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3710      	adds	r7, #16
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}
 800ad96:	bf00      	nop
 800ad98:	40023c00 	.word	0x40023c00
 800ad9c:	40023800 	.word	0x40023800
 800ada0:	0801222c 	.word	0x0801222c
 800ada4:	200000f0 	.word	0x200000f0
 800ada8:	2000012c 	.word	0x2000012c

0800adac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800adac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800adb0:	b094      	sub	sp, #80	@ 0x50
 800adb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800adb4:	2300      	movs	r3, #0
 800adb6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800adb8:	2300      	movs	r3, #0
 800adba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800adbc:	2300      	movs	r3, #0
 800adbe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800adc0:	2300      	movs	r3, #0
 800adc2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800adc4:	4b79      	ldr	r3, [pc, #484]	@ (800afac <HAL_RCC_GetSysClockFreq+0x200>)
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	f003 030c 	and.w	r3, r3, #12
 800adcc:	2b08      	cmp	r3, #8
 800adce:	d00d      	beq.n	800adec <HAL_RCC_GetSysClockFreq+0x40>
 800add0:	2b08      	cmp	r3, #8
 800add2:	f200 80e1 	bhi.w	800af98 <HAL_RCC_GetSysClockFreq+0x1ec>
 800add6:	2b00      	cmp	r3, #0
 800add8:	d002      	beq.n	800ade0 <HAL_RCC_GetSysClockFreq+0x34>
 800adda:	2b04      	cmp	r3, #4
 800addc:	d003      	beq.n	800ade6 <HAL_RCC_GetSysClockFreq+0x3a>
 800adde:	e0db      	b.n	800af98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ade0:	4b73      	ldr	r3, [pc, #460]	@ (800afb0 <HAL_RCC_GetSysClockFreq+0x204>)
 800ade2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ade4:	e0db      	b.n	800af9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ade6:	4b73      	ldr	r3, [pc, #460]	@ (800afb4 <HAL_RCC_GetSysClockFreq+0x208>)
 800ade8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800adea:	e0d8      	b.n	800af9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800adec:	4b6f      	ldr	r3, [pc, #444]	@ (800afac <HAL_RCC_GetSysClockFreq+0x200>)
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800adf4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800adf6:	4b6d      	ldr	r3, [pc, #436]	@ (800afac <HAL_RCC_GetSysClockFreq+0x200>)
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d063      	beq.n	800aeca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ae02:	4b6a      	ldr	r3, [pc, #424]	@ (800afac <HAL_RCC_GetSysClockFreq+0x200>)
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	099b      	lsrs	r3, r3, #6
 800ae08:	2200      	movs	r2, #0
 800ae0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ae0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800ae0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae14:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae16:	2300      	movs	r3, #0
 800ae18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800ae1e:	4622      	mov	r2, r4
 800ae20:	462b      	mov	r3, r5
 800ae22:	f04f 0000 	mov.w	r0, #0
 800ae26:	f04f 0100 	mov.w	r1, #0
 800ae2a:	0159      	lsls	r1, r3, #5
 800ae2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ae30:	0150      	lsls	r0, r2, #5
 800ae32:	4602      	mov	r2, r0
 800ae34:	460b      	mov	r3, r1
 800ae36:	4621      	mov	r1, r4
 800ae38:	1a51      	subs	r1, r2, r1
 800ae3a:	6139      	str	r1, [r7, #16]
 800ae3c:	4629      	mov	r1, r5
 800ae3e:	eb63 0301 	sbc.w	r3, r3, r1
 800ae42:	617b      	str	r3, [r7, #20]
 800ae44:	f04f 0200 	mov.w	r2, #0
 800ae48:	f04f 0300 	mov.w	r3, #0
 800ae4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ae50:	4659      	mov	r1, fp
 800ae52:	018b      	lsls	r3, r1, #6
 800ae54:	4651      	mov	r1, sl
 800ae56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800ae5a:	4651      	mov	r1, sl
 800ae5c:	018a      	lsls	r2, r1, #6
 800ae5e:	4651      	mov	r1, sl
 800ae60:	ebb2 0801 	subs.w	r8, r2, r1
 800ae64:	4659      	mov	r1, fp
 800ae66:	eb63 0901 	sbc.w	r9, r3, r1
 800ae6a:	f04f 0200 	mov.w	r2, #0
 800ae6e:	f04f 0300 	mov.w	r3, #0
 800ae72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ae76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ae7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ae7e:	4690      	mov	r8, r2
 800ae80:	4699      	mov	r9, r3
 800ae82:	4623      	mov	r3, r4
 800ae84:	eb18 0303 	adds.w	r3, r8, r3
 800ae88:	60bb      	str	r3, [r7, #8]
 800ae8a:	462b      	mov	r3, r5
 800ae8c:	eb49 0303 	adc.w	r3, r9, r3
 800ae90:	60fb      	str	r3, [r7, #12]
 800ae92:	f04f 0200 	mov.w	r2, #0
 800ae96:	f04f 0300 	mov.w	r3, #0
 800ae9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ae9e:	4629      	mov	r1, r5
 800aea0:	024b      	lsls	r3, r1, #9
 800aea2:	4621      	mov	r1, r4
 800aea4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800aea8:	4621      	mov	r1, r4
 800aeaa:	024a      	lsls	r2, r1, #9
 800aeac:	4610      	mov	r0, r2
 800aeae:	4619      	mov	r1, r3
 800aeb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aeb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aeb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800aebc:	f7f5 fe74 	bl	8000ba8 <__aeabi_uldivmod>
 800aec0:	4602      	mov	r2, r0
 800aec2:	460b      	mov	r3, r1
 800aec4:	4613      	mov	r3, r2
 800aec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aec8:	e058      	b.n	800af7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aeca:	4b38      	ldr	r3, [pc, #224]	@ (800afac <HAL_RCC_GetSysClockFreq+0x200>)
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	099b      	lsrs	r3, r3, #6
 800aed0:	2200      	movs	r2, #0
 800aed2:	4618      	mov	r0, r3
 800aed4:	4611      	mov	r1, r2
 800aed6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800aeda:	623b      	str	r3, [r7, #32]
 800aedc:	2300      	movs	r3, #0
 800aede:	627b      	str	r3, [r7, #36]	@ 0x24
 800aee0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800aee4:	4642      	mov	r2, r8
 800aee6:	464b      	mov	r3, r9
 800aee8:	f04f 0000 	mov.w	r0, #0
 800aeec:	f04f 0100 	mov.w	r1, #0
 800aef0:	0159      	lsls	r1, r3, #5
 800aef2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800aef6:	0150      	lsls	r0, r2, #5
 800aef8:	4602      	mov	r2, r0
 800aefa:	460b      	mov	r3, r1
 800aefc:	4641      	mov	r1, r8
 800aefe:	ebb2 0a01 	subs.w	sl, r2, r1
 800af02:	4649      	mov	r1, r9
 800af04:	eb63 0b01 	sbc.w	fp, r3, r1
 800af08:	f04f 0200 	mov.w	r2, #0
 800af0c:	f04f 0300 	mov.w	r3, #0
 800af10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800af14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800af18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800af1c:	ebb2 040a 	subs.w	r4, r2, sl
 800af20:	eb63 050b 	sbc.w	r5, r3, fp
 800af24:	f04f 0200 	mov.w	r2, #0
 800af28:	f04f 0300 	mov.w	r3, #0
 800af2c:	00eb      	lsls	r3, r5, #3
 800af2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800af32:	00e2      	lsls	r2, r4, #3
 800af34:	4614      	mov	r4, r2
 800af36:	461d      	mov	r5, r3
 800af38:	4643      	mov	r3, r8
 800af3a:	18e3      	adds	r3, r4, r3
 800af3c:	603b      	str	r3, [r7, #0]
 800af3e:	464b      	mov	r3, r9
 800af40:	eb45 0303 	adc.w	r3, r5, r3
 800af44:	607b      	str	r3, [r7, #4]
 800af46:	f04f 0200 	mov.w	r2, #0
 800af4a:	f04f 0300 	mov.w	r3, #0
 800af4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800af52:	4629      	mov	r1, r5
 800af54:	028b      	lsls	r3, r1, #10
 800af56:	4621      	mov	r1, r4
 800af58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800af5c:	4621      	mov	r1, r4
 800af5e:	028a      	lsls	r2, r1, #10
 800af60:	4610      	mov	r0, r2
 800af62:	4619      	mov	r1, r3
 800af64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af66:	2200      	movs	r2, #0
 800af68:	61bb      	str	r3, [r7, #24]
 800af6a:	61fa      	str	r2, [r7, #28]
 800af6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800af70:	f7f5 fe1a 	bl	8000ba8 <__aeabi_uldivmod>
 800af74:	4602      	mov	r2, r0
 800af76:	460b      	mov	r3, r1
 800af78:	4613      	mov	r3, r2
 800af7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800af7c:	4b0b      	ldr	r3, [pc, #44]	@ (800afac <HAL_RCC_GetSysClockFreq+0x200>)
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	0c1b      	lsrs	r3, r3, #16
 800af82:	f003 0303 	and.w	r3, r3, #3
 800af86:	3301      	adds	r3, #1
 800af88:	005b      	lsls	r3, r3, #1
 800af8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800af8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800af8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af90:	fbb2 f3f3 	udiv	r3, r2, r3
 800af94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800af96:	e002      	b.n	800af9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800af98:	4b05      	ldr	r3, [pc, #20]	@ (800afb0 <HAL_RCC_GetSysClockFreq+0x204>)
 800af9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800af9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800af9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3750      	adds	r7, #80	@ 0x50
 800afa4:	46bd      	mov	sp, r7
 800afa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800afaa:	bf00      	nop
 800afac:	40023800 	.word	0x40023800
 800afb0:	00f42400 	.word	0x00f42400
 800afb4:	007a1200 	.word	0x007a1200

0800afb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800afb8:	b480      	push	{r7}
 800afba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800afbc:	4b03      	ldr	r3, [pc, #12]	@ (800afcc <HAL_RCC_GetHCLKFreq+0x14>)
 800afbe:	681b      	ldr	r3, [r3, #0]
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	46bd      	mov	sp, r7
 800afc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc8:	4770      	bx	lr
 800afca:	bf00      	nop
 800afcc:	200000f0 	.word	0x200000f0

0800afd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800afd4:	f7ff fff0 	bl	800afb8 <HAL_RCC_GetHCLKFreq>
 800afd8:	4602      	mov	r2, r0
 800afda:	4b05      	ldr	r3, [pc, #20]	@ (800aff0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800afdc:	689b      	ldr	r3, [r3, #8]
 800afde:	0a9b      	lsrs	r3, r3, #10
 800afe0:	f003 0307 	and.w	r3, r3, #7
 800afe4:	4903      	ldr	r1, [pc, #12]	@ (800aff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800afe6:	5ccb      	ldrb	r3, [r1, r3]
 800afe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800afec:	4618      	mov	r0, r3
 800afee:	bd80      	pop	{r7, pc}
 800aff0:	40023800 	.word	0x40023800
 800aff4:	0801223c 	.word	0x0801223c

0800aff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800affc:	f7ff ffdc 	bl	800afb8 <HAL_RCC_GetHCLKFreq>
 800b000:	4602      	mov	r2, r0
 800b002:	4b05      	ldr	r3, [pc, #20]	@ (800b018 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b004:	689b      	ldr	r3, [r3, #8]
 800b006:	0b5b      	lsrs	r3, r3, #13
 800b008:	f003 0307 	and.w	r3, r3, #7
 800b00c:	4903      	ldr	r1, [pc, #12]	@ (800b01c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b00e:	5ccb      	ldrb	r3, [r1, r3]
 800b010:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b014:	4618      	mov	r0, r3
 800b016:	bd80      	pop	{r7, pc}
 800b018:	40023800 	.word	0x40023800
 800b01c:	0801223c 	.word	0x0801223c

0800b020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b082      	sub	sp, #8
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d101      	bne.n	800b032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b02e:	2301      	movs	r3, #1
 800b030:	e07b      	b.n	800b12a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b036:	2b00      	cmp	r3, #0
 800b038:	d108      	bne.n	800b04c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b042:	d009      	beq.n	800b058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2200      	movs	r2, #0
 800b048:	61da      	str	r2, [r3, #28]
 800b04a:	e005      	b.n	800b058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2200      	movs	r2, #0
 800b056:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b064:	b2db      	uxtb	r3, r3
 800b066:	2b00      	cmp	r3, #0
 800b068:	d106      	bne.n	800b078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2200      	movs	r2, #0
 800b06e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f7f9 fc0e 	bl	8004894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2202      	movs	r2, #2
 800b07c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	681a      	ldr	r2, [r3, #0]
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b08e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b0a0:	431a      	orrs	r2, r3
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	68db      	ldr	r3, [r3, #12]
 800b0a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b0aa:	431a      	orrs	r2, r3
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	691b      	ldr	r3, [r3, #16]
 800b0b0:	f003 0302 	and.w	r3, r3, #2
 800b0b4:	431a      	orrs	r2, r3
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	695b      	ldr	r3, [r3, #20]
 800b0ba:	f003 0301 	and.w	r3, r3, #1
 800b0be:	431a      	orrs	r2, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	699b      	ldr	r3, [r3, #24]
 800b0c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b0c8:	431a      	orrs	r2, r3
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	69db      	ldr	r3, [r3, #28]
 800b0ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b0d2:	431a      	orrs	r2, r3
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	6a1b      	ldr	r3, [r3, #32]
 800b0d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0dc:	ea42 0103 	orr.w	r1, r2, r3
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	430a      	orrs	r2, r1
 800b0ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	699b      	ldr	r3, [r3, #24]
 800b0f4:	0c1b      	lsrs	r3, r3, #16
 800b0f6:	f003 0104 	and.w	r1, r3, #4
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0fe:	f003 0210 	and.w	r2, r3, #16
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	430a      	orrs	r2, r1
 800b108:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	69da      	ldr	r2, [r3, #28]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b118:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2200      	movs	r2, #0
 800b11e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2201      	movs	r2, #1
 800b124:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b128:	2300      	movs	r3, #0
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b08a      	sub	sp, #40	@ 0x28
 800b136:	af00      	add	r7, sp, #0
 800b138:	60f8      	str	r0, [r7, #12]
 800b13a:	60b9      	str	r1, [r7, #8]
 800b13c:	607a      	str	r2, [r7, #4]
 800b13e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b140:	2301      	movs	r3, #1
 800b142:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b144:	f7fa fbbc 	bl	80058c0 <HAL_GetTick>
 800b148:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b150:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b158:	887b      	ldrh	r3, [r7, #2]
 800b15a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b15c:	7ffb      	ldrb	r3, [r7, #31]
 800b15e:	2b01      	cmp	r3, #1
 800b160:	d00c      	beq.n	800b17c <HAL_SPI_TransmitReceive+0x4a>
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b168:	d106      	bne.n	800b178 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d102      	bne.n	800b178 <HAL_SPI_TransmitReceive+0x46>
 800b172:	7ffb      	ldrb	r3, [r7, #31]
 800b174:	2b04      	cmp	r3, #4
 800b176:	d001      	beq.n	800b17c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b178:	2302      	movs	r3, #2
 800b17a:	e17f      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d005      	beq.n	800b18e <HAL_SPI_TransmitReceive+0x5c>
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d002      	beq.n	800b18e <HAL_SPI_TransmitReceive+0x5c>
 800b188:	887b      	ldrh	r3, [r7, #2]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d101      	bne.n	800b192 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800b18e:	2301      	movs	r3, #1
 800b190:	e174      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d101      	bne.n	800b1a0 <HAL_SPI_TransmitReceive+0x6e>
 800b19c:	2302      	movs	r3, #2
 800b19e:	e16d      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	2b04      	cmp	r3, #4
 800b1b2:	d003      	beq.n	800b1bc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	2205      	movs	r2, #5
 800b1b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	887a      	ldrh	r2, [r7, #2]
 800b1cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	887a      	ldrh	r2, [r7, #2]
 800b1d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	68ba      	ldr	r2, [r7, #8]
 800b1d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	887a      	ldrh	r2, [r7, #2]
 800b1de:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	887a      	ldrh	r2, [r7, #2]
 800b1e4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1fc:	2b40      	cmp	r3, #64	@ 0x40
 800b1fe:	d007      	beq.n	800b210 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	681a      	ldr	r2, [r3, #0]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b20e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	68db      	ldr	r3, [r3, #12]
 800b214:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b218:	d17e      	bne.n	800b318 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	685b      	ldr	r3, [r3, #4]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d002      	beq.n	800b228 <HAL_SPI_TransmitReceive+0xf6>
 800b222:	8afb      	ldrh	r3, [r7, #22]
 800b224:	2b01      	cmp	r3, #1
 800b226:	d16c      	bne.n	800b302 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b22c:	881a      	ldrh	r2, [r3, #0]
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b238:	1c9a      	adds	r2, r3, #2
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b242:	b29b      	uxth	r3, r3
 800b244:	3b01      	subs	r3, #1
 800b246:	b29a      	uxth	r2, r3
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b24c:	e059      	b.n	800b302 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	f003 0302 	and.w	r3, r3, #2
 800b258:	2b02      	cmp	r3, #2
 800b25a:	d11b      	bne.n	800b294 <HAL_SPI_TransmitReceive+0x162>
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b260:	b29b      	uxth	r3, r3
 800b262:	2b00      	cmp	r3, #0
 800b264:	d016      	beq.n	800b294 <HAL_SPI_TransmitReceive+0x162>
 800b266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d113      	bne.n	800b294 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b270:	881a      	ldrh	r2, [r3, #0]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b27c:	1c9a      	adds	r2, r3, #2
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b286:	b29b      	uxth	r3, r3
 800b288:	3b01      	subs	r3, #1
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b290:	2300      	movs	r3, #0
 800b292:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	f003 0301 	and.w	r3, r3, #1
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d119      	bne.n	800b2d6 <HAL_SPI_TransmitReceive+0x1a4>
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2a6:	b29b      	uxth	r3, r3
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d014      	beq.n	800b2d6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	68da      	ldr	r2, [r3, #12]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2b6:	b292      	uxth	r2, r2
 800b2b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2be:	1c9a      	adds	r2, r3, #2
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b2c8:	b29b      	uxth	r3, r3
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	b29a      	uxth	r2, r3
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b2d6:	f7fa faf3 	bl	80058c0 <HAL_GetTick>
 800b2da:	4602      	mov	r2, r0
 800b2dc:	6a3b      	ldr	r3, [r7, #32]
 800b2de:	1ad3      	subs	r3, r2, r3
 800b2e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d80d      	bhi.n	800b302 <HAL_SPI_TransmitReceive+0x1d0>
 800b2e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ec:	d009      	beq.n	800b302 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2201      	movs	r2, #1
 800b2f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b2fe:	2303      	movs	r3, #3
 800b300:	e0bc      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b306:	b29b      	uxth	r3, r3
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1a0      	bne.n	800b24e <HAL_SPI_TransmitReceive+0x11c>
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b310:	b29b      	uxth	r3, r3
 800b312:	2b00      	cmp	r3, #0
 800b314:	d19b      	bne.n	800b24e <HAL_SPI_TransmitReceive+0x11c>
 800b316:	e082      	b.n	800b41e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d002      	beq.n	800b326 <HAL_SPI_TransmitReceive+0x1f4>
 800b320:	8afb      	ldrh	r3, [r7, #22]
 800b322:	2b01      	cmp	r3, #1
 800b324:	d171      	bne.n	800b40a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	330c      	adds	r3, #12
 800b330:	7812      	ldrb	r2, [r2, #0]
 800b332:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b338:	1c5a      	adds	r2, r3, #1
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b342:	b29b      	uxth	r3, r3
 800b344:	3b01      	subs	r3, #1
 800b346:	b29a      	uxth	r2, r3
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b34c:	e05d      	b.n	800b40a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	f003 0302 	and.w	r3, r3, #2
 800b358:	2b02      	cmp	r3, #2
 800b35a:	d11c      	bne.n	800b396 <HAL_SPI_TransmitReceive+0x264>
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b360:	b29b      	uxth	r3, r3
 800b362:	2b00      	cmp	r3, #0
 800b364:	d017      	beq.n	800b396 <HAL_SPI_TransmitReceive+0x264>
 800b366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b368:	2b01      	cmp	r3, #1
 800b36a:	d114      	bne.n	800b396 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	330c      	adds	r3, #12
 800b376:	7812      	ldrb	r2, [r2, #0]
 800b378:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b37e:	1c5a      	adds	r2, r3, #1
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b388:	b29b      	uxth	r3, r3
 800b38a:	3b01      	subs	r3, #1
 800b38c:	b29a      	uxth	r2, r3
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b392:	2300      	movs	r3, #0
 800b394:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	689b      	ldr	r3, [r3, #8]
 800b39c:	f003 0301 	and.w	r3, r3, #1
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d119      	bne.n	800b3d8 <HAL_SPI_TransmitReceive+0x2a6>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d014      	beq.n	800b3d8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	68da      	ldr	r2, [r3, #12]
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3b8:	b2d2      	uxtb	r2, r2
 800b3ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3c0:	1c5a      	adds	r2, r3, #1
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	3b01      	subs	r3, #1
 800b3ce:	b29a      	uxth	r2, r3
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b3d8:	f7fa fa72 	bl	80058c0 <HAL_GetTick>
 800b3dc:	4602      	mov	r2, r0
 800b3de:	6a3b      	ldr	r3, [r7, #32]
 800b3e0:	1ad3      	subs	r3, r2, r3
 800b3e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d803      	bhi.n	800b3f0 <HAL_SPI_TransmitReceive+0x2be>
 800b3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ee:	d102      	bne.n	800b3f6 <HAL_SPI_TransmitReceive+0x2c4>
 800b3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d109      	bne.n	800b40a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2201      	movs	r2, #1
 800b3fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b406:	2303      	movs	r3, #3
 800b408:	e038      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b40e:	b29b      	uxth	r3, r3
 800b410:	2b00      	cmp	r3, #0
 800b412:	d19c      	bne.n	800b34e <HAL_SPI_TransmitReceive+0x21c>
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b418:	b29b      	uxth	r3, r3
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d197      	bne.n	800b34e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b41e:	6a3a      	ldr	r2, [r7, #32]
 800b420:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	f000 f8b6 	bl	800b594 <SPI_EndRxTxTransaction>
 800b428:	4603      	mov	r3, r0
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d008      	beq.n	800b440 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	2220      	movs	r2, #32
 800b432:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2200      	movs	r2, #0
 800b438:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b43c:	2301      	movs	r3, #1
 800b43e:	e01d      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d10a      	bne.n	800b45e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b448:	2300      	movs	r3, #0
 800b44a:	613b      	str	r3, [r7, #16]
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	68db      	ldr	r3, [r3, #12]
 800b452:	613b      	str	r3, [r7, #16]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	613b      	str	r3, [r7, #16]
 800b45c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2201      	movs	r2, #1
 800b462:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2200      	movs	r2, #0
 800b46a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b472:	2b00      	cmp	r3, #0
 800b474:	d001      	beq.n	800b47a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b476:	2301      	movs	r3, #1
 800b478:	e000      	b.n	800b47c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b47a:	2300      	movs	r3, #0
  }
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3728      	adds	r7, #40	@ 0x28
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b088      	sub	sp, #32
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	60b9      	str	r1, [r7, #8]
 800b48e:	603b      	str	r3, [r7, #0]
 800b490:	4613      	mov	r3, r2
 800b492:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b494:	f7fa fa14 	bl	80058c0 <HAL_GetTick>
 800b498:	4602      	mov	r2, r0
 800b49a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b49c:	1a9b      	subs	r3, r3, r2
 800b49e:	683a      	ldr	r2, [r7, #0]
 800b4a0:	4413      	add	r3, r2
 800b4a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b4a4:	f7fa fa0c 	bl	80058c0 <HAL_GetTick>
 800b4a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b4aa:	4b39      	ldr	r3, [pc, #228]	@ (800b590 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	015b      	lsls	r3, r3, #5
 800b4b0:	0d1b      	lsrs	r3, r3, #20
 800b4b2:	69fa      	ldr	r2, [r7, #28]
 800b4b4:	fb02 f303 	mul.w	r3, r2, r3
 800b4b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b4ba:	e055      	b.n	800b568 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4c2:	d051      	beq.n	800b568 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b4c4:	f7fa f9fc 	bl	80058c0 <HAL_GetTick>
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	69bb      	ldr	r3, [r7, #24]
 800b4cc:	1ad3      	subs	r3, r2, r3
 800b4ce:	69fa      	ldr	r2, [r7, #28]
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d902      	bls.n	800b4da <SPI_WaitFlagStateUntilTimeout+0x56>
 800b4d4:	69fb      	ldr	r3, [r7, #28]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d13d      	bne.n	800b556 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	685a      	ldr	r2, [r3, #4]
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b4e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b4f2:	d111      	bne.n	800b518 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	689b      	ldr	r3, [r3, #8]
 800b4f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4fc:	d004      	beq.n	800b508 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b506:	d107      	bne.n	800b518 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	681a      	ldr	r2, [r3, #0]
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b516:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b51c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b520:	d10f      	bne.n	800b542 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	681a      	ldr	r2, [r3, #0]
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b530:	601a      	str	r2, [r3, #0]
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	681a      	ldr	r2, [r3, #0]
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b540:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2201      	movs	r2, #1
 800b546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2200      	movs	r2, #0
 800b54e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b552:	2303      	movs	r3, #3
 800b554:	e018      	b.n	800b588 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d102      	bne.n	800b562 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b55c:	2300      	movs	r3, #0
 800b55e:	61fb      	str	r3, [r7, #28]
 800b560:	e002      	b.n	800b568 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	3b01      	subs	r3, #1
 800b566:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	689a      	ldr	r2, [r3, #8]
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	4013      	ands	r3, r2
 800b572:	68ba      	ldr	r2, [r7, #8]
 800b574:	429a      	cmp	r2, r3
 800b576:	bf0c      	ite	eq
 800b578:	2301      	moveq	r3, #1
 800b57a:	2300      	movne	r3, #0
 800b57c:	b2db      	uxtb	r3, r3
 800b57e:	461a      	mov	r2, r3
 800b580:	79fb      	ldrb	r3, [r7, #7]
 800b582:	429a      	cmp	r2, r3
 800b584:	d19a      	bne.n	800b4bc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b586:	2300      	movs	r3, #0
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3720      	adds	r7, #32
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}
 800b590:	200000f0 	.word	0x200000f0

0800b594 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b088      	sub	sp, #32
 800b598:	af02      	add	r7, sp, #8
 800b59a:	60f8      	str	r0, [r7, #12]
 800b59c:	60b9      	str	r1, [r7, #8]
 800b59e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	9300      	str	r3, [sp, #0]
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	2201      	movs	r2, #1
 800b5a8:	2102      	movs	r1, #2
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f7ff ff6a 	bl	800b484 <SPI_WaitFlagStateUntilTimeout>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d007      	beq.n	800b5c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5ba:	f043 0220 	orr.w	r2, r3, #32
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	e032      	b.n	800b62c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b5c6:	4b1b      	ldr	r3, [pc, #108]	@ (800b634 <SPI_EndRxTxTransaction+0xa0>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4a1b      	ldr	r2, [pc, #108]	@ (800b638 <SPI_EndRxTxTransaction+0xa4>)
 800b5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b5d0:	0d5b      	lsrs	r3, r3, #21
 800b5d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b5d6:	fb02 f303 	mul.w	r3, r2, r3
 800b5da:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b5e4:	d112      	bne.n	800b60c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	9300      	str	r3, [sp, #0]
 800b5ea:	68bb      	ldr	r3, [r7, #8]
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	2180      	movs	r1, #128	@ 0x80
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	f7ff ff47 	bl	800b484 <SPI_WaitFlagStateUntilTimeout>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d016      	beq.n	800b62a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b600:	f043 0220 	orr.w	r2, r3, #32
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b608:	2303      	movs	r3, #3
 800b60a:	e00f      	b.n	800b62c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d00a      	beq.n	800b628 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	3b01      	subs	r3, #1
 800b616:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	689b      	ldr	r3, [r3, #8]
 800b61e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b622:	2b80      	cmp	r3, #128	@ 0x80
 800b624:	d0f2      	beq.n	800b60c <SPI_EndRxTxTransaction+0x78>
 800b626:	e000      	b.n	800b62a <SPI_EndRxTxTransaction+0x96>
        break;
 800b628:	bf00      	nop
  }

  return HAL_OK;
 800b62a:	2300      	movs	r3, #0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3718      	adds	r7, #24
 800b630:	46bd      	mov	sp, r7
 800b632:	bd80      	pop	{r7, pc}
 800b634:	200000f0 	.word	0x200000f0
 800b638:	165e9f81 	.word	0x165e9f81

0800b63c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b082      	sub	sp, #8
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d101      	bne.n	800b64e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b64a:	2301      	movs	r3, #1
 800b64c:	e041      	b.n	800b6d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b654:	b2db      	uxtb	r3, r3
 800b656:	2b00      	cmp	r3, #0
 800b658:	d106      	bne.n	800b668 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f7f9 f97e 	bl	8004964 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2202      	movs	r2, #2
 800b66c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	3304      	adds	r3, #4
 800b678:	4619      	mov	r1, r3
 800b67a:	4610      	mov	r0, r2
 800b67c:	f000 ff2e 	bl	800c4dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2201      	movs	r2, #1
 800b684:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2201      	movs	r2, #1
 800b68c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2201      	movs	r2, #1
 800b694:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2201      	movs	r2, #1
 800b69c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b085      	sub	sp, #20
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	2b01      	cmp	r3, #1
 800b6ee:	d001      	beq.n	800b6f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e046      	b.n	800b782 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2202      	movs	r2, #2
 800b6f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a23      	ldr	r2, [pc, #140]	@ (800b790 <HAL_TIM_Base_Start+0xb4>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d022      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b70e:	d01d      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	4a1f      	ldr	r2, [pc, #124]	@ (800b794 <HAL_TIM_Base_Start+0xb8>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d018      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	4a1e      	ldr	r2, [pc, #120]	@ (800b798 <HAL_TIM_Base_Start+0xbc>)
 800b720:	4293      	cmp	r3, r2
 800b722:	d013      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a1c      	ldr	r2, [pc, #112]	@ (800b79c <HAL_TIM_Base_Start+0xc0>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d00e      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	4a1b      	ldr	r2, [pc, #108]	@ (800b7a0 <HAL_TIM_Base_Start+0xc4>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d009      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4a19      	ldr	r2, [pc, #100]	@ (800b7a4 <HAL_TIM_Base_Start+0xc8>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d004      	beq.n	800b74c <HAL_TIM_Base_Start+0x70>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a18      	ldr	r2, [pc, #96]	@ (800b7a8 <HAL_TIM_Base_Start+0xcc>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d111      	bne.n	800b770 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	f003 0307 	and.w	r3, r3, #7
 800b756:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	2b06      	cmp	r3, #6
 800b75c:	d010      	beq.n	800b780 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f042 0201 	orr.w	r2, r2, #1
 800b76c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b76e:	e007      	b.n	800b780 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681a      	ldr	r2, [r3, #0]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f042 0201 	orr.w	r2, r2, #1
 800b77e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b780:	2300      	movs	r3, #0
}
 800b782:	4618      	mov	r0, r3
 800b784:	3714      	adds	r7, #20
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	40010000 	.word	0x40010000
 800b794:	40000400 	.word	0x40000400
 800b798:	40000800 	.word	0x40000800
 800b79c:	40000c00 	.word	0x40000c00
 800b7a0:	40010400 	.word	0x40010400
 800b7a4:	40014000 	.word	0x40014000
 800b7a8:	40001800 	.word	0x40001800

0800b7ac <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	6a1a      	ldr	r2, [r3, #32]
 800b7ba:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b7be:	4013      	ands	r3, r2
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10f      	bne.n	800b7e4 <HAL_TIM_Base_Stop+0x38>
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	6a1a      	ldr	r2, [r3, #32]
 800b7ca:	f240 4344 	movw	r3, #1092	@ 0x444
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d107      	bne.n	800b7e4 <HAL_TIM_Base_Stop+0x38>
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	681a      	ldr	r2, [r3, #0]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f022 0201 	bic.w	r2, r2, #1
 800b7e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b7ec:	2300      	movs	r3, #0
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	370c      	adds	r7, #12
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f8:	4770      	bx	lr
	...

0800b7fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b085      	sub	sp, #20
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b80a:	b2db      	uxtb	r3, r3
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d001      	beq.n	800b814 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	e04e      	b.n	800b8b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2202      	movs	r2, #2
 800b818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	68da      	ldr	r2, [r3, #12]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f042 0201 	orr.w	r2, r2, #1
 800b82a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a23      	ldr	r2, [pc, #140]	@ (800b8c0 <HAL_TIM_Base_Start_IT+0xc4>)
 800b832:	4293      	cmp	r3, r2
 800b834:	d022      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b83e:	d01d      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	4a1f      	ldr	r2, [pc, #124]	@ (800b8c4 <HAL_TIM_Base_Start_IT+0xc8>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d018      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	4a1e      	ldr	r2, [pc, #120]	@ (800b8c8 <HAL_TIM_Base_Start_IT+0xcc>)
 800b850:	4293      	cmp	r3, r2
 800b852:	d013      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	4a1c      	ldr	r2, [pc, #112]	@ (800b8cc <HAL_TIM_Base_Start_IT+0xd0>)
 800b85a:	4293      	cmp	r3, r2
 800b85c:	d00e      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	4a1b      	ldr	r2, [pc, #108]	@ (800b8d0 <HAL_TIM_Base_Start_IT+0xd4>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d009      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	4a19      	ldr	r2, [pc, #100]	@ (800b8d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d004      	beq.n	800b87c <HAL_TIM_Base_Start_IT+0x80>
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	4a18      	ldr	r2, [pc, #96]	@ (800b8d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800b878:	4293      	cmp	r3, r2
 800b87a:	d111      	bne.n	800b8a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	689b      	ldr	r3, [r3, #8]
 800b882:	f003 0307 	and.w	r3, r3, #7
 800b886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	2b06      	cmp	r3, #6
 800b88c:	d010      	beq.n	800b8b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	681a      	ldr	r2, [r3, #0]
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f042 0201 	orr.w	r2, r2, #1
 800b89c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b89e:	e007      	b.n	800b8b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f042 0201 	orr.w	r2, r2, #1
 800b8ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b8b0:	2300      	movs	r3, #0
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3714      	adds	r7, #20
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop
 800b8c0:	40010000 	.word	0x40010000
 800b8c4:	40000400 	.word	0x40000400
 800b8c8:	40000800 	.word	0x40000800
 800b8cc:	40000c00 	.word	0x40000c00
 800b8d0:	40010400 	.word	0x40010400
 800b8d4:	40014000 	.word	0x40014000
 800b8d8:	40001800 	.word	0x40001800

0800b8dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d101      	bne.n	800b8ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	e041      	b.n	800b972 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b8f4:	b2db      	uxtb	r3, r3
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d106      	bne.n	800b908 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f000 f839 	bl	800b97a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2202      	movs	r2, #2
 800b90c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681a      	ldr	r2, [r3, #0]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	3304      	adds	r3, #4
 800b918:	4619      	mov	r1, r3
 800b91a:	4610      	mov	r0, r2
 800b91c:	f000 fdde 	bl	800c4dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2201      	movs	r2, #1
 800b924:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2201      	movs	r2, #1
 800b934:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2201      	movs	r2, #1
 800b93c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2201      	movs	r2, #1
 800b944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2201      	movs	r2, #1
 800b94c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2201      	movs	r2, #1
 800b954:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2201      	movs	r2, #1
 800b95c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2201      	movs	r2, #1
 800b964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2201      	movs	r2, #1
 800b96c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b970:	2300      	movs	r3, #0
}
 800b972:	4618      	mov	r0, r3
 800b974:	3708      	adds	r7, #8
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}

0800b97a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b97a:	b480      	push	{r7}
 800b97c:	b083      	sub	sp, #12
 800b97e:	af00      	add	r7, sp, #0
 800b980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b982:	bf00      	nop
 800b984:	370c      	adds	r7, #12
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b082      	sub	sp, #8
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d101      	bne.n	800b9a0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800b99c:	2301      	movs	r3, #1
 800b99e:	e041      	b.n	800ba24 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9a6:	b2db      	uxtb	r3, r3
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d106      	bne.n	800b9ba <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 f839 	bl	800ba2c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	2202      	movs	r2, #2
 800b9be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	3304      	adds	r3, #4
 800b9ca:	4619      	mov	r1, r3
 800b9cc:	4610      	mov	r0, r2
 800b9ce:	f000 fd85 	bl	800c4dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2201      	movs	r2, #1
 800b9de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2201      	movs	r2, #1
 800b9ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2201      	movs	r2, #1
 800b9f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2201      	movs	r2, #1
 800ba16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2201      	movs	r2, #1
 800ba1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba22:	2300      	movs	r3, #0
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3708      	adds	r7, #8
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b083      	sub	sp, #12
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800ba34:	bf00      	nop
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr

0800ba40 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b084      	sub	sp, #16
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d104      	bne.n	800ba5e <HAL_TIM_IC_Start_IT+0x1e>
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba5a:	b2db      	uxtb	r3, r3
 800ba5c:	e013      	b.n	800ba86 <HAL_TIM_IC_Start_IT+0x46>
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	2b04      	cmp	r3, #4
 800ba62:	d104      	bne.n	800ba6e <HAL_TIM_IC_Start_IT+0x2e>
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	e00b      	b.n	800ba86 <HAL_TIM_IC_Start_IT+0x46>
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	2b08      	cmp	r3, #8
 800ba72:	d104      	bne.n	800ba7e <HAL_TIM_IC_Start_IT+0x3e>
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	e003      	b.n	800ba86 <HAL_TIM_IC_Start_IT+0x46>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba84:	b2db      	uxtb	r3, r3
 800ba86:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d104      	bne.n	800ba98 <HAL_TIM_IC_Start_IT+0x58>
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	e013      	b.n	800bac0 <HAL_TIM_IC_Start_IT+0x80>
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	2b04      	cmp	r3, #4
 800ba9c:	d104      	bne.n	800baa8 <HAL_TIM_IC_Start_IT+0x68>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800baa4:	b2db      	uxtb	r3, r3
 800baa6:	e00b      	b.n	800bac0 <HAL_TIM_IC_Start_IT+0x80>
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	2b08      	cmp	r3, #8
 800baac:	d104      	bne.n	800bab8 <HAL_TIM_IC_Start_IT+0x78>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bab4:	b2db      	uxtb	r3, r3
 800bab6:	e003      	b.n	800bac0 <HAL_TIM_IC_Start_IT+0x80>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800babe:	b2db      	uxtb	r3, r3
 800bac0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800bac2:	7bbb      	ldrb	r3, [r7, #14]
 800bac4:	2b01      	cmp	r3, #1
 800bac6:	d102      	bne.n	800bace <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800bac8:	7b7b      	ldrb	r3, [r7, #13]
 800baca:	2b01      	cmp	r3, #1
 800bacc:	d001      	beq.n	800bad2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	e0cc      	b.n	800bc6c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d104      	bne.n	800bae2 <HAL_TIM_IC_Start_IT+0xa2>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2202      	movs	r2, #2
 800badc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bae0:	e013      	b.n	800bb0a <HAL_TIM_IC_Start_IT+0xca>
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	2b04      	cmp	r3, #4
 800bae6:	d104      	bne.n	800baf2 <HAL_TIM_IC_Start_IT+0xb2>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2202      	movs	r2, #2
 800baec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800baf0:	e00b      	b.n	800bb0a <HAL_TIM_IC_Start_IT+0xca>
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	2b08      	cmp	r3, #8
 800baf6:	d104      	bne.n	800bb02 <HAL_TIM_IC_Start_IT+0xc2>
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2202      	movs	r2, #2
 800bafc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bb00:	e003      	b.n	800bb0a <HAL_TIM_IC_Start_IT+0xca>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2202      	movs	r2, #2
 800bb06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d104      	bne.n	800bb1a <HAL_TIM_IC_Start_IT+0xda>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2202      	movs	r2, #2
 800bb14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bb18:	e013      	b.n	800bb42 <HAL_TIM_IC_Start_IT+0x102>
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	2b04      	cmp	r3, #4
 800bb1e:	d104      	bne.n	800bb2a <HAL_TIM_IC_Start_IT+0xea>
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2202      	movs	r2, #2
 800bb24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bb28:	e00b      	b.n	800bb42 <HAL_TIM_IC_Start_IT+0x102>
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	2b08      	cmp	r3, #8
 800bb2e:	d104      	bne.n	800bb3a <HAL_TIM_IC_Start_IT+0xfa>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2202      	movs	r2, #2
 800bb34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb38:	e003      	b.n	800bb42 <HAL_TIM_IC_Start_IT+0x102>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2202      	movs	r2, #2
 800bb3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2b0c      	cmp	r3, #12
 800bb46:	d841      	bhi.n	800bbcc <HAL_TIM_IC_Start_IT+0x18c>
 800bb48:	a201      	add	r2, pc, #4	@ (adr r2, 800bb50 <HAL_TIM_IC_Start_IT+0x110>)
 800bb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb4e:	bf00      	nop
 800bb50:	0800bb85 	.word	0x0800bb85
 800bb54:	0800bbcd 	.word	0x0800bbcd
 800bb58:	0800bbcd 	.word	0x0800bbcd
 800bb5c:	0800bbcd 	.word	0x0800bbcd
 800bb60:	0800bb97 	.word	0x0800bb97
 800bb64:	0800bbcd 	.word	0x0800bbcd
 800bb68:	0800bbcd 	.word	0x0800bbcd
 800bb6c:	0800bbcd 	.word	0x0800bbcd
 800bb70:	0800bba9 	.word	0x0800bba9
 800bb74:	0800bbcd 	.word	0x0800bbcd
 800bb78:	0800bbcd 	.word	0x0800bbcd
 800bb7c:	0800bbcd 	.word	0x0800bbcd
 800bb80:	0800bbbb 	.word	0x0800bbbb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	68da      	ldr	r2, [r3, #12]
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f042 0202 	orr.w	r2, r2, #2
 800bb92:	60da      	str	r2, [r3, #12]
      break;
 800bb94:	e01d      	b.n	800bbd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	68da      	ldr	r2, [r3, #12]
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	f042 0204 	orr.w	r2, r2, #4
 800bba4:	60da      	str	r2, [r3, #12]
      break;
 800bba6:	e014      	b.n	800bbd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	68da      	ldr	r2, [r3, #12]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f042 0208 	orr.w	r2, r2, #8
 800bbb6:	60da      	str	r2, [r3, #12]
      break;
 800bbb8:	e00b      	b.n	800bbd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	68da      	ldr	r2, [r3, #12]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f042 0210 	orr.w	r2, r2, #16
 800bbc8:	60da      	str	r2, [r3, #12]
      break;
 800bbca:	e002      	b.n	800bbd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800bbcc:	2301      	movs	r3, #1
 800bbce:	73fb      	strb	r3, [r7, #15]
      break;
 800bbd0:	bf00      	nop
  }

  if (status == HAL_OK)
 800bbd2:	7bfb      	ldrb	r3, [r7, #15]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d148      	bne.n	800bc6a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	2201      	movs	r2, #1
 800bbde:	6839      	ldr	r1, [r7, #0]
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f001 f895 	bl	800cd10 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4a22      	ldr	r2, [pc, #136]	@ (800bc74 <HAL_TIM_IC_Start_IT+0x234>)
 800bbec:	4293      	cmp	r3, r2
 800bbee:	d022      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbf8:	d01d      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a1e      	ldr	r2, [pc, #120]	@ (800bc78 <HAL_TIM_IC_Start_IT+0x238>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d018      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a1c      	ldr	r2, [pc, #112]	@ (800bc7c <HAL_TIM_IC_Start_IT+0x23c>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d013      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a1b      	ldr	r2, [pc, #108]	@ (800bc80 <HAL_TIM_IC_Start_IT+0x240>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d00e      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	4a19      	ldr	r2, [pc, #100]	@ (800bc84 <HAL_TIM_IC_Start_IT+0x244>)
 800bc1e:	4293      	cmp	r3, r2
 800bc20:	d009      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4a18      	ldr	r2, [pc, #96]	@ (800bc88 <HAL_TIM_IC_Start_IT+0x248>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d004      	beq.n	800bc36 <HAL_TIM_IC_Start_IT+0x1f6>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	4a16      	ldr	r2, [pc, #88]	@ (800bc8c <HAL_TIM_IC_Start_IT+0x24c>)
 800bc32:	4293      	cmp	r3, r2
 800bc34:	d111      	bne.n	800bc5a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	689b      	ldr	r3, [r3, #8]
 800bc3c:	f003 0307 	and.w	r3, r3, #7
 800bc40:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	2b06      	cmp	r3, #6
 800bc46:	d010      	beq.n	800bc6a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	681a      	ldr	r2, [r3, #0]
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f042 0201 	orr.w	r2, r2, #1
 800bc56:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc58:	e007      	b.n	800bc6a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	681a      	ldr	r2, [r3, #0]
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	f042 0201 	orr.w	r2, r2, #1
 800bc68:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800bc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3710      	adds	r7, #16
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	40010000 	.word	0x40010000
 800bc78:	40000400 	.word	0x40000400
 800bc7c:	40000800 	.word	0x40000800
 800bc80:	40000c00 	.word	0x40000c00
 800bc84:	40010400 	.word	0x40010400
 800bc88:	40014000 	.word	0x40014000
 800bc8c:	40001800 	.word	0x40001800

0800bc90 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	2b0c      	cmp	r3, #12
 800bca2:	d841      	bhi.n	800bd28 <HAL_TIM_IC_Stop_IT+0x98>
 800bca4:	a201      	add	r2, pc, #4	@ (adr r2, 800bcac <HAL_TIM_IC_Stop_IT+0x1c>)
 800bca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcaa:	bf00      	nop
 800bcac:	0800bce1 	.word	0x0800bce1
 800bcb0:	0800bd29 	.word	0x0800bd29
 800bcb4:	0800bd29 	.word	0x0800bd29
 800bcb8:	0800bd29 	.word	0x0800bd29
 800bcbc:	0800bcf3 	.word	0x0800bcf3
 800bcc0:	0800bd29 	.word	0x0800bd29
 800bcc4:	0800bd29 	.word	0x0800bd29
 800bcc8:	0800bd29 	.word	0x0800bd29
 800bccc:	0800bd05 	.word	0x0800bd05
 800bcd0:	0800bd29 	.word	0x0800bd29
 800bcd4:	0800bd29 	.word	0x0800bd29
 800bcd8:	0800bd29 	.word	0x0800bd29
 800bcdc:	0800bd17 	.word	0x0800bd17
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68da      	ldr	r2, [r3, #12]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	f022 0202 	bic.w	r2, r2, #2
 800bcee:	60da      	str	r2, [r3, #12]
      break;
 800bcf0:	e01d      	b.n	800bd2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	68da      	ldr	r2, [r3, #12]
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f022 0204 	bic.w	r2, r2, #4
 800bd00:	60da      	str	r2, [r3, #12]
      break;
 800bd02:	e014      	b.n	800bd2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	68da      	ldr	r2, [r3, #12]
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f022 0208 	bic.w	r2, r2, #8
 800bd12:	60da      	str	r2, [r3, #12]
      break;
 800bd14:	e00b      	b.n	800bd2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	68da      	ldr	r2, [r3, #12]
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f022 0210 	bic.w	r2, r2, #16
 800bd24:	60da      	str	r2, [r3, #12]
      break;
 800bd26:	e002      	b.n	800bd2e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	73fb      	strb	r3, [r7, #15]
      break;
 800bd2c:	bf00      	nop
  }

  if (status == HAL_OK)
 800bd2e:	7bfb      	ldrb	r3, [r7, #15]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d156      	bne.n	800bde2 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	6839      	ldr	r1, [r7, #0]
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	f000 ffe7 	bl	800cd10 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	6a1a      	ldr	r2, [r3, #32]
 800bd48:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bd4c:	4013      	ands	r3, r2
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d10f      	bne.n	800bd72 <HAL_TIM_IC_Stop_IT+0xe2>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	6a1a      	ldr	r2, [r3, #32]
 800bd58:	f240 4344 	movw	r3, #1092	@ 0x444
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d107      	bne.n	800bd72 <HAL_TIM_IC_Stop_IT+0xe2>
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	681a      	ldr	r2, [r3, #0]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	f022 0201 	bic.w	r2, r2, #1
 800bd70:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d104      	bne.n	800bd82 <HAL_TIM_IC_Stop_IT+0xf2>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2201      	movs	r2, #1
 800bd7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd80:	e013      	b.n	800bdaa <HAL_TIM_IC_Stop_IT+0x11a>
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	2b04      	cmp	r3, #4
 800bd86:	d104      	bne.n	800bd92 <HAL_TIM_IC_Stop_IT+0x102>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd90:	e00b      	b.n	800bdaa <HAL_TIM_IC_Stop_IT+0x11a>
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	2b08      	cmp	r3, #8
 800bd96:	d104      	bne.n	800bda2 <HAL_TIM_IC_Stop_IT+0x112>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bda0:	e003      	b.n	800bdaa <HAL_TIM_IC_Stop_IT+0x11a>
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2201      	movs	r2, #1
 800bda6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d104      	bne.n	800bdba <HAL_TIM_IC_Stop_IT+0x12a>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bdb8:	e013      	b.n	800bde2 <HAL_TIM_IC_Stop_IT+0x152>
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	2b04      	cmp	r3, #4
 800bdbe:	d104      	bne.n	800bdca <HAL_TIM_IC_Stop_IT+0x13a>
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bdc8:	e00b      	b.n	800bde2 <HAL_TIM_IC_Stop_IT+0x152>
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	2b08      	cmp	r3, #8
 800bdce:	d104      	bne.n	800bdda <HAL_TIM_IC_Stop_IT+0x14a>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bdd8:	e003      	b.n	800bde2 <HAL_TIM_IC_Stop_IT+0x152>
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2201      	movs	r2, #1
 800bdde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800bde2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3710      	adds	r7, #16
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}

0800bdec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b084      	sub	sp, #16
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	68db      	ldr	r3, [r3, #12]
 800bdfa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	f003 0302 	and.w	r3, r3, #2
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d020      	beq.n	800be50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	f003 0302 	and.w	r3, r3, #2
 800be14:	2b00      	cmp	r3, #0
 800be16:	d01b      	beq.n	800be50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	f06f 0202 	mvn.w	r2, #2
 800be20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2201      	movs	r2, #1
 800be26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	699b      	ldr	r3, [r3, #24]
 800be2e:	f003 0303 	and.w	r3, r3, #3
 800be32:	2b00      	cmp	r3, #0
 800be34:	d003      	beq.n	800be3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	f7f9 fa50 	bl	80052dc <HAL_TIM_IC_CaptureCallback>
 800be3c:	e005      	b.n	800be4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f000 fb2e 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f000 fb35 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2200      	movs	r2, #0
 800be4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800be50:	68bb      	ldr	r3, [r7, #8]
 800be52:	f003 0304 	and.w	r3, r3, #4
 800be56:	2b00      	cmp	r3, #0
 800be58:	d020      	beq.n	800be9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	f003 0304 	and.w	r3, r3, #4
 800be60:	2b00      	cmp	r3, #0
 800be62:	d01b      	beq.n	800be9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f06f 0204 	mvn.w	r2, #4
 800be6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2202      	movs	r2, #2
 800be72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	699b      	ldr	r3, [r3, #24]
 800be7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d003      	beq.n	800be8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f7f9 fa2a 	bl	80052dc <HAL_TIM_IC_CaptureCallback>
 800be88:	e005      	b.n	800be96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 fb08 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f000 fb0f 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2200      	movs	r2, #0
 800be9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	f003 0308 	and.w	r3, r3, #8
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d020      	beq.n	800bee8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	f003 0308 	and.w	r3, r3, #8
 800beac:	2b00      	cmp	r3, #0
 800beae:	d01b      	beq.n	800bee8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f06f 0208 	mvn.w	r2, #8
 800beb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2204      	movs	r2, #4
 800bebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	69db      	ldr	r3, [r3, #28]
 800bec6:	f003 0303 	and.w	r3, r3, #3
 800beca:	2b00      	cmp	r3, #0
 800becc:	d003      	beq.n	800bed6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f7f9 fa04 	bl	80052dc <HAL_TIM_IC_CaptureCallback>
 800bed4:	e005      	b.n	800bee2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f000 fae2 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 fae9 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2200      	movs	r2, #0
 800bee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	f003 0310 	and.w	r3, r3, #16
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d020      	beq.n	800bf34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	f003 0310 	and.w	r3, r3, #16
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d01b      	beq.n	800bf34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f06f 0210 	mvn.w	r2, #16
 800bf04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2208      	movs	r2, #8
 800bf0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	69db      	ldr	r3, [r3, #28]
 800bf12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d003      	beq.n	800bf22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f7f9 f9de 	bl	80052dc <HAL_TIM_IC_CaptureCallback>
 800bf20:	e005      	b.n	800bf2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f000 fabc 	bl	800c4a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f000 fac3 	bl	800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2200      	movs	r2, #0
 800bf32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	f003 0301 	and.w	r3, r3, #1
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d00c      	beq.n	800bf58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	f003 0301 	and.w	r3, r3, #1
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d007      	beq.n	800bf58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f06f 0201 	mvn.w	r2, #1
 800bf50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f7f6 ffec 	bl	8002f30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d00c      	beq.n	800bf7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d007      	beq.n	800bf7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800bf74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f000 ffc8 	bl	800cf0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d00c      	beq.n	800bfa0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d007      	beq.n	800bfa0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bf98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f000 fa94 	bl	800c4c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	f003 0320 	and.w	r3, r3, #32
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d00c      	beq.n	800bfc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f003 0320 	and.w	r3, r3, #32
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d007      	beq.n	800bfc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f06f 0220 	mvn.w	r2, #32
 800bfbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f000 ff9a 	bl	800cef8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bfc4:	bf00      	nop
 800bfc6:	3710      	adds	r7, #16
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	bd80      	pop	{r7, pc}

0800bfcc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b086      	sub	sp, #24
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	60f8      	str	r0, [r7, #12]
 800bfd4:	60b9      	str	r1, [r7, #8]
 800bfd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d101      	bne.n	800bfea <HAL_TIM_IC_ConfigChannel+0x1e>
 800bfe6:	2302      	movs	r3, #2
 800bfe8:	e088      	b.n	800c0fc <HAL_TIM_IC_ConfigChannel+0x130>
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2201      	movs	r2, #1
 800bfee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d11b      	bne.n	800c030 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800c008:	f000 fcbe 	bl	800c988 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	699a      	ldr	r2, [r3, #24]
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f022 020c 	bic.w	r2, r2, #12
 800c01a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	6999      	ldr	r1, [r3, #24]
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	689a      	ldr	r2, [r3, #8]
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	430a      	orrs	r2, r1
 800c02c:	619a      	str	r2, [r3, #24]
 800c02e:	e060      	b.n	800c0f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2b04      	cmp	r3, #4
 800c034:	d11c      	bne.n	800c070 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800c046:	f000 fd42 	bl	800cace <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	699a      	ldr	r2, [r3, #24]
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c058:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	6999      	ldr	r1, [r3, #24]
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	689b      	ldr	r3, [r3, #8]
 800c064:	021a      	lsls	r2, r3, #8
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	430a      	orrs	r2, r1
 800c06c:	619a      	str	r2, [r3, #24]
 800c06e:	e040      	b.n	800c0f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2b08      	cmp	r3, #8
 800c074:	d11b      	bne.n	800c0ae <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800c086:	f000 fd8f 	bl	800cba8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	69da      	ldr	r2, [r3, #28]
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	f022 020c 	bic.w	r2, r2, #12
 800c098:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	69d9      	ldr	r1, [r3, #28]
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	689a      	ldr	r2, [r3, #8]
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	430a      	orrs	r2, r1
 800c0aa:	61da      	str	r2, [r3, #28]
 800c0ac:	e021      	b.n	800c0f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2b0c      	cmp	r3, #12
 800c0b2:	d11c      	bne.n	800c0ee <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800c0c4:	f000 fdac 	bl	800cc20 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	69da      	ldr	r2, [r3, #28]
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800c0d6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	69d9      	ldr	r1, [r3, #28]
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	689b      	ldr	r3, [r3, #8]
 800c0e2:	021a      	lsls	r2, r3, #8
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	430a      	orrs	r2, r1
 800c0ea:	61da      	str	r2, [r3, #28]
 800c0ec:	e001      	b.n	800c0f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c0fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3718      	adds	r7, #24
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}

0800c104 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b086      	sub	sp, #24
 800c108:	af00      	add	r7, sp, #0
 800c10a:	60f8      	str	r0, [r7, #12]
 800c10c:	60b9      	str	r1, [r7, #8]
 800c10e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c110:	2300      	movs	r3, #0
 800c112:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d101      	bne.n	800c122 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c11e:	2302      	movs	r3, #2
 800c120:	e0ae      	b.n	800c280 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	2201      	movs	r2, #1
 800c126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2b0c      	cmp	r3, #12
 800c12e:	f200 809f 	bhi.w	800c270 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c132:	a201      	add	r2, pc, #4	@ (adr r2, 800c138 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c138:	0800c16d 	.word	0x0800c16d
 800c13c:	0800c271 	.word	0x0800c271
 800c140:	0800c271 	.word	0x0800c271
 800c144:	0800c271 	.word	0x0800c271
 800c148:	0800c1ad 	.word	0x0800c1ad
 800c14c:	0800c271 	.word	0x0800c271
 800c150:	0800c271 	.word	0x0800c271
 800c154:	0800c271 	.word	0x0800c271
 800c158:	0800c1ef 	.word	0x0800c1ef
 800c15c:	0800c271 	.word	0x0800c271
 800c160:	0800c271 	.word	0x0800c271
 800c164:	0800c271 	.word	0x0800c271
 800c168:	0800c22f 	.word	0x0800c22f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	68b9      	ldr	r1, [r7, #8]
 800c172:	4618      	mov	r0, r3
 800c174:	f000 fa58 	bl	800c628 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	699a      	ldr	r2, [r3, #24]
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f042 0208 	orr.w	r2, r2, #8
 800c186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	699a      	ldr	r2, [r3, #24]
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f022 0204 	bic.w	r2, r2, #4
 800c196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	6999      	ldr	r1, [r3, #24]
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	691a      	ldr	r2, [r3, #16]
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	430a      	orrs	r2, r1
 800c1a8:	619a      	str	r2, [r3, #24]
      break;
 800c1aa:	e064      	b.n	800c276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	68b9      	ldr	r1, [r7, #8]
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f000 faa8 	bl	800c708 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	699a      	ldr	r2, [r3, #24]
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	699a      	ldr	r2, [r3, #24]
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c1d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	6999      	ldr	r1, [r3, #24]
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	691b      	ldr	r3, [r3, #16]
 800c1e2:	021a      	lsls	r2, r3, #8
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	430a      	orrs	r2, r1
 800c1ea:	619a      	str	r2, [r3, #24]
      break;
 800c1ec:	e043      	b.n	800c276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	68b9      	ldr	r1, [r7, #8]
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	f000 fafd 	bl	800c7f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	69da      	ldr	r2, [r3, #28]
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	f042 0208 	orr.w	r2, r2, #8
 800c208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	69da      	ldr	r2, [r3, #28]
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f022 0204 	bic.w	r2, r2, #4
 800c218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	69d9      	ldr	r1, [r3, #28]
 800c220:	68bb      	ldr	r3, [r7, #8]
 800c222:	691a      	ldr	r2, [r3, #16]
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	430a      	orrs	r2, r1
 800c22a:	61da      	str	r2, [r3, #28]
      break;
 800c22c:	e023      	b.n	800c276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	68b9      	ldr	r1, [r7, #8]
 800c234:	4618      	mov	r0, r3
 800c236:	f000 fb51 	bl	800c8dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	69da      	ldr	r2, [r3, #28]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	69da      	ldr	r2, [r3, #28]
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	69d9      	ldr	r1, [r3, #28]
 800c260:	68bb      	ldr	r3, [r7, #8]
 800c262:	691b      	ldr	r3, [r3, #16]
 800c264:	021a      	lsls	r2, r3, #8
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	430a      	orrs	r2, r1
 800c26c:	61da      	str	r2, [r3, #28]
      break;
 800c26e:	e002      	b.n	800c276 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c270:	2301      	movs	r3, #1
 800c272:	75fb      	strb	r3, [r7, #23]
      break;
 800c274:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c27e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c280:	4618      	mov	r0, r3
 800c282:	3718      	adds	r7, #24
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
 800c290:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c292:	2300      	movs	r3, #0
 800c294:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c29c:	2b01      	cmp	r3, #1
 800c29e:	d101      	bne.n	800c2a4 <HAL_TIM_ConfigClockSource+0x1c>
 800c2a0:	2302      	movs	r3, #2
 800c2a2:	e0b4      	b.n	800c40e <HAL_TIM_ConfigClockSource+0x186>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2201      	movs	r2, #1
 800c2a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2202      	movs	r2, #2
 800c2b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	689b      	ldr	r3, [r3, #8]
 800c2ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800c2c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c2ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	68ba      	ldr	r2, [r7, #8]
 800c2d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c2dc:	d03e      	beq.n	800c35c <HAL_TIM_ConfigClockSource+0xd4>
 800c2de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c2e2:	f200 8087 	bhi.w	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c2e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c2ea:	f000 8086 	beq.w	800c3fa <HAL_TIM_ConfigClockSource+0x172>
 800c2ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c2f2:	d87f      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c2f4:	2b70      	cmp	r3, #112	@ 0x70
 800c2f6:	d01a      	beq.n	800c32e <HAL_TIM_ConfigClockSource+0xa6>
 800c2f8:	2b70      	cmp	r3, #112	@ 0x70
 800c2fa:	d87b      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c2fc:	2b60      	cmp	r3, #96	@ 0x60
 800c2fe:	d050      	beq.n	800c3a2 <HAL_TIM_ConfigClockSource+0x11a>
 800c300:	2b60      	cmp	r3, #96	@ 0x60
 800c302:	d877      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c304:	2b50      	cmp	r3, #80	@ 0x50
 800c306:	d03c      	beq.n	800c382 <HAL_TIM_ConfigClockSource+0xfa>
 800c308:	2b50      	cmp	r3, #80	@ 0x50
 800c30a:	d873      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c30c:	2b40      	cmp	r3, #64	@ 0x40
 800c30e:	d058      	beq.n	800c3c2 <HAL_TIM_ConfigClockSource+0x13a>
 800c310:	2b40      	cmp	r3, #64	@ 0x40
 800c312:	d86f      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c314:	2b30      	cmp	r3, #48	@ 0x30
 800c316:	d064      	beq.n	800c3e2 <HAL_TIM_ConfigClockSource+0x15a>
 800c318:	2b30      	cmp	r3, #48	@ 0x30
 800c31a:	d86b      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c31c:	2b20      	cmp	r3, #32
 800c31e:	d060      	beq.n	800c3e2 <HAL_TIM_ConfigClockSource+0x15a>
 800c320:	2b20      	cmp	r3, #32
 800c322:	d867      	bhi.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
 800c324:	2b00      	cmp	r3, #0
 800c326:	d05c      	beq.n	800c3e2 <HAL_TIM_ConfigClockSource+0x15a>
 800c328:	2b10      	cmp	r3, #16
 800c32a:	d05a      	beq.n	800c3e2 <HAL_TIM_ConfigClockSource+0x15a>
 800c32c:	e062      	b.n	800c3f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c33e:	f000 fcc7 	bl	800ccd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	689b      	ldr	r3, [r3, #8]
 800c348:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c350:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	68ba      	ldr	r2, [r7, #8]
 800c358:	609a      	str	r2, [r3, #8]
      break;
 800c35a:	e04f      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c368:	683b      	ldr	r3, [r7, #0]
 800c36a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c36c:	f000 fcb0 	bl	800ccd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	689a      	ldr	r2, [r3, #8]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c37e:	609a      	str	r2, [r3, #8]
      break;
 800c380:	e03c      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c38e:	461a      	mov	r2, r3
 800c390:	f000 fb6e 	bl	800ca70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	2150      	movs	r1, #80	@ 0x50
 800c39a:	4618      	mov	r0, r3
 800c39c:	f000 fc7d 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c3a0:	e02c      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c3aa:	683b      	ldr	r3, [r7, #0]
 800c3ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	f000 fbca 	bl	800cb48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	2160      	movs	r1, #96	@ 0x60
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f000 fc6d 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c3c0:	e01c      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	f000 fb4e 	bl	800ca70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2140      	movs	r1, #64	@ 0x40
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f000 fc5d 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c3e0:	e00c      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681a      	ldr	r2, [r3, #0]
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	4610      	mov	r0, r2
 800c3ee:	f000 fc54 	bl	800cc9a <TIM_ITRx_SetConfig>
      break;
 800c3f2:	e003      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	73fb      	strb	r3, [r7, #15]
      break;
 800c3f8:	e000      	b.n	800c3fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c3fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2201      	movs	r2, #1
 800c400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2200      	movs	r2, #0
 800c408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c40c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c40e:	4618      	mov	r0, r3
 800c410:	3710      	adds	r7, #16
 800c412:	46bd      	mov	sp, r7
 800c414:	bd80      	pop	{r7, pc}
	...

0800c418 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c418:	b480      	push	{r7}
 800c41a:	b085      	sub	sp, #20
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
 800c420:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800c422:	2300      	movs	r3, #0
 800c424:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	2b0c      	cmp	r3, #12
 800c42a:	d831      	bhi.n	800c490 <HAL_TIM_ReadCapturedValue+0x78>
 800c42c:	a201      	add	r2, pc, #4	@ (adr r2, 800c434 <HAL_TIM_ReadCapturedValue+0x1c>)
 800c42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c432:	bf00      	nop
 800c434:	0800c469 	.word	0x0800c469
 800c438:	0800c491 	.word	0x0800c491
 800c43c:	0800c491 	.word	0x0800c491
 800c440:	0800c491 	.word	0x0800c491
 800c444:	0800c473 	.word	0x0800c473
 800c448:	0800c491 	.word	0x0800c491
 800c44c:	0800c491 	.word	0x0800c491
 800c450:	0800c491 	.word	0x0800c491
 800c454:	0800c47d 	.word	0x0800c47d
 800c458:	0800c491 	.word	0x0800c491
 800c45c:	0800c491 	.word	0x0800c491
 800c460:	0800c491 	.word	0x0800c491
 800c464:	0800c487 	.word	0x0800c487
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c46e:	60fb      	str	r3, [r7, #12]

      break;
 800c470:	e00f      	b.n	800c492 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c478:	60fb      	str	r3, [r7, #12]

      break;
 800c47a:	e00a      	b.n	800c492 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c482:	60fb      	str	r3, [r7, #12]

      break;
 800c484:	e005      	b.n	800c492 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c48c:	60fb      	str	r3, [r7, #12]

      break;
 800c48e:	e000      	b.n	800c492 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800c490:	bf00      	nop
  }

  return tmpreg;
 800c492:	68fb      	ldr	r3, [r7, #12]
}
 800c494:	4618      	mov	r0, r3
 800c496:	3714      	adds	r7, #20
 800c498:	46bd      	mov	sp, r7
 800c49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49e:	4770      	bx	lr

0800c4a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b083      	sub	sp, #12
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c4a8:	bf00      	nop
 800c4aa:	370c      	adds	r7, #12
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b2:	4770      	bx	lr

0800c4b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c4b4:	b480      	push	{r7}
 800c4b6:	b083      	sub	sp, #12
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c4bc:	bf00      	nop
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr

0800c4c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b083      	sub	sp, #12
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c4d0:	bf00      	nop
 800c4d2:	370c      	adds	r7, #12
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b085      	sub	sp, #20
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	4a43      	ldr	r2, [pc, #268]	@ (800c5fc <TIM_Base_SetConfig+0x120>)
 800c4f0:	4293      	cmp	r3, r2
 800c4f2:	d013      	beq.n	800c51c <TIM_Base_SetConfig+0x40>
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4fa:	d00f      	beq.n	800c51c <TIM_Base_SetConfig+0x40>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	4a40      	ldr	r2, [pc, #256]	@ (800c600 <TIM_Base_SetConfig+0x124>)
 800c500:	4293      	cmp	r3, r2
 800c502:	d00b      	beq.n	800c51c <TIM_Base_SetConfig+0x40>
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	4a3f      	ldr	r2, [pc, #252]	@ (800c604 <TIM_Base_SetConfig+0x128>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d007      	beq.n	800c51c <TIM_Base_SetConfig+0x40>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	4a3e      	ldr	r2, [pc, #248]	@ (800c608 <TIM_Base_SetConfig+0x12c>)
 800c510:	4293      	cmp	r3, r2
 800c512:	d003      	beq.n	800c51c <TIM_Base_SetConfig+0x40>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	4a3d      	ldr	r2, [pc, #244]	@ (800c60c <TIM_Base_SetConfig+0x130>)
 800c518:	4293      	cmp	r3, r2
 800c51a:	d108      	bne.n	800c52e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	685b      	ldr	r3, [r3, #4]
 800c528:	68fa      	ldr	r2, [r7, #12]
 800c52a:	4313      	orrs	r3, r2
 800c52c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	4a32      	ldr	r2, [pc, #200]	@ (800c5fc <TIM_Base_SetConfig+0x120>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d02b      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c53c:	d027      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	4a2f      	ldr	r2, [pc, #188]	@ (800c600 <TIM_Base_SetConfig+0x124>)
 800c542:	4293      	cmp	r3, r2
 800c544:	d023      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	4a2e      	ldr	r2, [pc, #184]	@ (800c604 <TIM_Base_SetConfig+0x128>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d01f      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	4a2d      	ldr	r2, [pc, #180]	@ (800c608 <TIM_Base_SetConfig+0x12c>)
 800c552:	4293      	cmp	r3, r2
 800c554:	d01b      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	4a2c      	ldr	r2, [pc, #176]	@ (800c60c <TIM_Base_SetConfig+0x130>)
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d017      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	4a2b      	ldr	r2, [pc, #172]	@ (800c610 <TIM_Base_SetConfig+0x134>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d013      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	4a2a      	ldr	r2, [pc, #168]	@ (800c614 <TIM_Base_SetConfig+0x138>)
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d00f      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	4a29      	ldr	r2, [pc, #164]	@ (800c618 <TIM_Base_SetConfig+0x13c>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d00b      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	4a28      	ldr	r2, [pc, #160]	@ (800c61c <TIM_Base_SetConfig+0x140>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d007      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	4a27      	ldr	r2, [pc, #156]	@ (800c620 <TIM_Base_SetConfig+0x144>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d003      	beq.n	800c58e <TIM_Base_SetConfig+0xb2>
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	4a26      	ldr	r2, [pc, #152]	@ (800c624 <TIM_Base_SetConfig+0x148>)
 800c58a:	4293      	cmp	r3, r2
 800c58c:	d108      	bne.n	800c5a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	68db      	ldr	r3, [r3, #12]
 800c59a:	68fa      	ldr	r2, [r7, #12]
 800c59c:	4313      	orrs	r3, r2
 800c59e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	695b      	ldr	r3, [r3, #20]
 800c5aa:	4313      	orrs	r3, r2
 800c5ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	689a      	ldr	r2, [r3, #8]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	681a      	ldr	r2, [r3, #0]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	4a0e      	ldr	r2, [pc, #56]	@ (800c5fc <TIM_Base_SetConfig+0x120>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d003      	beq.n	800c5ce <TIM_Base_SetConfig+0xf2>
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	4a10      	ldr	r2, [pc, #64]	@ (800c60c <TIM_Base_SetConfig+0x130>)
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d103      	bne.n	800c5d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	691a      	ldr	r2, [r3, #16]
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	f043 0204 	orr.w	r2, r3, #4
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	68fa      	ldr	r2, [r7, #12]
 800c5ec:	601a      	str	r2, [r3, #0]
}
 800c5ee:	bf00      	nop
 800c5f0:	3714      	adds	r7, #20
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f8:	4770      	bx	lr
 800c5fa:	bf00      	nop
 800c5fc:	40010000 	.word	0x40010000
 800c600:	40000400 	.word	0x40000400
 800c604:	40000800 	.word	0x40000800
 800c608:	40000c00 	.word	0x40000c00
 800c60c:	40010400 	.word	0x40010400
 800c610:	40014000 	.word	0x40014000
 800c614:	40014400 	.word	0x40014400
 800c618:	40014800 	.word	0x40014800
 800c61c:	40001800 	.word	0x40001800
 800c620:	40001c00 	.word	0x40001c00
 800c624:	40002000 	.word	0x40002000

0800c628 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c628:	b480      	push	{r7}
 800c62a:	b087      	sub	sp, #28
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
 800c630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	6a1b      	ldr	r3, [r3, #32]
 800c636:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	6a1b      	ldr	r3, [r3, #32]
 800c63c:	f023 0201 	bic.w	r2, r3, #1
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	685b      	ldr	r3, [r3, #4]
 800c648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	699b      	ldr	r3, [r3, #24]
 800c64e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	f023 0303 	bic.w	r3, r3, #3
 800c65e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c660:	683b      	ldr	r3, [r7, #0]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	68fa      	ldr	r2, [r7, #12]
 800c666:	4313      	orrs	r3, r2
 800c668:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	f023 0302 	bic.w	r3, r3, #2
 800c670:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	689b      	ldr	r3, [r3, #8]
 800c676:	697a      	ldr	r2, [r7, #20]
 800c678:	4313      	orrs	r3, r2
 800c67a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	4a20      	ldr	r2, [pc, #128]	@ (800c700 <TIM_OC1_SetConfig+0xd8>)
 800c680:	4293      	cmp	r3, r2
 800c682:	d003      	beq.n	800c68c <TIM_OC1_SetConfig+0x64>
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	4a1f      	ldr	r2, [pc, #124]	@ (800c704 <TIM_OC1_SetConfig+0xdc>)
 800c688:	4293      	cmp	r3, r2
 800c68a:	d10c      	bne.n	800c6a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	f023 0308 	bic.w	r3, r3, #8
 800c692:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	68db      	ldr	r3, [r3, #12]
 800c698:	697a      	ldr	r2, [r7, #20]
 800c69a:	4313      	orrs	r3, r2
 800c69c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c69e:	697b      	ldr	r3, [r7, #20]
 800c6a0:	f023 0304 	bic.w	r3, r3, #4
 800c6a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	4a15      	ldr	r2, [pc, #84]	@ (800c700 <TIM_OC1_SetConfig+0xd8>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d003      	beq.n	800c6b6 <TIM_OC1_SetConfig+0x8e>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	4a14      	ldr	r2, [pc, #80]	@ (800c704 <TIM_OC1_SetConfig+0xdc>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d111      	bne.n	800c6da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c6bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c6c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	695b      	ldr	r3, [r3, #20]
 800c6ca:	693a      	ldr	r2, [r7, #16]
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	699b      	ldr	r3, [r3, #24]
 800c6d4:	693a      	ldr	r2, [r7, #16]
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	693a      	ldr	r2, [r7, #16]
 800c6de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	68fa      	ldr	r2, [r7, #12]
 800c6e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	685a      	ldr	r2, [r3, #4]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	697a      	ldr	r2, [r7, #20]
 800c6f2:	621a      	str	r2, [r3, #32]
}
 800c6f4:	bf00      	nop
 800c6f6:	371c      	adds	r7, #28
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fe:	4770      	bx	lr
 800c700:	40010000 	.word	0x40010000
 800c704:	40010400 	.word	0x40010400

0800c708 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c708:	b480      	push	{r7}
 800c70a:	b087      	sub	sp, #28
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6a1b      	ldr	r3, [r3, #32]
 800c716:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	6a1b      	ldr	r3, [r3, #32]
 800c71c:	f023 0210 	bic.w	r2, r3, #16
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	685b      	ldr	r3, [r3, #4]
 800c728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	699b      	ldr	r3, [r3, #24]
 800c72e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c73e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	021b      	lsls	r3, r3, #8
 800c746:	68fa      	ldr	r2, [r7, #12]
 800c748:	4313      	orrs	r3, r2
 800c74a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	f023 0320 	bic.w	r3, r3, #32
 800c752:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	689b      	ldr	r3, [r3, #8]
 800c758:	011b      	lsls	r3, r3, #4
 800c75a:	697a      	ldr	r2, [r7, #20]
 800c75c:	4313      	orrs	r3, r2
 800c75e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	4a22      	ldr	r2, [pc, #136]	@ (800c7ec <TIM_OC2_SetConfig+0xe4>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d003      	beq.n	800c770 <TIM_OC2_SetConfig+0x68>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	4a21      	ldr	r2, [pc, #132]	@ (800c7f0 <TIM_OC2_SetConfig+0xe8>)
 800c76c:	4293      	cmp	r3, r2
 800c76e:	d10d      	bne.n	800c78c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c776:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	68db      	ldr	r3, [r3, #12]
 800c77c:	011b      	lsls	r3, r3, #4
 800c77e:	697a      	ldr	r2, [r7, #20]
 800c780:	4313      	orrs	r3, r2
 800c782:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c78a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	4a17      	ldr	r2, [pc, #92]	@ (800c7ec <TIM_OC2_SetConfig+0xe4>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d003      	beq.n	800c79c <TIM_OC2_SetConfig+0x94>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	4a16      	ldr	r2, [pc, #88]	@ (800c7f0 <TIM_OC2_SetConfig+0xe8>)
 800c798:	4293      	cmp	r3, r2
 800c79a:	d113      	bne.n	800c7c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c79c:	693b      	ldr	r3, [r7, #16]
 800c79e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c7a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c7a4:	693b      	ldr	r3, [r7, #16]
 800c7a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c7aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	695b      	ldr	r3, [r3, #20]
 800c7b0:	009b      	lsls	r3, r3, #2
 800c7b2:	693a      	ldr	r2, [r7, #16]
 800c7b4:	4313      	orrs	r3, r2
 800c7b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	699b      	ldr	r3, [r3, #24]
 800c7bc:	009b      	lsls	r3, r3, #2
 800c7be:	693a      	ldr	r2, [r7, #16]
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	693a      	ldr	r2, [r7, #16]
 800c7c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	68fa      	ldr	r2, [r7, #12]
 800c7ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	685a      	ldr	r2, [r3, #4]
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	697a      	ldr	r2, [r7, #20]
 800c7dc:	621a      	str	r2, [r3, #32]
}
 800c7de:	bf00      	nop
 800c7e0:	371c      	adds	r7, #28
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr
 800c7ea:	bf00      	nop
 800c7ec:	40010000 	.word	0x40010000
 800c7f0:	40010400 	.word	0x40010400

0800c7f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c7f4:	b480      	push	{r7}
 800c7f6:	b087      	sub	sp, #28
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6a1b      	ldr	r3, [r3, #32]
 800c802:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6a1b      	ldr	r3, [r3, #32]
 800c808:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	69db      	ldr	r3, [r3, #28]
 800c81a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c822:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	f023 0303 	bic.w	r3, r3, #3
 800c82a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	68fa      	ldr	r2, [r7, #12]
 800c832:	4313      	orrs	r3, r2
 800c834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c83c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	689b      	ldr	r3, [r3, #8]
 800c842:	021b      	lsls	r3, r3, #8
 800c844:	697a      	ldr	r2, [r7, #20]
 800c846:	4313      	orrs	r3, r2
 800c848:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	4a21      	ldr	r2, [pc, #132]	@ (800c8d4 <TIM_OC3_SetConfig+0xe0>)
 800c84e:	4293      	cmp	r3, r2
 800c850:	d003      	beq.n	800c85a <TIM_OC3_SetConfig+0x66>
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	4a20      	ldr	r2, [pc, #128]	@ (800c8d8 <TIM_OC3_SetConfig+0xe4>)
 800c856:	4293      	cmp	r3, r2
 800c858:	d10d      	bne.n	800c876 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c85a:	697b      	ldr	r3, [r7, #20]
 800c85c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c860:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	68db      	ldr	r3, [r3, #12]
 800c866:	021b      	lsls	r3, r3, #8
 800c868:	697a      	ldr	r2, [r7, #20]
 800c86a:	4313      	orrs	r3, r2
 800c86c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	4a16      	ldr	r2, [pc, #88]	@ (800c8d4 <TIM_OC3_SetConfig+0xe0>)
 800c87a:	4293      	cmp	r3, r2
 800c87c:	d003      	beq.n	800c886 <TIM_OC3_SetConfig+0x92>
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	4a15      	ldr	r2, [pc, #84]	@ (800c8d8 <TIM_OC3_SetConfig+0xe4>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d113      	bne.n	800c8ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c88c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	695b      	ldr	r3, [r3, #20]
 800c89a:	011b      	lsls	r3, r3, #4
 800c89c:	693a      	ldr	r2, [r7, #16]
 800c89e:	4313      	orrs	r3, r2
 800c8a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	699b      	ldr	r3, [r3, #24]
 800c8a6:	011b      	lsls	r3, r3, #4
 800c8a8:	693a      	ldr	r2, [r7, #16]
 800c8aa:	4313      	orrs	r3, r2
 800c8ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	693a      	ldr	r2, [r7, #16]
 800c8b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	68fa      	ldr	r2, [r7, #12]
 800c8b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c8ba:	683b      	ldr	r3, [r7, #0]
 800c8bc:	685a      	ldr	r2, [r3, #4]
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	697a      	ldr	r2, [r7, #20]
 800c8c6:	621a      	str	r2, [r3, #32]
}
 800c8c8:	bf00      	nop
 800c8ca:	371c      	adds	r7, #28
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d2:	4770      	bx	lr
 800c8d4:	40010000 	.word	0x40010000
 800c8d8:	40010400 	.word	0x40010400

0800c8dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b087      	sub	sp, #28
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
 800c8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	6a1b      	ldr	r3, [r3, #32]
 800c8ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6a1b      	ldr	r3, [r3, #32]
 800c8f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	685b      	ldr	r3, [r3, #4]
 800c8fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	69db      	ldr	r3, [r3, #28]
 800c902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c90a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	021b      	lsls	r3, r3, #8
 800c91a:	68fa      	ldr	r2, [r7, #12]
 800c91c:	4313      	orrs	r3, r2
 800c91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c926:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	689b      	ldr	r3, [r3, #8]
 800c92c:	031b      	lsls	r3, r3, #12
 800c92e:	693a      	ldr	r2, [r7, #16]
 800c930:	4313      	orrs	r3, r2
 800c932:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	4a12      	ldr	r2, [pc, #72]	@ (800c980 <TIM_OC4_SetConfig+0xa4>)
 800c938:	4293      	cmp	r3, r2
 800c93a:	d003      	beq.n	800c944 <TIM_OC4_SetConfig+0x68>
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	4a11      	ldr	r2, [pc, #68]	@ (800c984 <TIM_OC4_SetConfig+0xa8>)
 800c940:	4293      	cmp	r3, r2
 800c942:	d109      	bne.n	800c958 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c94a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	695b      	ldr	r3, [r3, #20]
 800c950:	019b      	lsls	r3, r3, #6
 800c952:	697a      	ldr	r2, [r7, #20]
 800c954:	4313      	orrs	r3, r2
 800c956:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	697a      	ldr	r2, [r7, #20]
 800c95c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	68fa      	ldr	r2, [r7, #12]
 800c962:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c964:	683b      	ldr	r3, [r7, #0]
 800c966:	685a      	ldr	r2, [r3, #4]
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	693a      	ldr	r2, [r7, #16]
 800c970:	621a      	str	r2, [r3, #32]
}
 800c972:	bf00      	nop
 800c974:	371c      	adds	r7, #28
 800c976:	46bd      	mov	sp, r7
 800c978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97c:	4770      	bx	lr
 800c97e:	bf00      	nop
 800c980:	40010000 	.word	0x40010000
 800c984:	40010400 	.word	0x40010400

0800c988 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c988:	b480      	push	{r7}
 800c98a:	b087      	sub	sp, #28
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	60f8      	str	r0, [r7, #12]
 800c990:	60b9      	str	r1, [r7, #8]
 800c992:	607a      	str	r2, [r7, #4]
 800c994:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6a1b      	ldr	r3, [r3, #32]
 800c99a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6a1b      	ldr	r3, [r3, #32]
 800c9a0:	f023 0201 	bic.w	r2, r3, #1
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	699b      	ldr	r3, [r3, #24]
 800c9ac:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	4a28      	ldr	r2, [pc, #160]	@ (800ca54 <TIM_TI1_SetConfig+0xcc>)
 800c9b2:	4293      	cmp	r3, r2
 800c9b4:	d01b      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9bc:	d017      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	4a25      	ldr	r2, [pc, #148]	@ (800ca58 <TIM_TI1_SetConfig+0xd0>)
 800c9c2:	4293      	cmp	r3, r2
 800c9c4:	d013      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	4a24      	ldr	r2, [pc, #144]	@ (800ca5c <TIM_TI1_SetConfig+0xd4>)
 800c9ca:	4293      	cmp	r3, r2
 800c9cc:	d00f      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	4a23      	ldr	r2, [pc, #140]	@ (800ca60 <TIM_TI1_SetConfig+0xd8>)
 800c9d2:	4293      	cmp	r3, r2
 800c9d4:	d00b      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	4a22      	ldr	r2, [pc, #136]	@ (800ca64 <TIM_TI1_SetConfig+0xdc>)
 800c9da:	4293      	cmp	r3, r2
 800c9dc:	d007      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	4a21      	ldr	r2, [pc, #132]	@ (800ca68 <TIM_TI1_SetConfig+0xe0>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d003      	beq.n	800c9ee <TIM_TI1_SetConfig+0x66>
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	4a20      	ldr	r2, [pc, #128]	@ (800ca6c <TIM_TI1_SetConfig+0xe4>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d101      	bne.n	800c9f2 <TIM_TI1_SetConfig+0x6a>
 800c9ee:	2301      	movs	r3, #1
 800c9f0:	e000      	b.n	800c9f4 <TIM_TI1_SetConfig+0x6c>
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d008      	beq.n	800ca0a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	f023 0303 	bic.w	r3, r3, #3
 800c9fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800ca00:	697a      	ldr	r2, [r7, #20]
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	4313      	orrs	r3, r2
 800ca06:	617b      	str	r3, [r7, #20]
 800ca08:	e003      	b.n	800ca12 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	f043 0301 	orr.w	r3, r3, #1
 800ca10:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ca18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	011b      	lsls	r3, r3, #4
 800ca1e:	b2db      	uxtb	r3, r3
 800ca20:	697a      	ldr	r2, [r7, #20]
 800ca22:	4313      	orrs	r3, r2
 800ca24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	f023 030a 	bic.w	r3, r3, #10
 800ca2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f003 030a 	and.w	r3, r3, #10
 800ca34:	693a      	ldr	r2, [r7, #16]
 800ca36:	4313      	orrs	r3, r2
 800ca38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	697a      	ldr	r2, [r7, #20]
 800ca3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	693a      	ldr	r2, [r7, #16]
 800ca44:	621a      	str	r2, [r3, #32]
}
 800ca46:	bf00      	nop
 800ca48:	371c      	adds	r7, #28
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca50:	4770      	bx	lr
 800ca52:	bf00      	nop
 800ca54:	40010000 	.word	0x40010000
 800ca58:	40000400 	.word	0x40000400
 800ca5c:	40000800 	.word	0x40000800
 800ca60:	40000c00 	.word	0x40000c00
 800ca64:	40010400 	.word	0x40010400
 800ca68:	40014000 	.word	0x40014000
 800ca6c:	40001800 	.word	0x40001800

0800ca70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca70:	b480      	push	{r7}
 800ca72:	b087      	sub	sp, #28
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	60f8      	str	r0, [r7, #12]
 800ca78:	60b9      	str	r1, [r7, #8]
 800ca7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	6a1b      	ldr	r3, [r3, #32]
 800ca80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	6a1b      	ldr	r3, [r3, #32]
 800ca86:	f023 0201 	bic.w	r2, r3, #1
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	699b      	ldr	r3, [r3, #24]
 800ca92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ca9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	011b      	lsls	r3, r3, #4
 800caa0:	693a      	ldr	r2, [r7, #16]
 800caa2:	4313      	orrs	r3, r2
 800caa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800caa6:	697b      	ldr	r3, [r7, #20]
 800caa8:	f023 030a 	bic.w	r3, r3, #10
 800caac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800caae:	697a      	ldr	r2, [r7, #20]
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	4313      	orrs	r3, r2
 800cab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	693a      	ldr	r2, [r7, #16]
 800caba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	697a      	ldr	r2, [r7, #20]
 800cac0:	621a      	str	r2, [r3, #32]
}
 800cac2:	bf00      	nop
 800cac4:	371c      	adds	r7, #28
 800cac6:	46bd      	mov	sp, r7
 800cac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cacc:	4770      	bx	lr

0800cace <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cace:	b480      	push	{r7}
 800cad0:	b087      	sub	sp, #28
 800cad2:	af00      	add	r7, sp, #0
 800cad4:	60f8      	str	r0, [r7, #12]
 800cad6:	60b9      	str	r1, [r7, #8]
 800cad8:	607a      	str	r2, [r7, #4]
 800cada:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	6a1b      	ldr	r3, [r3, #32]
 800cae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	6a1b      	ldr	r3, [r3, #32]
 800cae6:	f023 0210 	bic.w	r2, r3, #16
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	699b      	ldr	r3, [r3, #24]
 800caf2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800caf4:	693b      	ldr	r3, [r7, #16]
 800caf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cafa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	021b      	lsls	r3, r3, #8
 800cb00:	693a      	ldr	r2, [r7, #16]
 800cb02:	4313      	orrs	r3, r2
 800cb04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cb0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	031b      	lsls	r3, r3, #12
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	693a      	ldr	r2, [r7, #16]
 800cb16:	4313      	orrs	r3, r2
 800cb18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cb20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	011b      	lsls	r3, r3, #4
 800cb26:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800cb2a:	697a      	ldr	r2, [r7, #20]
 800cb2c:	4313      	orrs	r3, r2
 800cb2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	693a      	ldr	r2, [r7, #16]
 800cb34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	697a      	ldr	r2, [r7, #20]
 800cb3a:	621a      	str	r2, [r3, #32]
}
 800cb3c:	bf00      	nop
 800cb3e:	371c      	adds	r7, #28
 800cb40:	46bd      	mov	sp, r7
 800cb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb46:	4770      	bx	lr

0800cb48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b087      	sub	sp, #28
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	60f8      	str	r0, [r7, #12]
 800cb50:	60b9      	str	r1, [r7, #8]
 800cb52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	6a1b      	ldr	r3, [r3, #32]
 800cb58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	6a1b      	ldr	r3, [r3, #32]
 800cb5e:	f023 0210 	bic.w	r2, r3, #16
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	699b      	ldr	r3, [r3, #24]
 800cb6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cb72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	031b      	lsls	r3, r3, #12
 800cb78:	693a      	ldr	r2, [r7, #16]
 800cb7a:	4313      	orrs	r3, r2
 800cb7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb7e:	697b      	ldr	r3, [r7, #20]
 800cb80:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cb84:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	011b      	lsls	r3, r3, #4
 800cb8a:	697a      	ldr	r2, [r7, #20]
 800cb8c:	4313      	orrs	r3, r2
 800cb8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	693a      	ldr	r2, [r7, #16]
 800cb94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	697a      	ldr	r2, [r7, #20]
 800cb9a:	621a      	str	r2, [r3, #32]
}
 800cb9c:	bf00      	nop
 800cb9e:	371c      	adds	r7, #28
 800cba0:	46bd      	mov	sp, r7
 800cba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba6:	4770      	bx	lr

0800cba8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cba8:	b480      	push	{r7}
 800cbaa:	b087      	sub	sp, #28
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	60b9      	str	r1, [r7, #8]
 800cbb2:	607a      	str	r2, [r7, #4]
 800cbb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	6a1b      	ldr	r3, [r3, #32]
 800cbba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	6a1b      	ldr	r3, [r3, #32]
 800cbc0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	69db      	ldr	r3, [r3, #28]
 800cbcc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	f023 0303 	bic.w	r3, r3, #3
 800cbd4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800cbd6:	693a      	ldr	r2, [r7, #16]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	4313      	orrs	r3, r2
 800cbdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800cbde:	693b      	ldr	r3, [r7, #16]
 800cbe0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cbe4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	011b      	lsls	r3, r3, #4
 800cbea:	b2db      	uxtb	r3, r3
 800cbec:	693a      	ldr	r2, [r7, #16]
 800cbee:	4313      	orrs	r3, r2
 800cbf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800cbf2:	697b      	ldr	r3, [r7, #20]
 800cbf4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800cbf8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	021b      	lsls	r3, r3, #8
 800cbfe:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800cc02:	697a      	ldr	r2, [r7, #20]
 800cc04:	4313      	orrs	r3, r2
 800cc06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	693a      	ldr	r2, [r7, #16]
 800cc0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	621a      	str	r2, [r3, #32]
}
 800cc14:	bf00      	nop
 800cc16:	371c      	adds	r7, #28
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1e:	4770      	bx	lr

0800cc20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cc20:	b480      	push	{r7}
 800cc22:	b087      	sub	sp, #28
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	60f8      	str	r0, [r7, #12]
 800cc28:	60b9      	str	r1, [r7, #8]
 800cc2a:	607a      	str	r2, [r7, #4]
 800cc2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	6a1b      	ldr	r3, [r3, #32]
 800cc32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6a1b      	ldr	r3, [r3, #32]
 800cc38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	69db      	ldr	r3, [r3, #28]
 800cc44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	021b      	lsls	r3, r3, #8
 800cc52:	693a      	ldr	r2, [r7, #16]
 800cc54:	4313      	orrs	r3, r2
 800cc56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cc5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	031b      	lsls	r3, r3, #12
 800cc64:	b29b      	uxth	r3, r3
 800cc66:	693a      	ldr	r2, [r7, #16]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800cc72:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	031b      	lsls	r3, r3, #12
 800cc78:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800cc7c:	697a      	ldr	r2, [r7, #20]
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	693a      	ldr	r2, [r7, #16]
 800cc86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	621a      	str	r2, [r3, #32]
}
 800cc8e:	bf00      	nop
 800cc90:	371c      	adds	r7, #28
 800cc92:	46bd      	mov	sp, r7
 800cc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc98:	4770      	bx	lr

0800cc9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cc9a:	b480      	push	{r7}
 800cc9c:	b085      	sub	sp, #20
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
 800cca2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	689b      	ldr	r3, [r3, #8]
 800cca8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ccb2:	683a      	ldr	r2, [r7, #0]
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	4313      	orrs	r3, r2
 800ccb8:	f043 0307 	orr.w	r3, r3, #7
 800ccbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	68fa      	ldr	r2, [r7, #12]
 800ccc2:	609a      	str	r2, [r3, #8]
}
 800ccc4:	bf00      	nop
 800ccc6:	3714      	adds	r7, #20
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr

0800ccd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b087      	sub	sp, #28
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	60f8      	str	r0, [r7, #12]
 800ccd8:	60b9      	str	r1, [r7, #8]
 800ccda:	607a      	str	r2, [r7, #4]
 800ccdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	689b      	ldr	r3, [r3, #8]
 800cce2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ccea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	021a      	lsls	r2, r3, #8
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	431a      	orrs	r2, r3
 800ccf4:	68bb      	ldr	r3, [r7, #8]
 800ccf6:	4313      	orrs	r3, r2
 800ccf8:	697a      	ldr	r2, [r7, #20]
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	697a      	ldr	r2, [r7, #20]
 800cd02:	609a      	str	r2, [r3, #8]
}
 800cd04:	bf00      	nop
 800cd06:	371c      	adds	r7, #28
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0e:	4770      	bx	lr

0800cd10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b087      	sub	sp, #28
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	60f8      	str	r0, [r7, #12]
 800cd18:	60b9      	str	r1, [r7, #8]
 800cd1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	f003 031f 	and.w	r3, r3, #31
 800cd22:	2201      	movs	r2, #1
 800cd24:	fa02 f303 	lsl.w	r3, r2, r3
 800cd28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	6a1a      	ldr	r2, [r3, #32]
 800cd2e:	697b      	ldr	r3, [r7, #20]
 800cd30:	43db      	mvns	r3, r3
 800cd32:	401a      	ands	r2, r3
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	6a1a      	ldr	r2, [r3, #32]
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	f003 031f 	and.w	r3, r3, #31
 800cd42:	6879      	ldr	r1, [r7, #4]
 800cd44:	fa01 f303 	lsl.w	r3, r1, r3
 800cd48:	431a      	orrs	r2, r3
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	621a      	str	r2, [r3, #32]
}
 800cd4e:	bf00      	nop
 800cd50:	371c      	adds	r7, #28
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr
	...

0800cd5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b085      	sub	sp, #20
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
 800cd64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cd6c:	2b01      	cmp	r3, #1
 800cd6e:	d101      	bne.n	800cd74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cd70:	2302      	movs	r3, #2
 800cd72:	e05a      	b.n	800ce2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2201      	movs	r2, #1
 800cd78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	2202      	movs	r2, #2
 800cd80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	685b      	ldr	r3, [r3, #4]
 800cd8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	689b      	ldr	r3, [r3, #8]
 800cd92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cd9c:	683b      	ldr	r3, [r7, #0]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	68fa      	ldr	r2, [r7, #12]
 800cda2:	4313      	orrs	r3, r2
 800cda4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	68fa      	ldr	r2, [r7, #12]
 800cdac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	4a21      	ldr	r2, [pc, #132]	@ (800ce38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d022      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cdc0:	d01d      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	4a1d      	ldr	r2, [pc, #116]	@ (800ce3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cdc8:	4293      	cmp	r3, r2
 800cdca:	d018      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a1b      	ldr	r2, [pc, #108]	@ (800ce40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d013      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	4a1a      	ldr	r2, [pc, #104]	@ (800ce44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cddc:	4293      	cmp	r3, r2
 800cdde:	d00e      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4a18      	ldr	r2, [pc, #96]	@ (800ce48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d009      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	4a17      	ldr	r2, [pc, #92]	@ (800ce4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d004      	beq.n	800cdfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	4a15      	ldr	r2, [pc, #84]	@ (800ce50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cdfa:	4293      	cmp	r3, r2
 800cdfc:	d10c      	bne.n	800ce18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	685b      	ldr	r3, [r3, #4]
 800ce0a:	68ba      	ldr	r2, [r7, #8]
 800ce0c:	4313      	orrs	r3, r2
 800ce0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	68ba      	ldr	r2, [r7, #8]
 800ce16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2200      	movs	r2, #0
 800ce24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ce28:	2300      	movs	r3, #0
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	3714      	adds	r7, #20
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop
 800ce38:	40010000 	.word	0x40010000
 800ce3c:	40000400 	.word	0x40000400
 800ce40:	40000800 	.word	0x40000800
 800ce44:	40000c00 	.word	0x40000c00
 800ce48:	40010400 	.word	0x40010400
 800ce4c:	40014000 	.word	0x40014000
 800ce50:	40001800 	.word	0x40001800

0800ce54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ce54:	b480      	push	{r7}
 800ce56:	b085      	sub	sp, #20
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
 800ce5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d101      	bne.n	800ce70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ce6c:	2302      	movs	r3, #2
 800ce6e:	e03d      	b.n	800ceec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2201      	movs	r2, #1
 800ce74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	68db      	ldr	r3, [r3, #12]
 800ce82:	4313      	orrs	r3, r2
 800ce84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	689b      	ldr	r3, [r3, #8]
 800ce90:	4313      	orrs	r3, r2
 800ce92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4313      	orrs	r3, r2
 800ceae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	691b      	ldr	r3, [r3, #16]
 800ceba:	4313      	orrs	r3, r2
 800cebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	695b      	ldr	r3, [r3, #20]
 800cec8:	4313      	orrs	r3, r2
 800ceca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	69db      	ldr	r3, [r3, #28]
 800ced6:	4313      	orrs	r3, r2
 800ced8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2200      	movs	r2, #0
 800cee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ceea:	2300      	movs	r3, #0
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3714      	adds	r7, #20
 800cef0:	46bd      	mov	sp, r7
 800cef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef6:	4770      	bx	lr

0800cef8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cef8:	b480      	push	{r7}
 800cefa:	b083      	sub	sp, #12
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cf00:	bf00      	nop
 800cf02:	370c      	adds	r7, #12
 800cf04:	46bd      	mov	sp, r7
 800cf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0a:	4770      	bx	lr

0800cf0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	b083      	sub	sp, #12
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cf14:	bf00      	nop
 800cf16:	370c      	adds	r7, #12
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1e:	4770      	bx	lr

0800cf20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d101      	bne.n	800cf32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cf2e:	2301      	movs	r3, #1
 800cf30:	e042      	b.n	800cfb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cf38:	b2db      	uxtb	r3, r3
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d106      	bne.n	800cf4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	2200      	movs	r2, #0
 800cf42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f7f7 fef4 	bl	8004d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2224      	movs	r2, #36	@ 0x24
 800cf50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	68da      	ldr	r2, [r3, #12]
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cf62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cf64:	6878      	ldr	r0, [r7, #4]
 800cf66:	f000 fd7f 	bl	800da68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	691a      	ldr	r2, [r3, #16]
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cf78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	695a      	ldr	r2, [r3, #20]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cf88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	68da      	ldr	r2, [r3, #12]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cf98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2220      	movs	r2, #32
 800cfa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	2220      	movs	r2, #32
 800cfac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3708      	adds	r7, #8
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b08a      	sub	sp, #40	@ 0x28
 800cfc4:	af02      	add	r7, sp, #8
 800cfc6:	60f8      	str	r0, [r7, #12]
 800cfc8:	60b9      	str	r1, [r7, #8]
 800cfca:	603b      	str	r3, [r7, #0]
 800cfcc:	4613      	mov	r3, r2
 800cfce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	2b20      	cmp	r3, #32
 800cfde:	d175      	bne.n	800d0cc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d002      	beq.n	800cfec <HAL_UART_Transmit+0x2c>
 800cfe6:	88fb      	ldrh	r3, [r7, #6]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d101      	bne.n	800cff0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800cfec:	2301      	movs	r3, #1
 800cfee:	e06e      	b.n	800d0ce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	2200      	movs	r2, #0
 800cff4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2221      	movs	r2, #33	@ 0x21
 800cffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cffe:	f7f8 fc5f 	bl	80058c0 <HAL_GetTick>
 800d002:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	88fa      	ldrh	r2, [r7, #6]
 800d008:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	88fa      	ldrh	r2, [r7, #6]
 800d00e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	689b      	ldr	r3, [r3, #8]
 800d014:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d018:	d108      	bne.n	800d02c <HAL_UART_Transmit+0x6c>
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	691b      	ldr	r3, [r3, #16]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d104      	bne.n	800d02c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d022:	2300      	movs	r3, #0
 800d024:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	61bb      	str	r3, [r7, #24]
 800d02a:	e003      	b.n	800d034 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d030:	2300      	movs	r3, #0
 800d032:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d034:	e02e      	b.n	800d094 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	9300      	str	r3, [sp, #0]
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	2200      	movs	r2, #0
 800d03e:	2180      	movs	r1, #128	@ 0x80
 800d040:	68f8      	ldr	r0, [r7, #12]
 800d042:	f000 fb1d 	bl	800d680 <UART_WaitOnFlagUntilTimeout>
 800d046:	4603      	mov	r3, r0
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d005      	beq.n	800d058 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	2220      	movs	r2, #32
 800d050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800d054:	2303      	movs	r3, #3
 800d056:	e03a      	b.n	800d0ce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800d058:	69fb      	ldr	r3, [r7, #28]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d10b      	bne.n	800d076 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	881b      	ldrh	r3, [r3, #0]
 800d062:	461a      	mov	r2, r3
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d06c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800d06e:	69bb      	ldr	r3, [r7, #24]
 800d070:	3302      	adds	r3, #2
 800d072:	61bb      	str	r3, [r7, #24]
 800d074:	e007      	b.n	800d086 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800d076:	69fb      	ldr	r3, [r7, #28]
 800d078:	781a      	ldrb	r2, [r3, #0]
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800d080:	69fb      	ldr	r3, [r7, #28]
 800d082:	3301      	adds	r3, #1
 800d084:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d08a:	b29b      	uxth	r3, r3
 800d08c:	3b01      	subs	r3, #1
 800d08e:	b29a      	uxth	r2, r3
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d098:	b29b      	uxth	r3, r3
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d1cb      	bne.n	800d036 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	9300      	str	r3, [sp, #0]
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	2140      	movs	r1, #64	@ 0x40
 800d0a8:	68f8      	ldr	r0, [r7, #12]
 800d0aa:	f000 fae9 	bl	800d680 <UART_WaitOnFlagUntilTimeout>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d005      	beq.n	800d0c0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	2220      	movs	r2, #32
 800d0b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800d0bc:	2303      	movs	r3, #3
 800d0be:	e006      	b.n	800d0ce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	2220      	movs	r2, #32
 800d0c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	e000      	b.n	800d0ce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800d0cc:	2302      	movs	r3, #2
  }
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	3720      	adds	r7, #32
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
	...

0800d0d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b0ba      	sub	sp, #232	@ 0xe8
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	68db      	ldr	r3, [r3, #12]
 800d0f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	695b      	ldr	r3, [r3, #20]
 800d0fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800d0fe:	2300      	movs	r3, #0
 800d100:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800d104:	2300      	movs	r3, #0
 800d106:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d10a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d10e:	f003 030f 	and.w	r3, r3, #15
 800d112:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800d116:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d10f      	bne.n	800d13e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d11e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d122:	f003 0320 	and.w	r3, r3, #32
 800d126:	2b00      	cmp	r3, #0
 800d128:	d009      	beq.n	800d13e <HAL_UART_IRQHandler+0x66>
 800d12a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d12e:	f003 0320 	and.w	r3, r3, #32
 800d132:	2b00      	cmp	r3, #0
 800d134:	d003      	beq.n	800d13e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800d136:	6878      	ldr	r0, [r7, #4]
 800d138:	f000 fbd7 	bl	800d8ea <UART_Receive_IT>
      return;
 800d13c:	e273      	b.n	800d626 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d13e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800d142:	2b00      	cmp	r3, #0
 800d144:	f000 80de 	beq.w	800d304 <HAL_UART_IRQHandler+0x22c>
 800d148:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d14c:	f003 0301 	and.w	r3, r3, #1
 800d150:	2b00      	cmp	r3, #0
 800d152:	d106      	bne.n	800d162 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d158:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f000 80d1 	beq.w	800d304 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d166:	f003 0301 	and.w	r3, r3, #1
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d00b      	beq.n	800d186 <HAL_UART_IRQHandler+0xae>
 800d16e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d176:	2b00      	cmp	r3, #0
 800d178:	d005      	beq.n	800d186 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d17e:	f043 0201 	orr.w	r2, r3, #1
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d18a:	f003 0304 	and.w	r3, r3, #4
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d00b      	beq.n	800d1aa <HAL_UART_IRQHandler+0xd2>
 800d192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d196:	f003 0301 	and.w	r3, r3, #1
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d005      	beq.n	800d1aa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1a2:	f043 0202 	orr.w	r2, r3, #2
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d1aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1ae:	f003 0302 	and.w	r3, r3, #2
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d00b      	beq.n	800d1ce <HAL_UART_IRQHandler+0xf6>
 800d1b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d1ba:	f003 0301 	and.w	r3, r3, #1
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d005      	beq.n	800d1ce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1c6:	f043 0204 	orr.w	r2, r3, #4
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d1ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d1d2:	f003 0308 	and.w	r3, r3, #8
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d011      	beq.n	800d1fe <HAL_UART_IRQHandler+0x126>
 800d1da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d1de:	f003 0320 	and.w	r3, r3, #32
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d105      	bne.n	800d1f2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d1e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d1ea:	f003 0301 	and.w	r3, r3, #1
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d005      	beq.n	800d1fe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1f6:	f043 0208 	orr.w	r2, r3, #8
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d202:	2b00      	cmp	r3, #0
 800d204:	f000 820a 	beq.w	800d61c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d20c:	f003 0320 	and.w	r3, r3, #32
 800d210:	2b00      	cmp	r3, #0
 800d212:	d008      	beq.n	800d226 <HAL_UART_IRQHandler+0x14e>
 800d214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d218:	f003 0320 	and.w	r3, r3, #32
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d002      	beq.n	800d226 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f000 fb62 	bl	800d8ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	695b      	ldr	r3, [r3, #20]
 800d22c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d230:	2b40      	cmp	r3, #64	@ 0x40
 800d232:	bf0c      	ite	eq
 800d234:	2301      	moveq	r3, #1
 800d236:	2300      	movne	r3, #0
 800d238:	b2db      	uxtb	r3, r3
 800d23a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d242:	f003 0308 	and.w	r3, r3, #8
 800d246:	2b00      	cmp	r3, #0
 800d248:	d103      	bne.n	800d252 <HAL_UART_IRQHandler+0x17a>
 800d24a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d04f      	beq.n	800d2f2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f000 fa6d 	bl	800d732 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	695b      	ldr	r3, [r3, #20]
 800d25e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d262:	2b40      	cmp	r3, #64	@ 0x40
 800d264:	d141      	bne.n	800d2ea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	3314      	adds	r3, #20
 800d26c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d270:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d274:	e853 3f00 	ldrex	r3, [r3]
 800d278:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800d27c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d280:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d284:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	3314      	adds	r3, #20
 800d28e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800d292:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800d296:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d29a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800d29e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800d2a2:	e841 2300 	strex	r3, r2, [r1]
 800d2a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800d2aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d1d9      	bne.n	800d266 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d013      	beq.n	800d2e2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2be:	4a8a      	ldr	r2, [pc, #552]	@ (800d4e8 <HAL_UART_IRQHandler+0x410>)
 800d2c0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f7fa f9d2 	bl	8007670 <HAL_DMA_Abort_IT>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d016      	beq.n	800d300 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2d8:	687a      	ldr	r2, [r7, #4]
 800d2da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d2dc:	4610      	mov	r0, r2
 800d2de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2e0:	e00e      	b.n	800d300 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f000 f9b6 	bl	800d654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2e8:	e00a      	b.n	800d300 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d2ea:	6878      	ldr	r0, [r7, #4]
 800d2ec:	f000 f9b2 	bl	800d654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2f0:	e006      	b.n	800d300 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d2f2:	6878      	ldr	r0, [r7, #4]
 800d2f4:	f000 f9ae 	bl	800d654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800d2fe:	e18d      	b.n	800d61c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d300:	bf00      	nop
    return;
 800d302:	e18b      	b.n	800d61c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d308:	2b01      	cmp	r3, #1
 800d30a:	f040 8167 	bne.w	800d5dc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d30e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d312:	f003 0310 	and.w	r3, r3, #16
 800d316:	2b00      	cmp	r3, #0
 800d318:	f000 8160 	beq.w	800d5dc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800d31c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d320:	f003 0310 	and.w	r3, r3, #16
 800d324:	2b00      	cmp	r3, #0
 800d326:	f000 8159 	beq.w	800d5dc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d32a:	2300      	movs	r3, #0
 800d32c:	60bb      	str	r3, [r7, #8]
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	60bb      	str	r3, [r7, #8]
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	685b      	ldr	r3, [r3, #4]
 800d33c:	60bb      	str	r3, [r7, #8]
 800d33e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	695b      	ldr	r3, [r3, #20]
 800d346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d34a:	2b40      	cmp	r3, #64	@ 0x40
 800d34c:	f040 80ce 	bne.w	800d4ec <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	685b      	ldr	r3, [r3, #4]
 800d358:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d35c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d360:	2b00      	cmp	r3, #0
 800d362:	f000 80a9 	beq.w	800d4b8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d36a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d36e:	429a      	cmp	r2, r3
 800d370:	f080 80a2 	bcs.w	800d4b8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d37a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d380:	69db      	ldr	r3, [r3, #28]
 800d382:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d386:	f000 8088 	beq.w	800d49a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	330c      	adds	r3, #12
 800d390:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d394:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d398:	e853 3f00 	ldrex	r3, [r3]
 800d39c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d3a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d3a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d3a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	330c      	adds	r3, #12
 800d3b2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800d3b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800d3ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d3c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d3c6:	e841 2300 	strex	r3, r2, [r1]
 800d3ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d3ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d1d9      	bne.n	800d38a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	3314      	adds	r3, #20
 800d3dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d3e0:	e853 3f00 	ldrex	r3, [r3]
 800d3e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d3e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d3e8:	f023 0301 	bic.w	r3, r3, #1
 800d3ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	3314      	adds	r3, #20
 800d3f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d3fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d3fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d400:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d402:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d406:	e841 2300 	strex	r3, r2, [r1]
 800d40a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d40c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d1e1      	bne.n	800d3d6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	3314      	adds	r3, #20
 800d418:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d41a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d41c:	e853 3f00 	ldrex	r3, [r3]
 800d420:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d424:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d428:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	3314      	adds	r3, #20
 800d432:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d436:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d438:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d43a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d43c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d43e:	e841 2300 	strex	r3, r2, [r1]
 800d442:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d446:	2b00      	cmp	r3, #0
 800d448:	d1e3      	bne.n	800d412 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2220      	movs	r2, #32
 800d44e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	2200      	movs	r2, #0
 800d456:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	330c      	adds	r3, #12
 800d45e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d462:	e853 3f00 	ldrex	r3, [r3]
 800d466:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d468:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d46a:	f023 0310 	bic.w	r3, r3, #16
 800d46e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	330c      	adds	r3, #12
 800d478:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d47c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d47e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d480:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d482:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d484:	e841 2300 	strex	r3, r2, [r1]
 800d488:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d48a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d1e3      	bne.n	800d458 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d494:	4618      	mov	r0, r3
 800d496:	f7fa f87b 	bl	8007590 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2202      	movs	r2, #2
 800d49e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d4a8:	b29b      	uxth	r3, r3
 800d4aa:	1ad3      	subs	r3, r2, r3
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	4619      	mov	r1, r3
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f000 f8d9 	bl	800d668 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d4b6:	e0b3      	b.n	800d620 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d4bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d4c0:	429a      	cmp	r2, r3
 800d4c2:	f040 80ad 	bne.w	800d620 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d4ca:	69db      	ldr	r3, [r3, #28]
 800d4cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d4d0:	f040 80a6 	bne.w	800d620 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2202      	movs	r2, #2
 800d4d8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d4de:	4619      	mov	r1, r3
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f000 f8c1 	bl	800d668 <HAL_UARTEx_RxEventCallback>
      return;
 800d4e6:	e09b      	b.n	800d620 <HAL_UART_IRQHandler+0x548>
 800d4e8:	0800d7f9 	.word	0x0800d7f9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d4f4:	b29b      	uxth	r3, r3
 800d4f6:	1ad3      	subs	r3, r2, r3
 800d4f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d500:	b29b      	uxth	r3, r3
 800d502:	2b00      	cmp	r3, #0
 800d504:	f000 808e 	beq.w	800d624 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800d508:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	f000 8089 	beq.w	800d624 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	330c      	adds	r3, #12
 800d518:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d51c:	e853 3f00 	ldrex	r3, [r3]
 800d520:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d524:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d528:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	330c      	adds	r3, #12
 800d532:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800d536:	647a      	str	r2, [r7, #68]	@ 0x44
 800d538:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d53a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d53c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d53e:	e841 2300 	strex	r3, r2, [r1]
 800d542:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d546:	2b00      	cmp	r3, #0
 800d548:	d1e3      	bne.n	800d512 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	3314      	adds	r3, #20
 800d550:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d554:	e853 3f00 	ldrex	r3, [r3]
 800d558:	623b      	str	r3, [r7, #32]
   return(result);
 800d55a:	6a3b      	ldr	r3, [r7, #32]
 800d55c:	f023 0301 	bic.w	r3, r3, #1
 800d560:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	3314      	adds	r3, #20
 800d56a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d56e:	633a      	str	r2, [r7, #48]	@ 0x30
 800d570:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d572:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d574:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d576:	e841 2300 	strex	r3, r2, [r1]
 800d57a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d57c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d1e3      	bne.n	800d54a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	2220      	movs	r2, #32
 800d586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2200      	movs	r2, #0
 800d58e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	330c      	adds	r3, #12
 800d596:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d598:	693b      	ldr	r3, [r7, #16]
 800d59a:	e853 3f00 	ldrex	r3, [r3]
 800d59e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f023 0310 	bic.w	r3, r3, #16
 800d5a6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	330c      	adds	r3, #12
 800d5b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800d5b4:	61fa      	str	r2, [r7, #28]
 800d5b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5b8:	69b9      	ldr	r1, [r7, #24]
 800d5ba:	69fa      	ldr	r2, [r7, #28]
 800d5bc:	e841 2300 	strex	r3, r2, [r1]
 800d5c0:	617b      	str	r3, [r7, #20]
   return(result);
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d1e3      	bne.n	800d590 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2202      	movs	r2, #2
 800d5cc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d5ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d5d2:	4619      	mov	r1, r3
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f000 f847 	bl	800d668 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800d5da:	e023      	b.n	800d624 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d5dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d5e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d009      	beq.n	800d5fc <HAL_UART_IRQHandler+0x524>
 800d5e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d5ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d003      	beq.n	800d5fc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f000 f910 	bl	800d81a <UART_Transmit_IT>
    return;
 800d5fa:	e014      	b.n	800d626 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d5fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d604:	2b00      	cmp	r3, #0
 800d606:	d00e      	beq.n	800d626 <HAL_UART_IRQHandler+0x54e>
 800d608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d60c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d610:	2b00      	cmp	r3, #0
 800d612:	d008      	beq.n	800d626 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	f000 f950 	bl	800d8ba <UART_EndTransmit_IT>
    return;
 800d61a:	e004      	b.n	800d626 <HAL_UART_IRQHandler+0x54e>
    return;
 800d61c:	bf00      	nop
 800d61e:	e002      	b.n	800d626 <HAL_UART_IRQHandler+0x54e>
      return;
 800d620:	bf00      	nop
 800d622:	e000      	b.n	800d626 <HAL_UART_IRQHandler+0x54e>
      return;
 800d624:	bf00      	nop
  }
}
 800d626:	37e8      	adds	r7, #232	@ 0xe8
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}

0800d62c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b083      	sub	sp, #12
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d634:	bf00      	nop
 800d636:	370c      	adds	r7, #12
 800d638:	46bd      	mov	sp, r7
 800d63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63e:	4770      	bx	lr

0800d640 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d640:	b480      	push	{r7}
 800d642:	b083      	sub	sp, #12
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d648:	bf00      	nop
 800d64a:	370c      	adds	r7, #12
 800d64c:	46bd      	mov	sp, r7
 800d64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d652:	4770      	bx	lr

0800d654 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d654:	b480      	push	{r7}
 800d656:	b083      	sub	sp, #12
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d65c:	bf00      	nop
 800d65e:	370c      	adds	r7, #12
 800d660:	46bd      	mov	sp, r7
 800d662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d666:	4770      	bx	lr

0800d668 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d668:	b480      	push	{r7}
 800d66a:	b083      	sub	sp, #12
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
 800d670:	460b      	mov	r3, r1
 800d672:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d674:	bf00      	nop
 800d676:	370c      	adds	r7, #12
 800d678:	46bd      	mov	sp, r7
 800d67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67e:	4770      	bx	lr

0800d680 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b086      	sub	sp, #24
 800d684:	af00      	add	r7, sp, #0
 800d686:	60f8      	str	r0, [r7, #12]
 800d688:	60b9      	str	r1, [r7, #8]
 800d68a:	603b      	str	r3, [r7, #0]
 800d68c:	4613      	mov	r3, r2
 800d68e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d690:	e03b      	b.n	800d70a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d692:	6a3b      	ldr	r3, [r7, #32]
 800d694:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d698:	d037      	beq.n	800d70a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d69a:	f7f8 f911 	bl	80058c0 <HAL_GetTick>
 800d69e:	4602      	mov	r2, r0
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	1ad3      	subs	r3, r2, r3
 800d6a4:	6a3a      	ldr	r2, [r7, #32]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d302      	bcc.n	800d6b0 <UART_WaitOnFlagUntilTimeout+0x30>
 800d6aa:	6a3b      	ldr	r3, [r7, #32]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d101      	bne.n	800d6b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d6b0:	2303      	movs	r3, #3
 800d6b2:	e03a      	b.n	800d72a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	68db      	ldr	r3, [r3, #12]
 800d6ba:	f003 0304 	and.w	r3, r3, #4
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d023      	beq.n	800d70a <UART_WaitOnFlagUntilTimeout+0x8a>
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	2b80      	cmp	r3, #128	@ 0x80
 800d6c6:	d020      	beq.n	800d70a <UART_WaitOnFlagUntilTimeout+0x8a>
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	2b40      	cmp	r3, #64	@ 0x40
 800d6cc:	d01d      	beq.n	800d70a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	f003 0308 	and.w	r3, r3, #8
 800d6d8:	2b08      	cmp	r3, #8
 800d6da:	d116      	bne.n	800d70a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800d6dc:	2300      	movs	r3, #0
 800d6de:	617b      	str	r3, [r7, #20]
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	617b      	str	r3, [r7, #20]
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	617b      	str	r3, [r7, #20]
 800d6f0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d6f2:	68f8      	ldr	r0, [r7, #12]
 800d6f4:	f000 f81d 	bl	800d732 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	2208      	movs	r2, #8
 800d6fc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	2200      	movs	r2, #0
 800d702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800d706:	2301      	movs	r3, #1
 800d708:	e00f      	b.n	800d72a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	681a      	ldr	r2, [r3, #0]
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	4013      	ands	r3, r2
 800d714:	68ba      	ldr	r2, [r7, #8]
 800d716:	429a      	cmp	r2, r3
 800d718:	bf0c      	ite	eq
 800d71a:	2301      	moveq	r3, #1
 800d71c:	2300      	movne	r3, #0
 800d71e:	b2db      	uxtb	r3, r3
 800d720:	461a      	mov	r2, r3
 800d722:	79fb      	ldrb	r3, [r7, #7]
 800d724:	429a      	cmp	r2, r3
 800d726:	d0b4      	beq.n	800d692 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d728:	2300      	movs	r3, #0
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	3718      	adds	r7, #24
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}

0800d732 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d732:	b480      	push	{r7}
 800d734:	b095      	sub	sp, #84	@ 0x54
 800d736:	af00      	add	r7, sp, #0
 800d738:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	330c      	adds	r3, #12
 800d740:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d744:	e853 3f00 	ldrex	r3, [r3]
 800d748:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d74a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d74c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	330c      	adds	r3, #12
 800d758:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d75a:	643a      	str	r2, [r7, #64]	@ 0x40
 800d75c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d75e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d760:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d762:	e841 2300 	strex	r3, r2, [r1]
 800d766:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d1e5      	bne.n	800d73a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	3314      	adds	r3, #20
 800d774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d776:	6a3b      	ldr	r3, [r7, #32]
 800d778:	e853 3f00 	ldrex	r3, [r3]
 800d77c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d77e:	69fb      	ldr	r3, [r7, #28]
 800d780:	f023 0301 	bic.w	r3, r3, #1
 800d784:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	3314      	adds	r3, #20
 800d78c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d78e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d790:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d792:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d794:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d796:	e841 2300 	strex	r3, r2, [r1]
 800d79a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d79c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1e5      	bne.n	800d76e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7a6:	2b01      	cmp	r3, #1
 800d7a8:	d119      	bne.n	800d7de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	330c      	adds	r3, #12
 800d7b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	e853 3f00 	ldrex	r3, [r3]
 800d7b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	f023 0310 	bic.w	r3, r3, #16
 800d7c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	330c      	adds	r3, #12
 800d7c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d7ca:	61ba      	str	r2, [r7, #24]
 800d7cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ce:	6979      	ldr	r1, [r7, #20]
 800d7d0:	69ba      	ldr	r2, [r7, #24]
 800d7d2:	e841 2300 	strex	r3, r2, [r1]
 800d7d6:	613b      	str	r3, [r7, #16]
   return(result);
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d1e5      	bne.n	800d7aa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2220      	movs	r2, #32
 800d7e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800d7ec:	bf00      	nop
 800d7ee:	3754      	adds	r7, #84	@ 0x54
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f6:	4770      	bx	lr

0800d7f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d804:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2200      	movs	r2, #0
 800d80a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d80c:	68f8      	ldr	r0, [r7, #12]
 800d80e:	f7ff ff21 	bl	800d654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d812:	bf00      	nop
 800d814:	3710      	adds	r7, #16
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}

0800d81a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d81a:	b480      	push	{r7}
 800d81c:	b085      	sub	sp, #20
 800d81e:	af00      	add	r7, sp, #0
 800d820:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d828:	b2db      	uxtb	r3, r3
 800d82a:	2b21      	cmp	r3, #33	@ 0x21
 800d82c:	d13e      	bne.n	800d8ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	689b      	ldr	r3, [r3, #8]
 800d832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d836:	d114      	bne.n	800d862 <UART_Transmit_IT+0x48>
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	691b      	ldr	r3, [r3, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d110      	bne.n	800d862 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6a1b      	ldr	r3, [r3, #32]
 800d844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	881b      	ldrh	r3, [r3, #0]
 800d84a:	461a      	mov	r2, r3
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d854:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6a1b      	ldr	r3, [r3, #32]
 800d85a:	1c9a      	adds	r2, r3, #2
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	621a      	str	r2, [r3, #32]
 800d860:	e008      	b.n	800d874 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6a1b      	ldr	r3, [r3, #32]
 800d866:	1c59      	adds	r1, r3, #1
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	6211      	str	r1, [r2, #32]
 800d86c:	781a      	ldrb	r2, [r3, #0]
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800d878:	b29b      	uxth	r3, r3
 800d87a:	3b01      	subs	r3, #1
 800d87c:	b29b      	uxth	r3, r3
 800d87e:	687a      	ldr	r2, [r7, #4]
 800d880:	4619      	mov	r1, r3
 800d882:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800d884:	2b00      	cmp	r3, #0
 800d886:	d10f      	bne.n	800d8a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	68da      	ldr	r2, [r3, #12]
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d896:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	68da      	ldr	r2, [r3, #12]
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	e000      	b.n	800d8ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d8ac:	2302      	movs	r3, #2
  }
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3714      	adds	r7, #20
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b8:	4770      	bx	lr

0800d8ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d8ba:	b580      	push	{r7, lr}
 800d8bc:	b082      	sub	sp, #8
 800d8be:	af00      	add	r7, sp, #0
 800d8c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	68da      	ldr	r2, [r3, #12]
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d8d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	2220      	movs	r2, #32
 800d8d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d8da:	6878      	ldr	r0, [r7, #4]
 800d8dc:	f7ff fea6 	bl	800d62c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d8e0:	2300      	movs	r3, #0
}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	3708      	adds	r7, #8
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}

0800d8ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d8ea:	b580      	push	{r7, lr}
 800d8ec:	b08c      	sub	sp, #48	@ 0x30
 800d8ee:	af00      	add	r7, sp, #0
 800d8f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d900:	b2db      	uxtb	r3, r3
 800d902:	2b22      	cmp	r3, #34	@ 0x22
 800d904:	f040 80aa 	bne.w	800da5c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	689b      	ldr	r3, [r3, #8]
 800d90c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d910:	d115      	bne.n	800d93e <UART_Receive_IT+0x54>
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	691b      	ldr	r3, [r3, #16]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d111      	bne.n	800d93e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d91e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	685b      	ldr	r3, [r3, #4]
 800d926:	b29b      	uxth	r3, r3
 800d928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d92c:	b29a      	uxth	r2, r3
 800d92e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d930:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d936:	1c9a      	adds	r2, r3, #2
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	629a      	str	r2, [r3, #40]	@ 0x28
 800d93c:	e024      	b.n	800d988 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d942:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d94c:	d007      	beq.n	800d95e <UART_Receive_IT+0x74>
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	689b      	ldr	r3, [r3, #8]
 800d952:	2b00      	cmp	r3, #0
 800d954:	d10a      	bne.n	800d96c <UART_Receive_IT+0x82>
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	691b      	ldr	r3, [r3, #16]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d106      	bne.n	800d96c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	685b      	ldr	r3, [r3, #4]
 800d964:	b2da      	uxtb	r2, r3
 800d966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d968:	701a      	strb	r2, [r3, #0]
 800d96a:	e008      	b.n	800d97e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	685b      	ldr	r3, [r3, #4]
 800d972:	b2db      	uxtb	r3, r3
 800d974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d978:	b2da      	uxtb	r2, r3
 800d97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d97c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d982:	1c5a      	adds	r2, r3, #1
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800d98c:	b29b      	uxth	r3, r3
 800d98e:	3b01      	subs	r3, #1
 800d990:	b29b      	uxth	r3, r3
 800d992:	687a      	ldr	r2, [r7, #4]
 800d994:	4619      	mov	r1, r3
 800d996:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d15d      	bne.n	800da58 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	68da      	ldr	r2, [r3, #12]
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	f022 0220 	bic.w	r2, r2, #32
 800d9aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	68da      	ldr	r2, [r3, #12]
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d9ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	695a      	ldr	r2, [r3, #20]
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	f022 0201 	bic.w	r2, r2, #1
 800d9ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2220      	movs	r2, #32
 800d9d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9de:	2b01      	cmp	r3, #1
 800d9e0:	d135      	bne.n	800da4e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	330c      	adds	r3, #12
 800d9ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	e853 3f00 	ldrex	r3, [r3]
 800d9f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d9f8:	693b      	ldr	r3, [r7, #16]
 800d9fa:	f023 0310 	bic.w	r3, r3, #16
 800d9fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	330c      	adds	r3, #12
 800da06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da08:	623a      	str	r2, [r7, #32]
 800da0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da0c:	69f9      	ldr	r1, [r7, #28]
 800da0e:	6a3a      	ldr	r2, [r7, #32]
 800da10:	e841 2300 	strex	r3, r2, [r1]
 800da14:	61bb      	str	r3, [r7, #24]
   return(result);
 800da16:	69bb      	ldr	r3, [r7, #24]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d1e5      	bne.n	800d9e8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	f003 0310 	and.w	r3, r3, #16
 800da26:	2b10      	cmp	r3, #16
 800da28:	d10a      	bne.n	800da40 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800da2a:	2300      	movs	r3, #0
 800da2c:	60fb      	str	r3, [r7, #12]
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	60fb      	str	r3, [r7, #12]
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	685b      	ldr	r3, [r3, #4]
 800da3c:	60fb      	str	r3, [r7, #12]
 800da3e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800da44:	4619      	mov	r1, r3
 800da46:	6878      	ldr	r0, [r7, #4]
 800da48:	f7ff fe0e 	bl	800d668 <HAL_UARTEx_RxEventCallback>
 800da4c:	e002      	b.n	800da54 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800da4e:	6878      	ldr	r0, [r7, #4]
 800da50:	f7ff fdf6 	bl	800d640 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800da54:	2300      	movs	r3, #0
 800da56:	e002      	b.n	800da5e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800da58:	2300      	movs	r3, #0
 800da5a:	e000      	b.n	800da5e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800da5c:	2302      	movs	r3, #2
  }
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3730      	adds	r7, #48	@ 0x30
 800da62:	46bd      	mov	sp, r7
 800da64:	bd80      	pop	{r7, pc}
	...

0800da68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800da68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800da6c:	b0c0      	sub	sp, #256	@ 0x100
 800da6e:	af00      	add	r7, sp, #0
 800da70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800da74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	691b      	ldr	r3, [r3, #16]
 800da7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800da80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da84:	68d9      	ldr	r1, [r3, #12]
 800da86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da8a:	681a      	ldr	r2, [r3, #0]
 800da8c:	ea40 0301 	orr.w	r3, r0, r1
 800da90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800da92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da96:	689a      	ldr	r2, [r3, #8]
 800da98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da9c:	691b      	ldr	r3, [r3, #16]
 800da9e:	431a      	orrs	r2, r3
 800daa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800daa4:	695b      	ldr	r3, [r3, #20]
 800daa6:	431a      	orrs	r2, r3
 800daa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800daac:	69db      	ldr	r3, [r3, #28]
 800daae:	4313      	orrs	r3, r2
 800dab0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800dab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	68db      	ldr	r3, [r3, #12]
 800dabc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800dac0:	f021 010c 	bic.w	r1, r1, #12
 800dac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dac8:	681a      	ldr	r2, [r3, #0]
 800daca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800dace:	430b      	orrs	r3, r1
 800dad0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800dad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	695b      	ldr	r3, [r3, #20]
 800dada:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800dade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dae2:	6999      	ldr	r1, [r3, #24]
 800dae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dae8:	681a      	ldr	r2, [r3, #0]
 800daea:	ea40 0301 	orr.w	r3, r0, r1
 800daee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800daf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800daf4:	681a      	ldr	r2, [r3, #0]
 800daf6:	4b8f      	ldr	r3, [pc, #572]	@ (800dd34 <UART_SetConfig+0x2cc>)
 800daf8:	429a      	cmp	r2, r3
 800dafa:	d005      	beq.n	800db08 <UART_SetConfig+0xa0>
 800dafc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db00:	681a      	ldr	r2, [r3, #0]
 800db02:	4b8d      	ldr	r3, [pc, #564]	@ (800dd38 <UART_SetConfig+0x2d0>)
 800db04:	429a      	cmp	r2, r3
 800db06:	d104      	bne.n	800db12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800db08:	f7fd fa76 	bl	800aff8 <HAL_RCC_GetPCLK2Freq>
 800db0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800db10:	e003      	b.n	800db1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800db12:	f7fd fa5d 	bl	800afd0 <HAL_RCC_GetPCLK1Freq>
 800db16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800db1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db1e:	69db      	ldr	r3, [r3, #28]
 800db20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db24:	f040 810c 	bne.w	800dd40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800db28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800db2c:	2200      	movs	r2, #0
 800db2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800db32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800db36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800db3a:	4622      	mov	r2, r4
 800db3c:	462b      	mov	r3, r5
 800db3e:	1891      	adds	r1, r2, r2
 800db40:	65b9      	str	r1, [r7, #88]	@ 0x58
 800db42:	415b      	adcs	r3, r3
 800db44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800db4a:	4621      	mov	r1, r4
 800db4c:	eb12 0801 	adds.w	r8, r2, r1
 800db50:	4629      	mov	r1, r5
 800db52:	eb43 0901 	adc.w	r9, r3, r1
 800db56:	f04f 0200 	mov.w	r2, #0
 800db5a:	f04f 0300 	mov.w	r3, #0
 800db5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800db62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800db66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800db6a:	4690      	mov	r8, r2
 800db6c:	4699      	mov	r9, r3
 800db6e:	4623      	mov	r3, r4
 800db70:	eb18 0303 	adds.w	r3, r8, r3
 800db74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800db78:	462b      	mov	r3, r5
 800db7a:	eb49 0303 	adc.w	r3, r9, r3
 800db7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800db82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	2200      	movs	r2, #0
 800db8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800db8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800db92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800db96:	460b      	mov	r3, r1
 800db98:	18db      	adds	r3, r3, r3
 800db9a:	653b      	str	r3, [r7, #80]	@ 0x50
 800db9c:	4613      	mov	r3, r2
 800db9e:	eb42 0303 	adc.w	r3, r2, r3
 800dba2:	657b      	str	r3, [r7, #84]	@ 0x54
 800dba4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800dba8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800dbac:	f7f2 fffc 	bl	8000ba8 <__aeabi_uldivmod>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	460b      	mov	r3, r1
 800dbb4:	4b61      	ldr	r3, [pc, #388]	@ (800dd3c <UART_SetConfig+0x2d4>)
 800dbb6:	fba3 2302 	umull	r2, r3, r3, r2
 800dbba:	095b      	lsrs	r3, r3, #5
 800dbbc:	011c      	lsls	r4, r3, #4
 800dbbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800dbc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800dbcc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800dbd0:	4642      	mov	r2, r8
 800dbd2:	464b      	mov	r3, r9
 800dbd4:	1891      	adds	r1, r2, r2
 800dbd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 800dbd8:	415b      	adcs	r3, r3
 800dbda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dbdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800dbe0:	4641      	mov	r1, r8
 800dbe2:	eb12 0a01 	adds.w	sl, r2, r1
 800dbe6:	4649      	mov	r1, r9
 800dbe8:	eb43 0b01 	adc.w	fp, r3, r1
 800dbec:	f04f 0200 	mov.w	r2, #0
 800dbf0:	f04f 0300 	mov.w	r3, #0
 800dbf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800dbf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800dbfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dc00:	4692      	mov	sl, r2
 800dc02:	469b      	mov	fp, r3
 800dc04:	4643      	mov	r3, r8
 800dc06:	eb1a 0303 	adds.w	r3, sl, r3
 800dc0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800dc0e:	464b      	mov	r3, r9
 800dc10:	eb4b 0303 	adc.w	r3, fp, r3
 800dc14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800dc18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dc1c:	685b      	ldr	r3, [r3, #4]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800dc24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800dc28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	18db      	adds	r3, r3, r3
 800dc30:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc32:	4613      	mov	r3, r2
 800dc34:	eb42 0303 	adc.w	r3, r2, r3
 800dc38:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800dc3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800dc42:	f7f2 ffb1 	bl	8000ba8 <__aeabi_uldivmod>
 800dc46:	4602      	mov	r2, r0
 800dc48:	460b      	mov	r3, r1
 800dc4a:	4611      	mov	r1, r2
 800dc4c:	4b3b      	ldr	r3, [pc, #236]	@ (800dd3c <UART_SetConfig+0x2d4>)
 800dc4e:	fba3 2301 	umull	r2, r3, r3, r1
 800dc52:	095b      	lsrs	r3, r3, #5
 800dc54:	2264      	movs	r2, #100	@ 0x64
 800dc56:	fb02 f303 	mul.w	r3, r2, r3
 800dc5a:	1acb      	subs	r3, r1, r3
 800dc5c:	00db      	lsls	r3, r3, #3
 800dc5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800dc62:	4b36      	ldr	r3, [pc, #216]	@ (800dd3c <UART_SetConfig+0x2d4>)
 800dc64:	fba3 2302 	umull	r2, r3, r3, r2
 800dc68:	095b      	lsrs	r3, r3, #5
 800dc6a:	005b      	lsls	r3, r3, #1
 800dc6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800dc70:	441c      	add	r4, r3
 800dc72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dc76:	2200      	movs	r2, #0
 800dc78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800dc7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800dc80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800dc84:	4642      	mov	r2, r8
 800dc86:	464b      	mov	r3, r9
 800dc88:	1891      	adds	r1, r2, r2
 800dc8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800dc8c:	415b      	adcs	r3, r3
 800dc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dc90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800dc94:	4641      	mov	r1, r8
 800dc96:	1851      	adds	r1, r2, r1
 800dc98:	6339      	str	r1, [r7, #48]	@ 0x30
 800dc9a:	4649      	mov	r1, r9
 800dc9c:	414b      	adcs	r3, r1
 800dc9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dca0:	f04f 0200 	mov.w	r2, #0
 800dca4:	f04f 0300 	mov.w	r3, #0
 800dca8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800dcac:	4659      	mov	r1, fp
 800dcae:	00cb      	lsls	r3, r1, #3
 800dcb0:	4651      	mov	r1, sl
 800dcb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800dcb6:	4651      	mov	r1, sl
 800dcb8:	00ca      	lsls	r2, r1, #3
 800dcba:	4610      	mov	r0, r2
 800dcbc:	4619      	mov	r1, r3
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	4642      	mov	r2, r8
 800dcc2:	189b      	adds	r3, r3, r2
 800dcc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800dcc8:	464b      	mov	r3, r9
 800dcca:	460a      	mov	r2, r1
 800dccc:	eb42 0303 	adc.w	r3, r2, r3
 800dcd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800dcd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dcd8:	685b      	ldr	r3, [r3, #4]
 800dcda:	2200      	movs	r2, #0
 800dcdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dce0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800dce4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800dce8:	460b      	mov	r3, r1
 800dcea:	18db      	adds	r3, r3, r3
 800dcec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dcee:	4613      	mov	r3, r2
 800dcf0:	eb42 0303 	adc.w	r3, r2, r3
 800dcf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dcf6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800dcfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800dcfe:	f7f2 ff53 	bl	8000ba8 <__aeabi_uldivmod>
 800dd02:	4602      	mov	r2, r0
 800dd04:	460b      	mov	r3, r1
 800dd06:	4b0d      	ldr	r3, [pc, #52]	@ (800dd3c <UART_SetConfig+0x2d4>)
 800dd08:	fba3 1302 	umull	r1, r3, r3, r2
 800dd0c:	095b      	lsrs	r3, r3, #5
 800dd0e:	2164      	movs	r1, #100	@ 0x64
 800dd10:	fb01 f303 	mul.w	r3, r1, r3
 800dd14:	1ad3      	subs	r3, r2, r3
 800dd16:	00db      	lsls	r3, r3, #3
 800dd18:	3332      	adds	r3, #50	@ 0x32
 800dd1a:	4a08      	ldr	r2, [pc, #32]	@ (800dd3c <UART_SetConfig+0x2d4>)
 800dd1c:	fba2 2303 	umull	r2, r3, r2, r3
 800dd20:	095b      	lsrs	r3, r3, #5
 800dd22:	f003 0207 	and.w	r2, r3, #7
 800dd26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	4422      	add	r2, r4
 800dd2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800dd30:	e106      	b.n	800df40 <UART_SetConfig+0x4d8>
 800dd32:	bf00      	nop
 800dd34:	40011000 	.word	0x40011000
 800dd38:	40011400 	.word	0x40011400
 800dd3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dd40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800dd44:	2200      	movs	r2, #0
 800dd46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dd4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800dd4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800dd52:	4642      	mov	r2, r8
 800dd54:	464b      	mov	r3, r9
 800dd56:	1891      	adds	r1, r2, r2
 800dd58:	6239      	str	r1, [r7, #32]
 800dd5a:	415b      	adcs	r3, r3
 800dd5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dd62:	4641      	mov	r1, r8
 800dd64:	1854      	adds	r4, r2, r1
 800dd66:	4649      	mov	r1, r9
 800dd68:	eb43 0501 	adc.w	r5, r3, r1
 800dd6c:	f04f 0200 	mov.w	r2, #0
 800dd70:	f04f 0300 	mov.w	r3, #0
 800dd74:	00eb      	lsls	r3, r5, #3
 800dd76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800dd7a:	00e2      	lsls	r2, r4, #3
 800dd7c:	4614      	mov	r4, r2
 800dd7e:	461d      	mov	r5, r3
 800dd80:	4643      	mov	r3, r8
 800dd82:	18e3      	adds	r3, r4, r3
 800dd84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dd88:	464b      	mov	r3, r9
 800dd8a:	eb45 0303 	adc.w	r3, r5, r3
 800dd8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800dd92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dd96:	685b      	ldr	r3, [r3, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dd9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800dda2:	f04f 0200 	mov.w	r2, #0
 800dda6:	f04f 0300 	mov.w	r3, #0
 800ddaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800ddae:	4629      	mov	r1, r5
 800ddb0:	008b      	lsls	r3, r1, #2
 800ddb2:	4621      	mov	r1, r4
 800ddb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ddb8:	4621      	mov	r1, r4
 800ddba:	008a      	lsls	r2, r1, #2
 800ddbc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800ddc0:	f7f2 fef2 	bl	8000ba8 <__aeabi_uldivmod>
 800ddc4:	4602      	mov	r2, r0
 800ddc6:	460b      	mov	r3, r1
 800ddc8:	4b60      	ldr	r3, [pc, #384]	@ (800df4c <UART_SetConfig+0x4e4>)
 800ddca:	fba3 2302 	umull	r2, r3, r3, r2
 800ddce:	095b      	lsrs	r3, r3, #5
 800ddd0:	011c      	lsls	r4, r3, #4
 800ddd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800dddc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800dde0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800dde4:	4642      	mov	r2, r8
 800dde6:	464b      	mov	r3, r9
 800dde8:	1891      	adds	r1, r2, r2
 800ddea:	61b9      	str	r1, [r7, #24]
 800ddec:	415b      	adcs	r3, r3
 800ddee:	61fb      	str	r3, [r7, #28]
 800ddf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ddf4:	4641      	mov	r1, r8
 800ddf6:	1851      	adds	r1, r2, r1
 800ddf8:	6139      	str	r1, [r7, #16]
 800ddfa:	4649      	mov	r1, r9
 800ddfc:	414b      	adcs	r3, r1
 800ddfe:	617b      	str	r3, [r7, #20]
 800de00:	f04f 0200 	mov.w	r2, #0
 800de04:	f04f 0300 	mov.w	r3, #0
 800de08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800de0c:	4659      	mov	r1, fp
 800de0e:	00cb      	lsls	r3, r1, #3
 800de10:	4651      	mov	r1, sl
 800de12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800de16:	4651      	mov	r1, sl
 800de18:	00ca      	lsls	r2, r1, #3
 800de1a:	4610      	mov	r0, r2
 800de1c:	4619      	mov	r1, r3
 800de1e:	4603      	mov	r3, r0
 800de20:	4642      	mov	r2, r8
 800de22:	189b      	adds	r3, r3, r2
 800de24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de28:	464b      	mov	r3, r9
 800de2a:	460a      	mov	r2, r1
 800de2c:	eb42 0303 	adc.w	r3, r2, r3
 800de30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	2200      	movs	r2, #0
 800de3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800de3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800de40:	f04f 0200 	mov.w	r2, #0
 800de44:	f04f 0300 	mov.w	r3, #0
 800de48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800de4c:	4649      	mov	r1, r9
 800de4e:	008b      	lsls	r3, r1, #2
 800de50:	4641      	mov	r1, r8
 800de52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800de56:	4641      	mov	r1, r8
 800de58:	008a      	lsls	r2, r1, #2
 800de5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800de5e:	f7f2 fea3 	bl	8000ba8 <__aeabi_uldivmod>
 800de62:	4602      	mov	r2, r0
 800de64:	460b      	mov	r3, r1
 800de66:	4611      	mov	r1, r2
 800de68:	4b38      	ldr	r3, [pc, #224]	@ (800df4c <UART_SetConfig+0x4e4>)
 800de6a:	fba3 2301 	umull	r2, r3, r3, r1
 800de6e:	095b      	lsrs	r3, r3, #5
 800de70:	2264      	movs	r2, #100	@ 0x64
 800de72:	fb02 f303 	mul.w	r3, r2, r3
 800de76:	1acb      	subs	r3, r1, r3
 800de78:	011b      	lsls	r3, r3, #4
 800de7a:	3332      	adds	r3, #50	@ 0x32
 800de7c:	4a33      	ldr	r2, [pc, #204]	@ (800df4c <UART_SetConfig+0x4e4>)
 800de7e:	fba2 2303 	umull	r2, r3, r2, r3
 800de82:	095b      	lsrs	r3, r3, #5
 800de84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de88:	441c      	add	r4, r3
 800de8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800de8e:	2200      	movs	r2, #0
 800de90:	673b      	str	r3, [r7, #112]	@ 0x70
 800de92:	677a      	str	r2, [r7, #116]	@ 0x74
 800de94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800de98:	4642      	mov	r2, r8
 800de9a:	464b      	mov	r3, r9
 800de9c:	1891      	adds	r1, r2, r2
 800de9e:	60b9      	str	r1, [r7, #8]
 800dea0:	415b      	adcs	r3, r3
 800dea2:	60fb      	str	r3, [r7, #12]
 800dea4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dea8:	4641      	mov	r1, r8
 800deaa:	1851      	adds	r1, r2, r1
 800deac:	6039      	str	r1, [r7, #0]
 800deae:	4649      	mov	r1, r9
 800deb0:	414b      	adcs	r3, r1
 800deb2:	607b      	str	r3, [r7, #4]
 800deb4:	f04f 0200 	mov.w	r2, #0
 800deb8:	f04f 0300 	mov.w	r3, #0
 800debc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800dec0:	4659      	mov	r1, fp
 800dec2:	00cb      	lsls	r3, r1, #3
 800dec4:	4651      	mov	r1, sl
 800dec6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800deca:	4651      	mov	r1, sl
 800decc:	00ca      	lsls	r2, r1, #3
 800dece:	4610      	mov	r0, r2
 800ded0:	4619      	mov	r1, r3
 800ded2:	4603      	mov	r3, r0
 800ded4:	4642      	mov	r2, r8
 800ded6:	189b      	adds	r3, r3, r2
 800ded8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800deda:	464b      	mov	r3, r9
 800dedc:	460a      	mov	r2, r1
 800dede:	eb42 0303 	adc.w	r3, r2, r3
 800dee2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800dee8:	685b      	ldr	r3, [r3, #4]
 800deea:	2200      	movs	r2, #0
 800deec:	663b      	str	r3, [r7, #96]	@ 0x60
 800deee:	667a      	str	r2, [r7, #100]	@ 0x64
 800def0:	f04f 0200 	mov.w	r2, #0
 800def4:	f04f 0300 	mov.w	r3, #0
 800def8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800defc:	4649      	mov	r1, r9
 800defe:	008b      	lsls	r3, r1, #2
 800df00:	4641      	mov	r1, r8
 800df02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800df06:	4641      	mov	r1, r8
 800df08:	008a      	lsls	r2, r1, #2
 800df0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800df0e:	f7f2 fe4b 	bl	8000ba8 <__aeabi_uldivmod>
 800df12:	4602      	mov	r2, r0
 800df14:	460b      	mov	r3, r1
 800df16:	4b0d      	ldr	r3, [pc, #52]	@ (800df4c <UART_SetConfig+0x4e4>)
 800df18:	fba3 1302 	umull	r1, r3, r3, r2
 800df1c:	095b      	lsrs	r3, r3, #5
 800df1e:	2164      	movs	r1, #100	@ 0x64
 800df20:	fb01 f303 	mul.w	r3, r1, r3
 800df24:	1ad3      	subs	r3, r2, r3
 800df26:	011b      	lsls	r3, r3, #4
 800df28:	3332      	adds	r3, #50	@ 0x32
 800df2a:	4a08      	ldr	r2, [pc, #32]	@ (800df4c <UART_SetConfig+0x4e4>)
 800df2c:	fba2 2303 	umull	r2, r3, r2, r3
 800df30:	095b      	lsrs	r3, r3, #5
 800df32:	f003 020f 	and.w	r2, r3, #15
 800df36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	4422      	add	r2, r4
 800df3e:	609a      	str	r2, [r3, #8]
}
 800df40:	bf00      	nop
 800df42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800df46:	46bd      	mov	sp, r7
 800df48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800df4c:	51eb851f 	.word	0x51eb851f

0800df50 <__cvt>:
 800df50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df54:	ec57 6b10 	vmov	r6, r7, d0
 800df58:	2f00      	cmp	r7, #0
 800df5a:	460c      	mov	r4, r1
 800df5c:	4619      	mov	r1, r3
 800df5e:	463b      	mov	r3, r7
 800df60:	bfbb      	ittet	lt
 800df62:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800df66:	461f      	movlt	r7, r3
 800df68:	2300      	movge	r3, #0
 800df6a:	232d      	movlt	r3, #45	@ 0x2d
 800df6c:	700b      	strb	r3, [r1, #0]
 800df6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df70:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800df74:	4691      	mov	r9, r2
 800df76:	f023 0820 	bic.w	r8, r3, #32
 800df7a:	bfbc      	itt	lt
 800df7c:	4632      	movlt	r2, r6
 800df7e:	4616      	movlt	r6, r2
 800df80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800df84:	d005      	beq.n	800df92 <__cvt+0x42>
 800df86:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800df8a:	d100      	bne.n	800df8e <__cvt+0x3e>
 800df8c:	3401      	adds	r4, #1
 800df8e:	2102      	movs	r1, #2
 800df90:	e000      	b.n	800df94 <__cvt+0x44>
 800df92:	2103      	movs	r1, #3
 800df94:	ab03      	add	r3, sp, #12
 800df96:	9301      	str	r3, [sp, #4]
 800df98:	ab02      	add	r3, sp, #8
 800df9a:	9300      	str	r3, [sp, #0]
 800df9c:	ec47 6b10 	vmov	d0, r6, r7
 800dfa0:	4653      	mov	r3, sl
 800dfa2:	4622      	mov	r2, r4
 800dfa4:	f000 ffb4 	bl	800ef10 <_dtoa_r>
 800dfa8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dfac:	4605      	mov	r5, r0
 800dfae:	d119      	bne.n	800dfe4 <__cvt+0x94>
 800dfb0:	f019 0f01 	tst.w	r9, #1
 800dfb4:	d00e      	beq.n	800dfd4 <__cvt+0x84>
 800dfb6:	eb00 0904 	add.w	r9, r0, r4
 800dfba:	2200      	movs	r2, #0
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	4630      	mov	r0, r6
 800dfc0:	4639      	mov	r1, r7
 800dfc2:	f7f2 fd81 	bl	8000ac8 <__aeabi_dcmpeq>
 800dfc6:	b108      	cbz	r0, 800dfcc <__cvt+0x7c>
 800dfc8:	f8cd 900c 	str.w	r9, [sp, #12]
 800dfcc:	2230      	movs	r2, #48	@ 0x30
 800dfce:	9b03      	ldr	r3, [sp, #12]
 800dfd0:	454b      	cmp	r3, r9
 800dfd2:	d31e      	bcc.n	800e012 <__cvt+0xc2>
 800dfd4:	9b03      	ldr	r3, [sp, #12]
 800dfd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfd8:	1b5b      	subs	r3, r3, r5
 800dfda:	4628      	mov	r0, r5
 800dfdc:	6013      	str	r3, [r2, #0]
 800dfde:	b004      	add	sp, #16
 800dfe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dfe8:	eb00 0904 	add.w	r9, r0, r4
 800dfec:	d1e5      	bne.n	800dfba <__cvt+0x6a>
 800dfee:	7803      	ldrb	r3, [r0, #0]
 800dff0:	2b30      	cmp	r3, #48	@ 0x30
 800dff2:	d10a      	bne.n	800e00a <__cvt+0xba>
 800dff4:	2200      	movs	r2, #0
 800dff6:	2300      	movs	r3, #0
 800dff8:	4630      	mov	r0, r6
 800dffa:	4639      	mov	r1, r7
 800dffc:	f7f2 fd64 	bl	8000ac8 <__aeabi_dcmpeq>
 800e000:	b918      	cbnz	r0, 800e00a <__cvt+0xba>
 800e002:	f1c4 0401 	rsb	r4, r4, #1
 800e006:	f8ca 4000 	str.w	r4, [sl]
 800e00a:	f8da 3000 	ldr.w	r3, [sl]
 800e00e:	4499      	add	r9, r3
 800e010:	e7d3      	b.n	800dfba <__cvt+0x6a>
 800e012:	1c59      	adds	r1, r3, #1
 800e014:	9103      	str	r1, [sp, #12]
 800e016:	701a      	strb	r2, [r3, #0]
 800e018:	e7d9      	b.n	800dfce <__cvt+0x7e>

0800e01a <__exponent>:
 800e01a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e01c:	2900      	cmp	r1, #0
 800e01e:	bfba      	itte	lt
 800e020:	4249      	neglt	r1, r1
 800e022:	232d      	movlt	r3, #45	@ 0x2d
 800e024:	232b      	movge	r3, #43	@ 0x2b
 800e026:	2909      	cmp	r1, #9
 800e028:	7002      	strb	r2, [r0, #0]
 800e02a:	7043      	strb	r3, [r0, #1]
 800e02c:	dd29      	ble.n	800e082 <__exponent+0x68>
 800e02e:	f10d 0307 	add.w	r3, sp, #7
 800e032:	461d      	mov	r5, r3
 800e034:	270a      	movs	r7, #10
 800e036:	461a      	mov	r2, r3
 800e038:	fbb1 f6f7 	udiv	r6, r1, r7
 800e03c:	fb07 1416 	mls	r4, r7, r6, r1
 800e040:	3430      	adds	r4, #48	@ 0x30
 800e042:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e046:	460c      	mov	r4, r1
 800e048:	2c63      	cmp	r4, #99	@ 0x63
 800e04a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e04e:	4631      	mov	r1, r6
 800e050:	dcf1      	bgt.n	800e036 <__exponent+0x1c>
 800e052:	3130      	adds	r1, #48	@ 0x30
 800e054:	1e94      	subs	r4, r2, #2
 800e056:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e05a:	1c41      	adds	r1, r0, #1
 800e05c:	4623      	mov	r3, r4
 800e05e:	42ab      	cmp	r3, r5
 800e060:	d30a      	bcc.n	800e078 <__exponent+0x5e>
 800e062:	f10d 0309 	add.w	r3, sp, #9
 800e066:	1a9b      	subs	r3, r3, r2
 800e068:	42ac      	cmp	r4, r5
 800e06a:	bf88      	it	hi
 800e06c:	2300      	movhi	r3, #0
 800e06e:	3302      	adds	r3, #2
 800e070:	4403      	add	r3, r0
 800e072:	1a18      	subs	r0, r3, r0
 800e074:	b003      	add	sp, #12
 800e076:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e078:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e07c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e080:	e7ed      	b.n	800e05e <__exponent+0x44>
 800e082:	2330      	movs	r3, #48	@ 0x30
 800e084:	3130      	adds	r1, #48	@ 0x30
 800e086:	7083      	strb	r3, [r0, #2]
 800e088:	70c1      	strb	r1, [r0, #3]
 800e08a:	1d03      	adds	r3, r0, #4
 800e08c:	e7f1      	b.n	800e072 <__exponent+0x58>
	...

0800e090 <_printf_float>:
 800e090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e094:	b08d      	sub	sp, #52	@ 0x34
 800e096:	460c      	mov	r4, r1
 800e098:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e09c:	4616      	mov	r6, r2
 800e09e:	461f      	mov	r7, r3
 800e0a0:	4605      	mov	r5, r0
 800e0a2:	f000 fe25 	bl	800ecf0 <_localeconv_r>
 800e0a6:	6803      	ldr	r3, [r0, #0]
 800e0a8:	9304      	str	r3, [sp, #16]
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7f2 f8e0 	bl	8000270 <strlen>
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0b4:	f8d8 3000 	ldr.w	r3, [r8]
 800e0b8:	9005      	str	r0, [sp, #20]
 800e0ba:	3307      	adds	r3, #7
 800e0bc:	f023 0307 	bic.w	r3, r3, #7
 800e0c0:	f103 0208 	add.w	r2, r3, #8
 800e0c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e0c8:	f8d4 b000 	ldr.w	fp, [r4]
 800e0cc:	f8c8 2000 	str.w	r2, [r8]
 800e0d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e0d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e0d8:	9307      	str	r3, [sp, #28]
 800e0da:	f8cd 8018 	str.w	r8, [sp, #24]
 800e0de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e0e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e0e6:	4b9c      	ldr	r3, [pc, #624]	@ (800e358 <_printf_float+0x2c8>)
 800e0e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ec:	f7f2 fd1e 	bl	8000b2c <__aeabi_dcmpun>
 800e0f0:	bb70      	cbnz	r0, 800e150 <_printf_float+0xc0>
 800e0f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e0f6:	4b98      	ldr	r3, [pc, #608]	@ (800e358 <_printf_float+0x2c8>)
 800e0f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e0fc:	f7f2 fcf8 	bl	8000af0 <__aeabi_dcmple>
 800e100:	bb30      	cbnz	r0, 800e150 <_printf_float+0xc0>
 800e102:	2200      	movs	r2, #0
 800e104:	2300      	movs	r3, #0
 800e106:	4640      	mov	r0, r8
 800e108:	4649      	mov	r1, r9
 800e10a:	f7f2 fce7 	bl	8000adc <__aeabi_dcmplt>
 800e10e:	b110      	cbz	r0, 800e116 <_printf_float+0x86>
 800e110:	232d      	movs	r3, #45	@ 0x2d
 800e112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e116:	4a91      	ldr	r2, [pc, #580]	@ (800e35c <_printf_float+0x2cc>)
 800e118:	4b91      	ldr	r3, [pc, #580]	@ (800e360 <_printf_float+0x2d0>)
 800e11a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e11e:	bf8c      	ite	hi
 800e120:	4690      	movhi	r8, r2
 800e122:	4698      	movls	r8, r3
 800e124:	2303      	movs	r3, #3
 800e126:	6123      	str	r3, [r4, #16]
 800e128:	f02b 0304 	bic.w	r3, fp, #4
 800e12c:	6023      	str	r3, [r4, #0]
 800e12e:	f04f 0900 	mov.w	r9, #0
 800e132:	9700      	str	r7, [sp, #0]
 800e134:	4633      	mov	r3, r6
 800e136:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e138:	4621      	mov	r1, r4
 800e13a:	4628      	mov	r0, r5
 800e13c:	f000 f9d2 	bl	800e4e4 <_printf_common>
 800e140:	3001      	adds	r0, #1
 800e142:	f040 808d 	bne.w	800e260 <_printf_float+0x1d0>
 800e146:	f04f 30ff 	mov.w	r0, #4294967295
 800e14a:	b00d      	add	sp, #52	@ 0x34
 800e14c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e150:	4642      	mov	r2, r8
 800e152:	464b      	mov	r3, r9
 800e154:	4640      	mov	r0, r8
 800e156:	4649      	mov	r1, r9
 800e158:	f7f2 fce8 	bl	8000b2c <__aeabi_dcmpun>
 800e15c:	b140      	cbz	r0, 800e170 <_printf_float+0xe0>
 800e15e:	464b      	mov	r3, r9
 800e160:	2b00      	cmp	r3, #0
 800e162:	bfbc      	itt	lt
 800e164:	232d      	movlt	r3, #45	@ 0x2d
 800e166:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e16a:	4a7e      	ldr	r2, [pc, #504]	@ (800e364 <_printf_float+0x2d4>)
 800e16c:	4b7e      	ldr	r3, [pc, #504]	@ (800e368 <_printf_float+0x2d8>)
 800e16e:	e7d4      	b.n	800e11a <_printf_float+0x8a>
 800e170:	6863      	ldr	r3, [r4, #4]
 800e172:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e176:	9206      	str	r2, [sp, #24]
 800e178:	1c5a      	adds	r2, r3, #1
 800e17a:	d13b      	bne.n	800e1f4 <_printf_float+0x164>
 800e17c:	2306      	movs	r3, #6
 800e17e:	6063      	str	r3, [r4, #4]
 800e180:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e184:	2300      	movs	r3, #0
 800e186:	6022      	str	r2, [r4, #0]
 800e188:	9303      	str	r3, [sp, #12]
 800e18a:	ab0a      	add	r3, sp, #40	@ 0x28
 800e18c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e190:	ab09      	add	r3, sp, #36	@ 0x24
 800e192:	9300      	str	r3, [sp, #0]
 800e194:	6861      	ldr	r1, [r4, #4]
 800e196:	ec49 8b10 	vmov	d0, r8, r9
 800e19a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e19e:	4628      	mov	r0, r5
 800e1a0:	f7ff fed6 	bl	800df50 <__cvt>
 800e1a4:	9b06      	ldr	r3, [sp, #24]
 800e1a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e1a8:	2b47      	cmp	r3, #71	@ 0x47
 800e1aa:	4680      	mov	r8, r0
 800e1ac:	d129      	bne.n	800e202 <_printf_float+0x172>
 800e1ae:	1cc8      	adds	r0, r1, #3
 800e1b0:	db02      	blt.n	800e1b8 <_printf_float+0x128>
 800e1b2:	6863      	ldr	r3, [r4, #4]
 800e1b4:	4299      	cmp	r1, r3
 800e1b6:	dd41      	ble.n	800e23c <_printf_float+0x1ac>
 800e1b8:	f1aa 0a02 	sub.w	sl, sl, #2
 800e1bc:	fa5f fa8a 	uxtb.w	sl, sl
 800e1c0:	3901      	subs	r1, #1
 800e1c2:	4652      	mov	r2, sl
 800e1c4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e1c8:	9109      	str	r1, [sp, #36]	@ 0x24
 800e1ca:	f7ff ff26 	bl	800e01a <__exponent>
 800e1ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e1d0:	1813      	adds	r3, r2, r0
 800e1d2:	2a01      	cmp	r2, #1
 800e1d4:	4681      	mov	r9, r0
 800e1d6:	6123      	str	r3, [r4, #16]
 800e1d8:	dc02      	bgt.n	800e1e0 <_printf_float+0x150>
 800e1da:	6822      	ldr	r2, [r4, #0]
 800e1dc:	07d2      	lsls	r2, r2, #31
 800e1de:	d501      	bpl.n	800e1e4 <_printf_float+0x154>
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	6123      	str	r3, [r4, #16]
 800e1e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d0a2      	beq.n	800e132 <_printf_float+0xa2>
 800e1ec:	232d      	movs	r3, #45	@ 0x2d
 800e1ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e1f2:	e79e      	b.n	800e132 <_printf_float+0xa2>
 800e1f4:	9a06      	ldr	r2, [sp, #24]
 800e1f6:	2a47      	cmp	r2, #71	@ 0x47
 800e1f8:	d1c2      	bne.n	800e180 <_printf_float+0xf0>
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d1c0      	bne.n	800e180 <_printf_float+0xf0>
 800e1fe:	2301      	movs	r3, #1
 800e200:	e7bd      	b.n	800e17e <_printf_float+0xee>
 800e202:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e206:	d9db      	bls.n	800e1c0 <_printf_float+0x130>
 800e208:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e20c:	d118      	bne.n	800e240 <_printf_float+0x1b0>
 800e20e:	2900      	cmp	r1, #0
 800e210:	6863      	ldr	r3, [r4, #4]
 800e212:	dd0b      	ble.n	800e22c <_printf_float+0x19c>
 800e214:	6121      	str	r1, [r4, #16]
 800e216:	b913      	cbnz	r3, 800e21e <_printf_float+0x18e>
 800e218:	6822      	ldr	r2, [r4, #0]
 800e21a:	07d0      	lsls	r0, r2, #31
 800e21c:	d502      	bpl.n	800e224 <_printf_float+0x194>
 800e21e:	3301      	adds	r3, #1
 800e220:	440b      	add	r3, r1
 800e222:	6123      	str	r3, [r4, #16]
 800e224:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e226:	f04f 0900 	mov.w	r9, #0
 800e22a:	e7db      	b.n	800e1e4 <_printf_float+0x154>
 800e22c:	b913      	cbnz	r3, 800e234 <_printf_float+0x1a4>
 800e22e:	6822      	ldr	r2, [r4, #0]
 800e230:	07d2      	lsls	r2, r2, #31
 800e232:	d501      	bpl.n	800e238 <_printf_float+0x1a8>
 800e234:	3302      	adds	r3, #2
 800e236:	e7f4      	b.n	800e222 <_printf_float+0x192>
 800e238:	2301      	movs	r3, #1
 800e23a:	e7f2      	b.n	800e222 <_printf_float+0x192>
 800e23c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e240:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e242:	4299      	cmp	r1, r3
 800e244:	db05      	blt.n	800e252 <_printf_float+0x1c2>
 800e246:	6823      	ldr	r3, [r4, #0]
 800e248:	6121      	str	r1, [r4, #16]
 800e24a:	07d8      	lsls	r0, r3, #31
 800e24c:	d5ea      	bpl.n	800e224 <_printf_float+0x194>
 800e24e:	1c4b      	adds	r3, r1, #1
 800e250:	e7e7      	b.n	800e222 <_printf_float+0x192>
 800e252:	2900      	cmp	r1, #0
 800e254:	bfd4      	ite	le
 800e256:	f1c1 0202 	rsble	r2, r1, #2
 800e25a:	2201      	movgt	r2, #1
 800e25c:	4413      	add	r3, r2
 800e25e:	e7e0      	b.n	800e222 <_printf_float+0x192>
 800e260:	6823      	ldr	r3, [r4, #0]
 800e262:	055a      	lsls	r2, r3, #21
 800e264:	d407      	bmi.n	800e276 <_printf_float+0x1e6>
 800e266:	6923      	ldr	r3, [r4, #16]
 800e268:	4642      	mov	r2, r8
 800e26a:	4631      	mov	r1, r6
 800e26c:	4628      	mov	r0, r5
 800e26e:	47b8      	blx	r7
 800e270:	3001      	adds	r0, #1
 800e272:	d12b      	bne.n	800e2cc <_printf_float+0x23c>
 800e274:	e767      	b.n	800e146 <_printf_float+0xb6>
 800e276:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e27a:	f240 80dd 	bls.w	800e438 <_printf_float+0x3a8>
 800e27e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e282:	2200      	movs	r2, #0
 800e284:	2300      	movs	r3, #0
 800e286:	f7f2 fc1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e28a:	2800      	cmp	r0, #0
 800e28c:	d033      	beq.n	800e2f6 <_printf_float+0x266>
 800e28e:	4a37      	ldr	r2, [pc, #220]	@ (800e36c <_printf_float+0x2dc>)
 800e290:	2301      	movs	r3, #1
 800e292:	4631      	mov	r1, r6
 800e294:	4628      	mov	r0, r5
 800e296:	47b8      	blx	r7
 800e298:	3001      	adds	r0, #1
 800e29a:	f43f af54 	beq.w	800e146 <_printf_float+0xb6>
 800e29e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e2a2:	4543      	cmp	r3, r8
 800e2a4:	db02      	blt.n	800e2ac <_printf_float+0x21c>
 800e2a6:	6823      	ldr	r3, [r4, #0]
 800e2a8:	07d8      	lsls	r0, r3, #31
 800e2aa:	d50f      	bpl.n	800e2cc <_printf_float+0x23c>
 800e2ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e2b0:	4631      	mov	r1, r6
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	47b8      	blx	r7
 800e2b6:	3001      	adds	r0, #1
 800e2b8:	f43f af45 	beq.w	800e146 <_printf_float+0xb6>
 800e2bc:	f04f 0900 	mov.w	r9, #0
 800e2c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800e2c4:	f104 0a1a 	add.w	sl, r4, #26
 800e2c8:	45c8      	cmp	r8, r9
 800e2ca:	dc09      	bgt.n	800e2e0 <_printf_float+0x250>
 800e2cc:	6823      	ldr	r3, [r4, #0]
 800e2ce:	079b      	lsls	r3, r3, #30
 800e2d0:	f100 8103 	bmi.w	800e4da <_printf_float+0x44a>
 800e2d4:	68e0      	ldr	r0, [r4, #12]
 800e2d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2d8:	4298      	cmp	r0, r3
 800e2da:	bfb8      	it	lt
 800e2dc:	4618      	movlt	r0, r3
 800e2de:	e734      	b.n	800e14a <_printf_float+0xba>
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	4652      	mov	r2, sl
 800e2e4:	4631      	mov	r1, r6
 800e2e6:	4628      	mov	r0, r5
 800e2e8:	47b8      	blx	r7
 800e2ea:	3001      	adds	r0, #1
 800e2ec:	f43f af2b 	beq.w	800e146 <_printf_float+0xb6>
 800e2f0:	f109 0901 	add.w	r9, r9, #1
 800e2f4:	e7e8      	b.n	800e2c8 <_printf_float+0x238>
 800e2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	dc39      	bgt.n	800e370 <_printf_float+0x2e0>
 800e2fc:	4a1b      	ldr	r2, [pc, #108]	@ (800e36c <_printf_float+0x2dc>)
 800e2fe:	2301      	movs	r3, #1
 800e300:	4631      	mov	r1, r6
 800e302:	4628      	mov	r0, r5
 800e304:	47b8      	blx	r7
 800e306:	3001      	adds	r0, #1
 800e308:	f43f af1d 	beq.w	800e146 <_printf_float+0xb6>
 800e30c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800e310:	ea59 0303 	orrs.w	r3, r9, r3
 800e314:	d102      	bne.n	800e31c <_printf_float+0x28c>
 800e316:	6823      	ldr	r3, [r4, #0]
 800e318:	07d9      	lsls	r1, r3, #31
 800e31a:	d5d7      	bpl.n	800e2cc <_printf_float+0x23c>
 800e31c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e320:	4631      	mov	r1, r6
 800e322:	4628      	mov	r0, r5
 800e324:	47b8      	blx	r7
 800e326:	3001      	adds	r0, #1
 800e328:	f43f af0d 	beq.w	800e146 <_printf_float+0xb6>
 800e32c:	f04f 0a00 	mov.w	sl, #0
 800e330:	f104 0b1a 	add.w	fp, r4, #26
 800e334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e336:	425b      	negs	r3, r3
 800e338:	4553      	cmp	r3, sl
 800e33a:	dc01      	bgt.n	800e340 <_printf_float+0x2b0>
 800e33c:	464b      	mov	r3, r9
 800e33e:	e793      	b.n	800e268 <_printf_float+0x1d8>
 800e340:	2301      	movs	r3, #1
 800e342:	465a      	mov	r2, fp
 800e344:	4631      	mov	r1, r6
 800e346:	4628      	mov	r0, r5
 800e348:	47b8      	blx	r7
 800e34a:	3001      	adds	r0, #1
 800e34c:	f43f aefb 	beq.w	800e146 <_printf_float+0xb6>
 800e350:	f10a 0a01 	add.w	sl, sl, #1
 800e354:	e7ee      	b.n	800e334 <_printf_float+0x2a4>
 800e356:	bf00      	nop
 800e358:	7fefffff 	.word	0x7fefffff
 800e35c:	08012250 	.word	0x08012250
 800e360:	0801224c 	.word	0x0801224c
 800e364:	08012258 	.word	0x08012258
 800e368:	08012254 	.word	0x08012254
 800e36c:	0801225c 	.word	0x0801225c
 800e370:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e372:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e376:	4553      	cmp	r3, sl
 800e378:	bfa8      	it	ge
 800e37a:	4653      	movge	r3, sl
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	4699      	mov	r9, r3
 800e380:	dc36      	bgt.n	800e3f0 <_printf_float+0x360>
 800e382:	f04f 0b00 	mov.w	fp, #0
 800e386:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e38a:	f104 021a 	add.w	r2, r4, #26
 800e38e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e390:	9306      	str	r3, [sp, #24]
 800e392:	eba3 0309 	sub.w	r3, r3, r9
 800e396:	455b      	cmp	r3, fp
 800e398:	dc31      	bgt.n	800e3fe <_printf_float+0x36e>
 800e39a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e39c:	459a      	cmp	sl, r3
 800e39e:	dc3a      	bgt.n	800e416 <_printf_float+0x386>
 800e3a0:	6823      	ldr	r3, [r4, #0]
 800e3a2:	07da      	lsls	r2, r3, #31
 800e3a4:	d437      	bmi.n	800e416 <_printf_float+0x386>
 800e3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3a8:	ebaa 0903 	sub.w	r9, sl, r3
 800e3ac:	9b06      	ldr	r3, [sp, #24]
 800e3ae:	ebaa 0303 	sub.w	r3, sl, r3
 800e3b2:	4599      	cmp	r9, r3
 800e3b4:	bfa8      	it	ge
 800e3b6:	4699      	movge	r9, r3
 800e3b8:	f1b9 0f00 	cmp.w	r9, #0
 800e3bc:	dc33      	bgt.n	800e426 <_printf_float+0x396>
 800e3be:	f04f 0800 	mov.w	r8, #0
 800e3c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e3c6:	f104 0b1a 	add.w	fp, r4, #26
 800e3ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3cc:	ebaa 0303 	sub.w	r3, sl, r3
 800e3d0:	eba3 0309 	sub.w	r3, r3, r9
 800e3d4:	4543      	cmp	r3, r8
 800e3d6:	f77f af79 	ble.w	800e2cc <_printf_float+0x23c>
 800e3da:	2301      	movs	r3, #1
 800e3dc:	465a      	mov	r2, fp
 800e3de:	4631      	mov	r1, r6
 800e3e0:	4628      	mov	r0, r5
 800e3e2:	47b8      	blx	r7
 800e3e4:	3001      	adds	r0, #1
 800e3e6:	f43f aeae 	beq.w	800e146 <_printf_float+0xb6>
 800e3ea:	f108 0801 	add.w	r8, r8, #1
 800e3ee:	e7ec      	b.n	800e3ca <_printf_float+0x33a>
 800e3f0:	4642      	mov	r2, r8
 800e3f2:	4631      	mov	r1, r6
 800e3f4:	4628      	mov	r0, r5
 800e3f6:	47b8      	blx	r7
 800e3f8:	3001      	adds	r0, #1
 800e3fa:	d1c2      	bne.n	800e382 <_printf_float+0x2f2>
 800e3fc:	e6a3      	b.n	800e146 <_printf_float+0xb6>
 800e3fe:	2301      	movs	r3, #1
 800e400:	4631      	mov	r1, r6
 800e402:	4628      	mov	r0, r5
 800e404:	9206      	str	r2, [sp, #24]
 800e406:	47b8      	blx	r7
 800e408:	3001      	adds	r0, #1
 800e40a:	f43f ae9c 	beq.w	800e146 <_printf_float+0xb6>
 800e40e:	9a06      	ldr	r2, [sp, #24]
 800e410:	f10b 0b01 	add.w	fp, fp, #1
 800e414:	e7bb      	b.n	800e38e <_printf_float+0x2fe>
 800e416:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e41a:	4631      	mov	r1, r6
 800e41c:	4628      	mov	r0, r5
 800e41e:	47b8      	blx	r7
 800e420:	3001      	adds	r0, #1
 800e422:	d1c0      	bne.n	800e3a6 <_printf_float+0x316>
 800e424:	e68f      	b.n	800e146 <_printf_float+0xb6>
 800e426:	9a06      	ldr	r2, [sp, #24]
 800e428:	464b      	mov	r3, r9
 800e42a:	4442      	add	r2, r8
 800e42c:	4631      	mov	r1, r6
 800e42e:	4628      	mov	r0, r5
 800e430:	47b8      	blx	r7
 800e432:	3001      	adds	r0, #1
 800e434:	d1c3      	bne.n	800e3be <_printf_float+0x32e>
 800e436:	e686      	b.n	800e146 <_printf_float+0xb6>
 800e438:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e43c:	f1ba 0f01 	cmp.w	sl, #1
 800e440:	dc01      	bgt.n	800e446 <_printf_float+0x3b6>
 800e442:	07db      	lsls	r3, r3, #31
 800e444:	d536      	bpl.n	800e4b4 <_printf_float+0x424>
 800e446:	2301      	movs	r3, #1
 800e448:	4642      	mov	r2, r8
 800e44a:	4631      	mov	r1, r6
 800e44c:	4628      	mov	r0, r5
 800e44e:	47b8      	blx	r7
 800e450:	3001      	adds	r0, #1
 800e452:	f43f ae78 	beq.w	800e146 <_printf_float+0xb6>
 800e456:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e45a:	4631      	mov	r1, r6
 800e45c:	4628      	mov	r0, r5
 800e45e:	47b8      	blx	r7
 800e460:	3001      	adds	r0, #1
 800e462:	f43f ae70 	beq.w	800e146 <_printf_float+0xb6>
 800e466:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e46a:	2200      	movs	r2, #0
 800e46c:	2300      	movs	r3, #0
 800e46e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e472:	f7f2 fb29 	bl	8000ac8 <__aeabi_dcmpeq>
 800e476:	b9c0      	cbnz	r0, 800e4aa <_printf_float+0x41a>
 800e478:	4653      	mov	r3, sl
 800e47a:	f108 0201 	add.w	r2, r8, #1
 800e47e:	4631      	mov	r1, r6
 800e480:	4628      	mov	r0, r5
 800e482:	47b8      	blx	r7
 800e484:	3001      	adds	r0, #1
 800e486:	d10c      	bne.n	800e4a2 <_printf_float+0x412>
 800e488:	e65d      	b.n	800e146 <_printf_float+0xb6>
 800e48a:	2301      	movs	r3, #1
 800e48c:	465a      	mov	r2, fp
 800e48e:	4631      	mov	r1, r6
 800e490:	4628      	mov	r0, r5
 800e492:	47b8      	blx	r7
 800e494:	3001      	adds	r0, #1
 800e496:	f43f ae56 	beq.w	800e146 <_printf_float+0xb6>
 800e49a:	f108 0801 	add.w	r8, r8, #1
 800e49e:	45d0      	cmp	r8, sl
 800e4a0:	dbf3      	blt.n	800e48a <_printf_float+0x3fa>
 800e4a2:	464b      	mov	r3, r9
 800e4a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e4a8:	e6df      	b.n	800e26a <_printf_float+0x1da>
 800e4aa:	f04f 0800 	mov.w	r8, #0
 800e4ae:	f104 0b1a 	add.w	fp, r4, #26
 800e4b2:	e7f4      	b.n	800e49e <_printf_float+0x40e>
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	4642      	mov	r2, r8
 800e4b8:	e7e1      	b.n	800e47e <_printf_float+0x3ee>
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	464a      	mov	r2, r9
 800e4be:	4631      	mov	r1, r6
 800e4c0:	4628      	mov	r0, r5
 800e4c2:	47b8      	blx	r7
 800e4c4:	3001      	adds	r0, #1
 800e4c6:	f43f ae3e 	beq.w	800e146 <_printf_float+0xb6>
 800e4ca:	f108 0801 	add.w	r8, r8, #1
 800e4ce:	68e3      	ldr	r3, [r4, #12]
 800e4d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4d2:	1a5b      	subs	r3, r3, r1
 800e4d4:	4543      	cmp	r3, r8
 800e4d6:	dcf0      	bgt.n	800e4ba <_printf_float+0x42a>
 800e4d8:	e6fc      	b.n	800e2d4 <_printf_float+0x244>
 800e4da:	f04f 0800 	mov.w	r8, #0
 800e4de:	f104 0919 	add.w	r9, r4, #25
 800e4e2:	e7f4      	b.n	800e4ce <_printf_float+0x43e>

0800e4e4 <_printf_common>:
 800e4e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4e8:	4616      	mov	r6, r2
 800e4ea:	4698      	mov	r8, r3
 800e4ec:	688a      	ldr	r2, [r1, #8]
 800e4ee:	690b      	ldr	r3, [r1, #16]
 800e4f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e4f4:	4293      	cmp	r3, r2
 800e4f6:	bfb8      	it	lt
 800e4f8:	4613      	movlt	r3, r2
 800e4fa:	6033      	str	r3, [r6, #0]
 800e4fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e500:	4607      	mov	r7, r0
 800e502:	460c      	mov	r4, r1
 800e504:	b10a      	cbz	r2, 800e50a <_printf_common+0x26>
 800e506:	3301      	adds	r3, #1
 800e508:	6033      	str	r3, [r6, #0]
 800e50a:	6823      	ldr	r3, [r4, #0]
 800e50c:	0699      	lsls	r1, r3, #26
 800e50e:	bf42      	ittt	mi
 800e510:	6833      	ldrmi	r3, [r6, #0]
 800e512:	3302      	addmi	r3, #2
 800e514:	6033      	strmi	r3, [r6, #0]
 800e516:	6825      	ldr	r5, [r4, #0]
 800e518:	f015 0506 	ands.w	r5, r5, #6
 800e51c:	d106      	bne.n	800e52c <_printf_common+0x48>
 800e51e:	f104 0a19 	add.w	sl, r4, #25
 800e522:	68e3      	ldr	r3, [r4, #12]
 800e524:	6832      	ldr	r2, [r6, #0]
 800e526:	1a9b      	subs	r3, r3, r2
 800e528:	42ab      	cmp	r3, r5
 800e52a:	dc26      	bgt.n	800e57a <_printf_common+0x96>
 800e52c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e530:	6822      	ldr	r2, [r4, #0]
 800e532:	3b00      	subs	r3, #0
 800e534:	bf18      	it	ne
 800e536:	2301      	movne	r3, #1
 800e538:	0692      	lsls	r2, r2, #26
 800e53a:	d42b      	bmi.n	800e594 <_printf_common+0xb0>
 800e53c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e540:	4641      	mov	r1, r8
 800e542:	4638      	mov	r0, r7
 800e544:	47c8      	blx	r9
 800e546:	3001      	adds	r0, #1
 800e548:	d01e      	beq.n	800e588 <_printf_common+0xa4>
 800e54a:	6823      	ldr	r3, [r4, #0]
 800e54c:	6922      	ldr	r2, [r4, #16]
 800e54e:	f003 0306 	and.w	r3, r3, #6
 800e552:	2b04      	cmp	r3, #4
 800e554:	bf02      	ittt	eq
 800e556:	68e5      	ldreq	r5, [r4, #12]
 800e558:	6833      	ldreq	r3, [r6, #0]
 800e55a:	1aed      	subeq	r5, r5, r3
 800e55c:	68a3      	ldr	r3, [r4, #8]
 800e55e:	bf0c      	ite	eq
 800e560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e564:	2500      	movne	r5, #0
 800e566:	4293      	cmp	r3, r2
 800e568:	bfc4      	itt	gt
 800e56a:	1a9b      	subgt	r3, r3, r2
 800e56c:	18ed      	addgt	r5, r5, r3
 800e56e:	2600      	movs	r6, #0
 800e570:	341a      	adds	r4, #26
 800e572:	42b5      	cmp	r5, r6
 800e574:	d11a      	bne.n	800e5ac <_printf_common+0xc8>
 800e576:	2000      	movs	r0, #0
 800e578:	e008      	b.n	800e58c <_printf_common+0xa8>
 800e57a:	2301      	movs	r3, #1
 800e57c:	4652      	mov	r2, sl
 800e57e:	4641      	mov	r1, r8
 800e580:	4638      	mov	r0, r7
 800e582:	47c8      	blx	r9
 800e584:	3001      	adds	r0, #1
 800e586:	d103      	bne.n	800e590 <_printf_common+0xac>
 800e588:	f04f 30ff 	mov.w	r0, #4294967295
 800e58c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e590:	3501      	adds	r5, #1
 800e592:	e7c6      	b.n	800e522 <_printf_common+0x3e>
 800e594:	18e1      	adds	r1, r4, r3
 800e596:	1c5a      	adds	r2, r3, #1
 800e598:	2030      	movs	r0, #48	@ 0x30
 800e59a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e59e:	4422      	add	r2, r4
 800e5a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e5a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e5a8:	3302      	adds	r3, #2
 800e5aa:	e7c7      	b.n	800e53c <_printf_common+0x58>
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	4622      	mov	r2, r4
 800e5b0:	4641      	mov	r1, r8
 800e5b2:	4638      	mov	r0, r7
 800e5b4:	47c8      	blx	r9
 800e5b6:	3001      	adds	r0, #1
 800e5b8:	d0e6      	beq.n	800e588 <_printf_common+0xa4>
 800e5ba:	3601      	adds	r6, #1
 800e5bc:	e7d9      	b.n	800e572 <_printf_common+0x8e>
	...

0800e5c0 <_printf_i>:
 800e5c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e5c4:	7e0f      	ldrb	r7, [r1, #24]
 800e5c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e5c8:	2f78      	cmp	r7, #120	@ 0x78
 800e5ca:	4691      	mov	r9, r2
 800e5cc:	4680      	mov	r8, r0
 800e5ce:	460c      	mov	r4, r1
 800e5d0:	469a      	mov	sl, r3
 800e5d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e5d6:	d807      	bhi.n	800e5e8 <_printf_i+0x28>
 800e5d8:	2f62      	cmp	r7, #98	@ 0x62
 800e5da:	d80a      	bhi.n	800e5f2 <_printf_i+0x32>
 800e5dc:	2f00      	cmp	r7, #0
 800e5de:	f000 80d1 	beq.w	800e784 <_printf_i+0x1c4>
 800e5e2:	2f58      	cmp	r7, #88	@ 0x58
 800e5e4:	f000 80b8 	beq.w	800e758 <_printf_i+0x198>
 800e5e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e5ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e5f0:	e03a      	b.n	800e668 <_printf_i+0xa8>
 800e5f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e5f6:	2b15      	cmp	r3, #21
 800e5f8:	d8f6      	bhi.n	800e5e8 <_printf_i+0x28>
 800e5fa:	a101      	add	r1, pc, #4	@ (adr r1, 800e600 <_printf_i+0x40>)
 800e5fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e600:	0800e659 	.word	0x0800e659
 800e604:	0800e66d 	.word	0x0800e66d
 800e608:	0800e5e9 	.word	0x0800e5e9
 800e60c:	0800e5e9 	.word	0x0800e5e9
 800e610:	0800e5e9 	.word	0x0800e5e9
 800e614:	0800e5e9 	.word	0x0800e5e9
 800e618:	0800e66d 	.word	0x0800e66d
 800e61c:	0800e5e9 	.word	0x0800e5e9
 800e620:	0800e5e9 	.word	0x0800e5e9
 800e624:	0800e5e9 	.word	0x0800e5e9
 800e628:	0800e5e9 	.word	0x0800e5e9
 800e62c:	0800e76b 	.word	0x0800e76b
 800e630:	0800e697 	.word	0x0800e697
 800e634:	0800e725 	.word	0x0800e725
 800e638:	0800e5e9 	.word	0x0800e5e9
 800e63c:	0800e5e9 	.word	0x0800e5e9
 800e640:	0800e78d 	.word	0x0800e78d
 800e644:	0800e5e9 	.word	0x0800e5e9
 800e648:	0800e697 	.word	0x0800e697
 800e64c:	0800e5e9 	.word	0x0800e5e9
 800e650:	0800e5e9 	.word	0x0800e5e9
 800e654:	0800e72d 	.word	0x0800e72d
 800e658:	6833      	ldr	r3, [r6, #0]
 800e65a:	1d1a      	adds	r2, r3, #4
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	6032      	str	r2, [r6, #0]
 800e660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e668:	2301      	movs	r3, #1
 800e66a:	e09c      	b.n	800e7a6 <_printf_i+0x1e6>
 800e66c:	6833      	ldr	r3, [r6, #0]
 800e66e:	6820      	ldr	r0, [r4, #0]
 800e670:	1d19      	adds	r1, r3, #4
 800e672:	6031      	str	r1, [r6, #0]
 800e674:	0606      	lsls	r6, r0, #24
 800e676:	d501      	bpl.n	800e67c <_printf_i+0xbc>
 800e678:	681d      	ldr	r5, [r3, #0]
 800e67a:	e003      	b.n	800e684 <_printf_i+0xc4>
 800e67c:	0645      	lsls	r5, r0, #25
 800e67e:	d5fb      	bpl.n	800e678 <_printf_i+0xb8>
 800e680:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e684:	2d00      	cmp	r5, #0
 800e686:	da03      	bge.n	800e690 <_printf_i+0xd0>
 800e688:	232d      	movs	r3, #45	@ 0x2d
 800e68a:	426d      	negs	r5, r5
 800e68c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e690:	4858      	ldr	r0, [pc, #352]	@ (800e7f4 <_printf_i+0x234>)
 800e692:	230a      	movs	r3, #10
 800e694:	e011      	b.n	800e6ba <_printf_i+0xfa>
 800e696:	6821      	ldr	r1, [r4, #0]
 800e698:	6833      	ldr	r3, [r6, #0]
 800e69a:	0608      	lsls	r0, r1, #24
 800e69c:	f853 5b04 	ldr.w	r5, [r3], #4
 800e6a0:	d402      	bmi.n	800e6a8 <_printf_i+0xe8>
 800e6a2:	0649      	lsls	r1, r1, #25
 800e6a4:	bf48      	it	mi
 800e6a6:	b2ad      	uxthmi	r5, r5
 800e6a8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e6aa:	4852      	ldr	r0, [pc, #328]	@ (800e7f4 <_printf_i+0x234>)
 800e6ac:	6033      	str	r3, [r6, #0]
 800e6ae:	bf14      	ite	ne
 800e6b0:	230a      	movne	r3, #10
 800e6b2:	2308      	moveq	r3, #8
 800e6b4:	2100      	movs	r1, #0
 800e6b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e6ba:	6866      	ldr	r6, [r4, #4]
 800e6bc:	60a6      	str	r6, [r4, #8]
 800e6be:	2e00      	cmp	r6, #0
 800e6c0:	db05      	blt.n	800e6ce <_printf_i+0x10e>
 800e6c2:	6821      	ldr	r1, [r4, #0]
 800e6c4:	432e      	orrs	r6, r5
 800e6c6:	f021 0104 	bic.w	r1, r1, #4
 800e6ca:	6021      	str	r1, [r4, #0]
 800e6cc:	d04b      	beq.n	800e766 <_printf_i+0x1a6>
 800e6ce:	4616      	mov	r6, r2
 800e6d0:	fbb5 f1f3 	udiv	r1, r5, r3
 800e6d4:	fb03 5711 	mls	r7, r3, r1, r5
 800e6d8:	5dc7      	ldrb	r7, [r0, r7]
 800e6da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e6de:	462f      	mov	r7, r5
 800e6e0:	42bb      	cmp	r3, r7
 800e6e2:	460d      	mov	r5, r1
 800e6e4:	d9f4      	bls.n	800e6d0 <_printf_i+0x110>
 800e6e6:	2b08      	cmp	r3, #8
 800e6e8:	d10b      	bne.n	800e702 <_printf_i+0x142>
 800e6ea:	6823      	ldr	r3, [r4, #0]
 800e6ec:	07df      	lsls	r7, r3, #31
 800e6ee:	d508      	bpl.n	800e702 <_printf_i+0x142>
 800e6f0:	6923      	ldr	r3, [r4, #16]
 800e6f2:	6861      	ldr	r1, [r4, #4]
 800e6f4:	4299      	cmp	r1, r3
 800e6f6:	bfde      	ittt	le
 800e6f8:	2330      	movle	r3, #48	@ 0x30
 800e6fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e6fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e702:	1b92      	subs	r2, r2, r6
 800e704:	6122      	str	r2, [r4, #16]
 800e706:	f8cd a000 	str.w	sl, [sp]
 800e70a:	464b      	mov	r3, r9
 800e70c:	aa03      	add	r2, sp, #12
 800e70e:	4621      	mov	r1, r4
 800e710:	4640      	mov	r0, r8
 800e712:	f7ff fee7 	bl	800e4e4 <_printf_common>
 800e716:	3001      	adds	r0, #1
 800e718:	d14a      	bne.n	800e7b0 <_printf_i+0x1f0>
 800e71a:	f04f 30ff 	mov.w	r0, #4294967295
 800e71e:	b004      	add	sp, #16
 800e720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e724:	6823      	ldr	r3, [r4, #0]
 800e726:	f043 0320 	orr.w	r3, r3, #32
 800e72a:	6023      	str	r3, [r4, #0]
 800e72c:	4832      	ldr	r0, [pc, #200]	@ (800e7f8 <_printf_i+0x238>)
 800e72e:	2778      	movs	r7, #120	@ 0x78
 800e730:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e734:	6823      	ldr	r3, [r4, #0]
 800e736:	6831      	ldr	r1, [r6, #0]
 800e738:	061f      	lsls	r7, r3, #24
 800e73a:	f851 5b04 	ldr.w	r5, [r1], #4
 800e73e:	d402      	bmi.n	800e746 <_printf_i+0x186>
 800e740:	065f      	lsls	r7, r3, #25
 800e742:	bf48      	it	mi
 800e744:	b2ad      	uxthmi	r5, r5
 800e746:	6031      	str	r1, [r6, #0]
 800e748:	07d9      	lsls	r1, r3, #31
 800e74a:	bf44      	itt	mi
 800e74c:	f043 0320 	orrmi.w	r3, r3, #32
 800e750:	6023      	strmi	r3, [r4, #0]
 800e752:	b11d      	cbz	r5, 800e75c <_printf_i+0x19c>
 800e754:	2310      	movs	r3, #16
 800e756:	e7ad      	b.n	800e6b4 <_printf_i+0xf4>
 800e758:	4826      	ldr	r0, [pc, #152]	@ (800e7f4 <_printf_i+0x234>)
 800e75a:	e7e9      	b.n	800e730 <_printf_i+0x170>
 800e75c:	6823      	ldr	r3, [r4, #0]
 800e75e:	f023 0320 	bic.w	r3, r3, #32
 800e762:	6023      	str	r3, [r4, #0]
 800e764:	e7f6      	b.n	800e754 <_printf_i+0x194>
 800e766:	4616      	mov	r6, r2
 800e768:	e7bd      	b.n	800e6e6 <_printf_i+0x126>
 800e76a:	6833      	ldr	r3, [r6, #0]
 800e76c:	6825      	ldr	r5, [r4, #0]
 800e76e:	6961      	ldr	r1, [r4, #20]
 800e770:	1d18      	adds	r0, r3, #4
 800e772:	6030      	str	r0, [r6, #0]
 800e774:	062e      	lsls	r6, r5, #24
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	d501      	bpl.n	800e77e <_printf_i+0x1be>
 800e77a:	6019      	str	r1, [r3, #0]
 800e77c:	e002      	b.n	800e784 <_printf_i+0x1c4>
 800e77e:	0668      	lsls	r0, r5, #25
 800e780:	d5fb      	bpl.n	800e77a <_printf_i+0x1ba>
 800e782:	8019      	strh	r1, [r3, #0]
 800e784:	2300      	movs	r3, #0
 800e786:	6123      	str	r3, [r4, #16]
 800e788:	4616      	mov	r6, r2
 800e78a:	e7bc      	b.n	800e706 <_printf_i+0x146>
 800e78c:	6833      	ldr	r3, [r6, #0]
 800e78e:	1d1a      	adds	r2, r3, #4
 800e790:	6032      	str	r2, [r6, #0]
 800e792:	681e      	ldr	r6, [r3, #0]
 800e794:	6862      	ldr	r2, [r4, #4]
 800e796:	2100      	movs	r1, #0
 800e798:	4630      	mov	r0, r6
 800e79a:	f7f1 fd19 	bl	80001d0 <memchr>
 800e79e:	b108      	cbz	r0, 800e7a4 <_printf_i+0x1e4>
 800e7a0:	1b80      	subs	r0, r0, r6
 800e7a2:	6060      	str	r0, [r4, #4]
 800e7a4:	6863      	ldr	r3, [r4, #4]
 800e7a6:	6123      	str	r3, [r4, #16]
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7ae:	e7aa      	b.n	800e706 <_printf_i+0x146>
 800e7b0:	6923      	ldr	r3, [r4, #16]
 800e7b2:	4632      	mov	r2, r6
 800e7b4:	4649      	mov	r1, r9
 800e7b6:	4640      	mov	r0, r8
 800e7b8:	47d0      	blx	sl
 800e7ba:	3001      	adds	r0, #1
 800e7bc:	d0ad      	beq.n	800e71a <_printf_i+0x15a>
 800e7be:	6823      	ldr	r3, [r4, #0]
 800e7c0:	079b      	lsls	r3, r3, #30
 800e7c2:	d413      	bmi.n	800e7ec <_printf_i+0x22c>
 800e7c4:	68e0      	ldr	r0, [r4, #12]
 800e7c6:	9b03      	ldr	r3, [sp, #12]
 800e7c8:	4298      	cmp	r0, r3
 800e7ca:	bfb8      	it	lt
 800e7cc:	4618      	movlt	r0, r3
 800e7ce:	e7a6      	b.n	800e71e <_printf_i+0x15e>
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	4632      	mov	r2, r6
 800e7d4:	4649      	mov	r1, r9
 800e7d6:	4640      	mov	r0, r8
 800e7d8:	47d0      	blx	sl
 800e7da:	3001      	adds	r0, #1
 800e7dc:	d09d      	beq.n	800e71a <_printf_i+0x15a>
 800e7de:	3501      	adds	r5, #1
 800e7e0:	68e3      	ldr	r3, [r4, #12]
 800e7e2:	9903      	ldr	r1, [sp, #12]
 800e7e4:	1a5b      	subs	r3, r3, r1
 800e7e6:	42ab      	cmp	r3, r5
 800e7e8:	dcf2      	bgt.n	800e7d0 <_printf_i+0x210>
 800e7ea:	e7eb      	b.n	800e7c4 <_printf_i+0x204>
 800e7ec:	2500      	movs	r5, #0
 800e7ee:	f104 0619 	add.w	r6, r4, #25
 800e7f2:	e7f5      	b.n	800e7e0 <_printf_i+0x220>
 800e7f4:	0801225e 	.word	0x0801225e
 800e7f8:	0801226f 	.word	0x0801226f

0800e7fc <std>:
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	b510      	push	{r4, lr}
 800e800:	4604      	mov	r4, r0
 800e802:	e9c0 3300 	strd	r3, r3, [r0]
 800e806:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e80a:	6083      	str	r3, [r0, #8]
 800e80c:	8181      	strh	r1, [r0, #12]
 800e80e:	6643      	str	r3, [r0, #100]	@ 0x64
 800e810:	81c2      	strh	r2, [r0, #14]
 800e812:	6183      	str	r3, [r0, #24]
 800e814:	4619      	mov	r1, r3
 800e816:	2208      	movs	r2, #8
 800e818:	305c      	adds	r0, #92	@ 0x5c
 800e81a:	f000 fa61 	bl	800ece0 <memset>
 800e81e:	4b0d      	ldr	r3, [pc, #52]	@ (800e854 <std+0x58>)
 800e820:	6263      	str	r3, [r4, #36]	@ 0x24
 800e822:	4b0d      	ldr	r3, [pc, #52]	@ (800e858 <std+0x5c>)
 800e824:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e826:	4b0d      	ldr	r3, [pc, #52]	@ (800e85c <std+0x60>)
 800e828:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e82a:	4b0d      	ldr	r3, [pc, #52]	@ (800e860 <std+0x64>)
 800e82c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e82e:	4b0d      	ldr	r3, [pc, #52]	@ (800e864 <std+0x68>)
 800e830:	6224      	str	r4, [r4, #32]
 800e832:	429c      	cmp	r4, r3
 800e834:	d006      	beq.n	800e844 <std+0x48>
 800e836:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e83a:	4294      	cmp	r4, r2
 800e83c:	d002      	beq.n	800e844 <std+0x48>
 800e83e:	33d0      	adds	r3, #208	@ 0xd0
 800e840:	429c      	cmp	r4, r3
 800e842:	d105      	bne.n	800e850 <std+0x54>
 800e844:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e84c:	f000 bac4 	b.w	800edd8 <__retarget_lock_init_recursive>
 800e850:	bd10      	pop	{r4, pc}
 800e852:	bf00      	nop
 800e854:	0800eb11 	.word	0x0800eb11
 800e858:	0800eb33 	.word	0x0800eb33
 800e85c:	0800eb6b 	.word	0x0800eb6b
 800e860:	0800eb8f 	.word	0x0800eb8f
 800e864:	20001808 	.word	0x20001808

0800e868 <stdio_exit_handler>:
 800e868:	4a02      	ldr	r2, [pc, #8]	@ (800e874 <stdio_exit_handler+0xc>)
 800e86a:	4903      	ldr	r1, [pc, #12]	@ (800e878 <stdio_exit_handler+0x10>)
 800e86c:	4803      	ldr	r0, [pc, #12]	@ (800e87c <stdio_exit_handler+0x14>)
 800e86e:	f000 b869 	b.w	800e944 <_fwalk_sglue>
 800e872:	bf00      	nop
 800e874:	20000134 	.word	0x20000134
 800e878:	080109e1 	.word	0x080109e1
 800e87c:	20000144 	.word	0x20000144

0800e880 <cleanup_stdio>:
 800e880:	6841      	ldr	r1, [r0, #4]
 800e882:	4b0c      	ldr	r3, [pc, #48]	@ (800e8b4 <cleanup_stdio+0x34>)
 800e884:	4299      	cmp	r1, r3
 800e886:	b510      	push	{r4, lr}
 800e888:	4604      	mov	r4, r0
 800e88a:	d001      	beq.n	800e890 <cleanup_stdio+0x10>
 800e88c:	f002 f8a8 	bl	80109e0 <_fflush_r>
 800e890:	68a1      	ldr	r1, [r4, #8]
 800e892:	4b09      	ldr	r3, [pc, #36]	@ (800e8b8 <cleanup_stdio+0x38>)
 800e894:	4299      	cmp	r1, r3
 800e896:	d002      	beq.n	800e89e <cleanup_stdio+0x1e>
 800e898:	4620      	mov	r0, r4
 800e89a:	f002 f8a1 	bl	80109e0 <_fflush_r>
 800e89e:	68e1      	ldr	r1, [r4, #12]
 800e8a0:	4b06      	ldr	r3, [pc, #24]	@ (800e8bc <cleanup_stdio+0x3c>)
 800e8a2:	4299      	cmp	r1, r3
 800e8a4:	d004      	beq.n	800e8b0 <cleanup_stdio+0x30>
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8ac:	f002 b898 	b.w	80109e0 <_fflush_r>
 800e8b0:	bd10      	pop	{r4, pc}
 800e8b2:	bf00      	nop
 800e8b4:	20001808 	.word	0x20001808
 800e8b8:	20001870 	.word	0x20001870
 800e8bc:	200018d8 	.word	0x200018d8

0800e8c0 <global_stdio_init.part.0>:
 800e8c0:	b510      	push	{r4, lr}
 800e8c2:	4b0b      	ldr	r3, [pc, #44]	@ (800e8f0 <global_stdio_init.part.0+0x30>)
 800e8c4:	4c0b      	ldr	r4, [pc, #44]	@ (800e8f4 <global_stdio_init.part.0+0x34>)
 800e8c6:	4a0c      	ldr	r2, [pc, #48]	@ (800e8f8 <global_stdio_init.part.0+0x38>)
 800e8c8:	601a      	str	r2, [r3, #0]
 800e8ca:	4620      	mov	r0, r4
 800e8cc:	2200      	movs	r2, #0
 800e8ce:	2104      	movs	r1, #4
 800e8d0:	f7ff ff94 	bl	800e7fc <std>
 800e8d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e8d8:	2201      	movs	r2, #1
 800e8da:	2109      	movs	r1, #9
 800e8dc:	f7ff ff8e 	bl	800e7fc <std>
 800e8e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e8e4:	2202      	movs	r2, #2
 800e8e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8ea:	2112      	movs	r1, #18
 800e8ec:	f7ff bf86 	b.w	800e7fc <std>
 800e8f0:	20001940 	.word	0x20001940
 800e8f4:	20001808 	.word	0x20001808
 800e8f8:	0800e869 	.word	0x0800e869

0800e8fc <__sfp_lock_acquire>:
 800e8fc:	4801      	ldr	r0, [pc, #4]	@ (800e904 <__sfp_lock_acquire+0x8>)
 800e8fe:	f000 ba6c 	b.w	800edda <__retarget_lock_acquire_recursive>
 800e902:	bf00      	nop
 800e904:	20001949 	.word	0x20001949

0800e908 <__sfp_lock_release>:
 800e908:	4801      	ldr	r0, [pc, #4]	@ (800e910 <__sfp_lock_release+0x8>)
 800e90a:	f000 ba67 	b.w	800eddc <__retarget_lock_release_recursive>
 800e90e:	bf00      	nop
 800e910:	20001949 	.word	0x20001949

0800e914 <__sinit>:
 800e914:	b510      	push	{r4, lr}
 800e916:	4604      	mov	r4, r0
 800e918:	f7ff fff0 	bl	800e8fc <__sfp_lock_acquire>
 800e91c:	6a23      	ldr	r3, [r4, #32]
 800e91e:	b11b      	cbz	r3, 800e928 <__sinit+0x14>
 800e920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e924:	f7ff bff0 	b.w	800e908 <__sfp_lock_release>
 800e928:	4b04      	ldr	r3, [pc, #16]	@ (800e93c <__sinit+0x28>)
 800e92a:	6223      	str	r3, [r4, #32]
 800e92c:	4b04      	ldr	r3, [pc, #16]	@ (800e940 <__sinit+0x2c>)
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d1f5      	bne.n	800e920 <__sinit+0xc>
 800e934:	f7ff ffc4 	bl	800e8c0 <global_stdio_init.part.0>
 800e938:	e7f2      	b.n	800e920 <__sinit+0xc>
 800e93a:	bf00      	nop
 800e93c:	0800e881 	.word	0x0800e881
 800e940:	20001940 	.word	0x20001940

0800e944 <_fwalk_sglue>:
 800e944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e948:	4607      	mov	r7, r0
 800e94a:	4688      	mov	r8, r1
 800e94c:	4614      	mov	r4, r2
 800e94e:	2600      	movs	r6, #0
 800e950:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e954:	f1b9 0901 	subs.w	r9, r9, #1
 800e958:	d505      	bpl.n	800e966 <_fwalk_sglue+0x22>
 800e95a:	6824      	ldr	r4, [r4, #0]
 800e95c:	2c00      	cmp	r4, #0
 800e95e:	d1f7      	bne.n	800e950 <_fwalk_sglue+0xc>
 800e960:	4630      	mov	r0, r6
 800e962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e966:	89ab      	ldrh	r3, [r5, #12]
 800e968:	2b01      	cmp	r3, #1
 800e96a:	d907      	bls.n	800e97c <_fwalk_sglue+0x38>
 800e96c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e970:	3301      	adds	r3, #1
 800e972:	d003      	beq.n	800e97c <_fwalk_sglue+0x38>
 800e974:	4629      	mov	r1, r5
 800e976:	4638      	mov	r0, r7
 800e978:	47c0      	blx	r8
 800e97a:	4306      	orrs	r6, r0
 800e97c:	3568      	adds	r5, #104	@ 0x68
 800e97e:	e7e9      	b.n	800e954 <_fwalk_sglue+0x10>

0800e980 <iprintf>:
 800e980:	b40f      	push	{r0, r1, r2, r3}
 800e982:	b507      	push	{r0, r1, r2, lr}
 800e984:	4906      	ldr	r1, [pc, #24]	@ (800e9a0 <iprintf+0x20>)
 800e986:	ab04      	add	r3, sp, #16
 800e988:	6808      	ldr	r0, [r1, #0]
 800e98a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e98e:	6881      	ldr	r1, [r0, #8]
 800e990:	9301      	str	r3, [sp, #4]
 800e992:	f001 fe89 	bl	80106a8 <_vfiprintf_r>
 800e996:	b003      	add	sp, #12
 800e998:	f85d eb04 	ldr.w	lr, [sp], #4
 800e99c:	b004      	add	sp, #16
 800e99e:	4770      	bx	lr
 800e9a0:	20000140 	.word	0x20000140

0800e9a4 <_puts_r>:
 800e9a4:	6a03      	ldr	r3, [r0, #32]
 800e9a6:	b570      	push	{r4, r5, r6, lr}
 800e9a8:	6884      	ldr	r4, [r0, #8]
 800e9aa:	4605      	mov	r5, r0
 800e9ac:	460e      	mov	r6, r1
 800e9ae:	b90b      	cbnz	r3, 800e9b4 <_puts_r+0x10>
 800e9b0:	f7ff ffb0 	bl	800e914 <__sinit>
 800e9b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e9b6:	07db      	lsls	r3, r3, #31
 800e9b8:	d405      	bmi.n	800e9c6 <_puts_r+0x22>
 800e9ba:	89a3      	ldrh	r3, [r4, #12]
 800e9bc:	0598      	lsls	r0, r3, #22
 800e9be:	d402      	bmi.n	800e9c6 <_puts_r+0x22>
 800e9c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e9c2:	f000 fa0a 	bl	800edda <__retarget_lock_acquire_recursive>
 800e9c6:	89a3      	ldrh	r3, [r4, #12]
 800e9c8:	0719      	lsls	r1, r3, #28
 800e9ca:	d502      	bpl.n	800e9d2 <_puts_r+0x2e>
 800e9cc:	6923      	ldr	r3, [r4, #16]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d135      	bne.n	800ea3e <_puts_r+0x9a>
 800e9d2:	4621      	mov	r1, r4
 800e9d4:	4628      	mov	r0, r5
 800e9d6:	f000 f91d 	bl	800ec14 <__swsetup_r>
 800e9da:	b380      	cbz	r0, 800ea3e <_puts_r+0x9a>
 800e9dc:	f04f 35ff 	mov.w	r5, #4294967295
 800e9e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e9e2:	07da      	lsls	r2, r3, #31
 800e9e4:	d405      	bmi.n	800e9f2 <_puts_r+0x4e>
 800e9e6:	89a3      	ldrh	r3, [r4, #12]
 800e9e8:	059b      	lsls	r3, r3, #22
 800e9ea:	d402      	bmi.n	800e9f2 <_puts_r+0x4e>
 800e9ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e9ee:	f000 f9f5 	bl	800eddc <__retarget_lock_release_recursive>
 800e9f2:	4628      	mov	r0, r5
 800e9f4:	bd70      	pop	{r4, r5, r6, pc}
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	da04      	bge.n	800ea04 <_puts_r+0x60>
 800e9fa:	69a2      	ldr	r2, [r4, #24]
 800e9fc:	429a      	cmp	r2, r3
 800e9fe:	dc17      	bgt.n	800ea30 <_puts_r+0x8c>
 800ea00:	290a      	cmp	r1, #10
 800ea02:	d015      	beq.n	800ea30 <_puts_r+0x8c>
 800ea04:	6823      	ldr	r3, [r4, #0]
 800ea06:	1c5a      	adds	r2, r3, #1
 800ea08:	6022      	str	r2, [r4, #0]
 800ea0a:	7019      	strb	r1, [r3, #0]
 800ea0c:	68a3      	ldr	r3, [r4, #8]
 800ea0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ea12:	3b01      	subs	r3, #1
 800ea14:	60a3      	str	r3, [r4, #8]
 800ea16:	2900      	cmp	r1, #0
 800ea18:	d1ed      	bne.n	800e9f6 <_puts_r+0x52>
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	da11      	bge.n	800ea42 <_puts_r+0x9e>
 800ea1e:	4622      	mov	r2, r4
 800ea20:	210a      	movs	r1, #10
 800ea22:	4628      	mov	r0, r5
 800ea24:	f000 f8b7 	bl	800eb96 <__swbuf_r>
 800ea28:	3001      	adds	r0, #1
 800ea2a:	d0d7      	beq.n	800e9dc <_puts_r+0x38>
 800ea2c:	250a      	movs	r5, #10
 800ea2e:	e7d7      	b.n	800e9e0 <_puts_r+0x3c>
 800ea30:	4622      	mov	r2, r4
 800ea32:	4628      	mov	r0, r5
 800ea34:	f000 f8af 	bl	800eb96 <__swbuf_r>
 800ea38:	3001      	adds	r0, #1
 800ea3a:	d1e7      	bne.n	800ea0c <_puts_r+0x68>
 800ea3c:	e7ce      	b.n	800e9dc <_puts_r+0x38>
 800ea3e:	3e01      	subs	r6, #1
 800ea40:	e7e4      	b.n	800ea0c <_puts_r+0x68>
 800ea42:	6823      	ldr	r3, [r4, #0]
 800ea44:	1c5a      	adds	r2, r3, #1
 800ea46:	6022      	str	r2, [r4, #0]
 800ea48:	220a      	movs	r2, #10
 800ea4a:	701a      	strb	r2, [r3, #0]
 800ea4c:	e7ee      	b.n	800ea2c <_puts_r+0x88>
	...

0800ea50 <puts>:
 800ea50:	4b02      	ldr	r3, [pc, #8]	@ (800ea5c <puts+0xc>)
 800ea52:	4601      	mov	r1, r0
 800ea54:	6818      	ldr	r0, [r3, #0]
 800ea56:	f7ff bfa5 	b.w	800e9a4 <_puts_r>
 800ea5a:	bf00      	nop
 800ea5c:	20000140 	.word	0x20000140

0800ea60 <sniprintf>:
 800ea60:	b40c      	push	{r2, r3}
 800ea62:	b530      	push	{r4, r5, lr}
 800ea64:	4b18      	ldr	r3, [pc, #96]	@ (800eac8 <sniprintf+0x68>)
 800ea66:	1e0c      	subs	r4, r1, #0
 800ea68:	681d      	ldr	r5, [r3, #0]
 800ea6a:	b09d      	sub	sp, #116	@ 0x74
 800ea6c:	da08      	bge.n	800ea80 <sniprintf+0x20>
 800ea6e:	238b      	movs	r3, #139	@ 0x8b
 800ea70:	602b      	str	r3, [r5, #0]
 800ea72:	f04f 30ff 	mov.w	r0, #4294967295
 800ea76:	b01d      	add	sp, #116	@ 0x74
 800ea78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ea7c:	b002      	add	sp, #8
 800ea7e:	4770      	bx	lr
 800ea80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ea84:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ea88:	f04f 0300 	mov.w	r3, #0
 800ea8c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ea8e:	bf14      	ite	ne
 800ea90:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ea94:	4623      	moveq	r3, r4
 800ea96:	9304      	str	r3, [sp, #16]
 800ea98:	9307      	str	r3, [sp, #28]
 800ea9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ea9e:	9002      	str	r0, [sp, #8]
 800eaa0:	9006      	str	r0, [sp, #24]
 800eaa2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eaa6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800eaa8:	ab21      	add	r3, sp, #132	@ 0x84
 800eaaa:	a902      	add	r1, sp, #8
 800eaac:	4628      	mov	r0, r5
 800eaae:	9301      	str	r3, [sp, #4]
 800eab0:	f001 fcd4 	bl	801045c <_svfiprintf_r>
 800eab4:	1c43      	adds	r3, r0, #1
 800eab6:	bfbc      	itt	lt
 800eab8:	238b      	movlt	r3, #139	@ 0x8b
 800eaba:	602b      	strlt	r3, [r5, #0]
 800eabc:	2c00      	cmp	r4, #0
 800eabe:	d0da      	beq.n	800ea76 <sniprintf+0x16>
 800eac0:	9b02      	ldr	r3, [sp, #8]
 800eac2:	2200      	movs	r2, #0
 800eac4:	701a      	strb	r2, [r3, #0]
 800eac6:	e7d6      	b.n	800ea76 <sniprintf+0x16>
 800eac8:	20000140 	.word	0x20000140

0800eacc <siprintf>:
 800eacc:	b40e      	push	{r1, r2, r3}
 800eace:	b510      	push	{r4, lr}
 800ead0:	b09d      	sub	sp, #116	@ 0x74
 800ead2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ead4:	9002      	str	r0, [sp, #8]
 800ead6:	9006      	str	r0, [sp, #24]
 800ead8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eadc:	480a      	ldr	r0, [pc, #40]	@ (800eb08 <siprintf+0x3c>)
 800eade:	9107      	str	r1, [sp, #28]
 800eae0:	9104      	str	r1, [sp, #16]
 800eae2:	490a      	ldr	r1, [pc, #40]	@ (800eb0c <siprintf+0x40>)
 800eae4:	f853 2b04 	ldr.w	r2, [r3], #4
 800eae8:	9105      	str	r1, [sp, #20]
 800eaea:	2400      	movs	r4, #0
 800eaec:	a902      	add	r1, sp, #8
 800eaee:	6800      	ldr	r0, [r0, #0]
 800eaf0:	9301      	str	r3, [sp, #4]
 800eaf2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800eaf4:	f001 fcb2 	bl	801045c <_svfiprintf_r>
 800eaf8:	9b02      	ldr	r3, [sp, #8]
 800eafa:	701c      	strb	r4, [r3, #0]
 800eafc:	b01d      	add	sp, #116	@ 0x74
 800eafe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb02:	b003      	add	sp, #12
 800eb04:	4770      	bx	lr
 800eb06:	bf00      	nop
 800eb08:	20000140 	.word	0x20000140
 800eb0c:	ffff0208 	.word	0xffff0208

0800eb10 <__sread>:
 800eb10:	b510      	push	{r4, lr}
 800eb12:	460c      	mov	r4, r1
 800eb14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb18:	f000 f910 	bl	800ed3c <_read_r>
 800eb1c:	2800      	cmp	r0, #0
 800eb1e:	bfab      	itete	ge
 800eb20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eb22:	89a3      	ldrhlt	r3, [r4, #12]
 800eb24:	181b      	addge	r3, r3, r0
 800eb26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800eb2a:	bfac      	ite	ge
 800eb2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800eb2e:	81a3      	strhlt	r3, [r4, #12]
 800eb30:	bd10      	pop	{r4, pc}

0800eb32 <__swrite>:
 800eb32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb36:	461f      	mov	r7, r3
 800eb38:	898b      	ldrh	r3, [r1, #12]
 800eb3a:	05db      	lsls	r3, r3, #23
 800eb3c:	4605      	mov	r5, r0
 800eb3e:	460c      	mov	r4, r1
 800eb40:	4616      	mov	r6, r2
 800eb42:	d505      	bpl.n	800eb50 <__swrite+0x1e>
 800eb44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb48:	2302      	movs	r3, #2
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	f000 f8e4 	bl	800ed18 <_lseek_r>
 800eb50:	89a3      	ldrh	r3, [r4, #12]
 800eb52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eb5a:	81a3      	strh	r3, [r4, #12]
 800eb5c:	4632      	mov	r2, r6
 800eb5e:	463b      	mov	r3, r7
 800eb60:	4628      	mov	r0, r5
 800eb62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb66:	f000 b8fb 	b.w	800ed60 <_write_r>

0800eb6a <__sseek>:
 800eb6a:	b510      	push	{r4, lr}
 800eb6c:	460c      	mov	r4, r1
 800eb6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb72:	f000 f8d1 	bl	800ed18 <_lseek_r>
 800eb76:	1c43      	adds	r3, r0, #1
 800eb78:	89a3      	ldrh	r3, [r4, #12]
 800eb7a:	bf15      	itete	ne
 800eb7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800eb7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800eb82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800eb86:	81a3      	strheq	r3, [r4, #12]
 800eb88:	bf18      	it	ne
 800eb8a:	81a3      	strhne	r3, [r4, #12]
 800eb8c:	bd10      	pop	{r4, pc}

0800eb8e <__sclose>:
 800eb8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb92:	f000 b8b1 	b.w	800ecf8 <_close_r>

0800eb96 <__swbuf_r>:
 800eb96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb98:	460e      	mov	r6, r1
 800eb9a:	4614      	mov	r4, r2
 800eb9c:	4605      	mov	r5, r0
 800eb9e:	b118      	cbz	r0, 800eba8 <__swbuf_r+0x12>
 800eba0:	6a03      	ldr	r3, [r0, #32]
 800eba2:	b90b      	cbnz	r3, 800eba8 <__swbuf_r+0x12>
 800eba4:	f7ff feb6 	bl	800e914 <__sinit>
 800eba8:	69a3      	ldr	r3, [r4, #24]
 800ebaa:	60a3      	str	r3, [r4, #8]
 800ebac:	89a3      	ldrh	r3, [r4, #12]
 800ebae:	071a      	lsls	r2, r3, #28
 800ebb0:	d501      	bpl.n	800ebb6 <__swbuf_r+0x20>
 800ebb2:	6923      	ldr	r3, [r4, #16]
 800ebb4:	b943      	cbnz	r3, 800ebc8 <__swbuf_r+0x32>
 800ebb6:	4621      	mov	r1, r4
 800ebb8:	4628      	mov	r0, r5
 800ebba:	f000 f82b 	bl	800ec14 <__swsetup_r>
 800ebbe:	b118      	cbz	r0, 800ebc8 <__swbuf_r+0x32>
 800ebc0:	f04f 37ff 	mov.w	r7, #4294967295
 800ebc4:	4638      	mov	r0, r7
 800ebc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebc8:	6823      	ldr	r3, [r4, #0]
 800ebca:	6922      	ldr	r2, [r4, #16]
 800ebcc:	1a98      	subs	r0, r3, r2
 800ebce:	6963      	ldr	r3, [r4, #20]
 800ebd0:	b2f6      	uxtb	r6, r6
 800ebd2:	4283      	cmp	r3, r0
 800ebd4:	4637      	mov	r7, r6
 800ebd6:	dc05      	bgt.n	800ebe4 <__swbuf_r+0x4e>
 800ebd8:	4621      	mov	r1, r4
 800ebda:	4628      	mov	r0, r5
 800ebdc:	f001 ff00 	bl	80109e0 <_fflush_r>
 800ebe0:	2800      	cmp	r0, #0
 800ebe2:	d1ed      	bne.n	800ebc0 <__swbuf_r+0x2a>
 800ebe4:	68a3      	ldr	r3, [r4, #8]
 800ebe6:	3b01      	subs	r3, #1
 800ebe8:	60a3      	str	r3, [r4, #8]
 800ebea:	6823      	ldr	r3, [r4, #0]
 800ebec:	1c5a      	adds	r2, r3, #1
 800ebee:	6022      	str	r2, [r4, #0]
 800ebf0:	701e      	strb	r6, [r3, #0]
 800ebf2:	6962      	ldr	r2, [r4, #20]
 800ebf4:	1c43      	adds	r3, r0, #1
 800ebf6:	429a      	cmp	r2, r3
 800ebf8:	d004      	beq.n	800ec04 <__swbuf_r+0x6e>
 800ebfa:	89a3      	ldrh	r3, [r4, #12]
 800ebfc:	07db      	lsls	r3, r3, #31
 800ebfe:	d5e1      	bpl.n	800ebc4 <__swbuf_r+0x2e>
 800ec00:	2e0a      	cmp	r6, #10
 800ec02:	d1df      	bne.n	800ebc4 <__swbuf_r+0x2e>
 800ec04:	4621      	mov	r1, r4
 800ec06:	4628      	mov	r0, r5
 800ec08:	f001 feea 	bl	80109e0 <_fflush_r>
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	d0d9      	beq.n	800ebc4 <__swbuf_r+0x2e>
 800ec10:	e7d6      	b.n	800ebc0 <__swbuf_r+0x2a>
	...

0800ec14 <__swsetup_r>:
 800ec14:	b538      	push	{r3, r4, r5, lr}
 800ec16:	4b29      	ldr	r3, [pc, #164]	@ (800ecbc <__swsetup_r+0xa8>)
 800ec18:	4605      	mov	r5, r0
 800ec1a:	6818      	ldr	r0, [r3, #0]
 800ec1c:	460c      	mov	r4, r1
 800ec1e:	b118      	cbz	r0, 800ec28 <__swsetup_r+0x14>
 800ec20:	6a03      	ldr	r3, [r0, #32]
 800ec22:	b90b      	cbnz	r3, 800ec28 <__swsetup_r+0x14>
 800ec24:	f7ff fe76 	bl	800e914 <__sinit>
 800ec28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec2c:	0719      	lsls	r1, r3, #28
 800ec2e:	d422      	bmi.n	800ec76 <__swsetup_r+0x62>
 800ec30:	06da      	lsls	r2, r3, #27
 800ec32:	d407      	bmi.n	800ec44 <__swsetup_r+0x30>
 800ec34:	2209      	movs	r2, #9
 800ec36:	602a      	str	r2, [r5, #0]
 800ec38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec3c:	81a3      	strh	r3, [r4, #12]
 800ec3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec42:	e033      	b.n	800ecac <__swsetup_r+0x98>
 800ec44:	0758      	lsls	r0, r3, #29
 800ec46:	d512      	bpl.n	800ec6e <__swsetup_r+0x5a>
 800ec48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec4a:	b141      	cbz	r1, 800ec5e <__swsetup_r+0x4a>
 800ec4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec50:	4299      	cmp	r1, r3
 800ec52:	d002      	beq.n	800ec5a <__swsetup_r+0x46>
 800ec54:	4628      	mov	r0, r5
 800ec56:	f000 ff2b 	bl	800fab0 <_free_r>
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec5e:	89a3      	ldrh	r3, [r4, #12]
 800ec60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ec64:	81a3      	strh	r3, [r4, #12]
 800ec66:	2300      	movs	r3, #0
 800ec68:	6063      	str	r3, [r4, #4]
 800ec6a:	6923      	ldr	r3, [r4, #16]
 800ec6c:	6023      	str	r3, [r4, #0]
 800ec6e:	89a3      	ldrh	r3, [r4, #12]
 800ec70:	f043 0308 	orr.w	r3, r3, #8
 800ec74:	81a3      	strh	r3, [r4, #12]
 800ec76:	6923      	ldr	r3, [r4, #16]
 800ec78:	b94b      	cbnz	r3, 800ec8e <__swsetup_r+0x7a>
 800ec7a:	89a3      	ldrh	r3, [r4, #12]
 800ec7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ec80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec84:	d003      	beq.n	800ec8e <__swsetup_r+0x7a>
 800ec86:	4621      	mov	r1, r4
 800ec88:	4628      	mov	r0, r5
 800ec8a:	f001 fef7 	bl	8010a7c <__smakebuf_r>
 800ec8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec92:	f013 0201 	ands.w	r2, r3, #1
 800ec96:	d00a      	beq.n	800ecae <__swsetup_r+0x9a>
 800ec98:	2200      	movs	r2, #0
 800ec9a:	60a2      	str	r2, [r4, #8]
 800ec9c:	6962      	ldr	r2, [r4, #20]
 800ec9e:	4252      	negs	r2, r2
 800eca0:	61a2      	str	r2, [r4, #24]
 800eca2:	6922      	ldr	r2, [r4, #16]
 800eca4:	b942      	cbnz	r2, 800ecb8 <__swsetup_r+0xa4>
 800eca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ecaa:	d1c5      	bne.n	800ec38 <__swsetup_r+0x24>
 800ecac:	bd38      	pop	{r3, r4, r5, pc}
 800ecae:	0799      	lsls	r1, r3, #30
 800ecb0:	bf58      	it	pl
 800ecb2:	6962      	ldrpl	r2, [r4, #20]
 800ecb4:	60a2      	str	r2, [r4, #8]
 800ecb6:	e7f4      	b.n	800eca2 <__swsetup_r+0x8e>
 800ecb8:	2000      	movs	r0, #0
 800ecba:	e7f7      	b.n	800ecac <__swsetup_r+0x98>
 800ecbc:	20000140 	.word	0x20000140

0800ecc0 <memcmp>:
 800ecc0:	b510      	push	{r4, lr}
 800ecc2:	3901      	subs	r1, #1
 800ecc4:	4402      	add	r2, r0
 800ecc6:	4290      	cmp	r0, r2
 800ecc8:	d101      	bne.n	800ecce <memcmp+0xe>
 800ecca:	2000      	movs	r0, #0
 800eccc:	e005      	b.n	800ecda <memcmp+0x1a>
 800ecce:	7803      	ldrb	r3, [r0, #0]
 800ecd0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ecd4:	42a3      	cmp	r3, r4
 800ecd6:	d001      	beq.n	800ecdc <memcmp+0x1c>
 800ecd8:	1b18      	subs	r0, r3, r4
 800ecda:	bd10      	pop	{r4, pc}
 800ecdc:	3001      	adds	r0, #1
 800ecde:	e7f2      	b.n	800ecc6 <memcmp+0x6>

0800ece0 <memset>:
 800ece0:	4402      	add	r2, r0
 800ece2:	4603      	mov	r3, r0
 800ece4:	4293      	cmp	r3, r2
 800ece6:	d100      	bne.n	800ecea <memset+0xa>
 800ece8:	4770      	bx	lr
 800ecea:	f803 1b01 	strb.w	r1, [r3], #1
 800ecee:	e7f9      	b.n	800ece4 <memset+0x4>

0800ecf0 <_localeconv_r>:
 800ecf0:	4800      	ldr	r0, [pc, #0]	@ (800ecf4 <_localeconv_r+0x4>)
 800ecf2:	4770      	bx	lr
 800ecf4:	20000280 	.word	0x20000280

0800ecf8 <_close_r>:
 800ecf8:	b538      	push	{r3, r4, r5, lr}
 800ecfa:	4d06      	ldr	r5, [pc, #24]	@ (800ed14 <_close_r+0x1c>)
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	4604      	mov	r4, r0
 800ed00:	4608      	mov	r0, r1
 800ed02:	602b      	str	r3, [r5, #0]
 800ed04:	f7f6 f9e8 	bl	80050d8 <_close>
 800ed08:	1c43      	adds	r3, r0, #1
 800ed0a:	d102      	bne.n	800ed12 <_close_r+0x1a>
 800ed0c:	682b      	ldr	r3, [r5, #0]
 800ed0e:	b103      	cbz	r3, 800ed12 <_close_r+0x1a>
 800ed10:	6023      	str	r3, [r4, #0]
 800ed12:	bd38      	pop	{r3, r4, r5, pc}
 800ed14:	20001944 	.word	0x20001944

0800ed18 <_lseek_r>:
 800ed18:	b538      	push	{r3, r4, r5, lr}
 800ed1a:	4d07      	ldr	r5, [pc, #28]	@ (800ed38 <_lseek_r+0x20>)
 800ed1c:	4604      	mov	r4, r0
 800ed1e:	4608      	mov	r0, r1
 800ed20:	4611      	mov	r1, r2
 800ed22:	2200      	movs	r2, #0
 800ed24:	602a      	str	r2, [r5, #0]
 800ed26:	461a      	mov	r2, r3
 800ed28:	f7f6 f9fd 	bl	8005126 <_lseek>
 800ed2c:	1c43      	adds	r3, r0, #1
 800ed2e:	d102      	bne.n	800ed36 <_lseek_r+0x1e>
 800ed30:	682b      	ldr	r3, [r5, #0]
 800ed32:	b103      	cbz	r3, 800ed36 <_lseek_r+0x1e>
 800ed34:	6023      	str	r3, [r4, #0]
 800ed36:	bd38      	pop	{r3, r4, r5, pc}
 800ed38:	20001944 	.word	0x20001944

0800ed3c <_read_r>:
 800ed3c:	b538      	push	{r3, r4, r5, lr}
 800ed3e:	4d07      	ldr	r5, [pc, #28]	@ (800ed5c <_read_r+0x20>)
 800ed40:	4604      	mov	r4, r0
 800ed42:	4608      	mov	r0, r1
 800ed44:	4611      	mov	r1, r2
 800ed46:	2200      	movs	r2, #0
 800ed48:	602a      	str	r2, [r5, #0]
 800ed4a:	461a      	mov	r2, r3
 800ed4c:	f7f6 f98b 	bl	8005066 <_read>
 800ed50:	1c43      	adds	r3, r0, #1
 800ed52:	d102      	bne.n	800ed5a <_read_r+0x1e>
 800ed54:	682b      	ldr	r3, [r5, #0]
 800ed56:	b103      	cbz	r3, 800ed5a <_read_r+0x1e>
 800ed58:	6023      	str	r3, [r4, #0]
 800ed5a:	bd38      	pop	{r3, r4, r5, pc}
 800ed5c:	20001944 	.word	0x20001944

0800ed60 <_write_r>:
 800ed60:	b538      	push	{r3, r4, r5, lr}
 800ed62:	4d07      	ldr	r5, [pc, #28]	@ (800ed80 <_write_r+0x20>)
 800ed64:	4604      	mov	r4, r0
 800ed66:	4608      	mov	r0, r1
 800ed68:	4611      	mov	r1, r2
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	602a      	str	r2, [r5, #0]
 800ed6e:	461a      	mov	r2, r3
 800ed70:	f7f6 f996 	bl	80050a0 <_write>
 800ed74:	1c43      	adds	r3, r0, #1
 800ed76:	d102      	bne.n	800ed7e <_write_r+0x1e>
 800ed78:	682b      	ldr	r3, [r5, #0]
 800ed7a:	b103      	cbz	r3, 800ed7e <_write_r+0x1e>
 800ed7c:	6023      	str	r3, [r4, #0]
 800ed7e:	bd38      	pop	{r3, r4, r5, pc}
 800ed80:	20001944 	.word	0x20001944

0800ed84 <__errno>:
 800ed84:	4b01      	ldr	r3, [pc, #4]	@ (800ed8c <__errno+0x8>)
 800ed86:	6818      	ldr	r0, [r3, #0]
 800ed88:	4770      	bx	lr
 800ed8a:	bf00      	nop
 800ed8c:	20000140 	.word	0x20000140

0800ed90 <__libc_init_array>:
 800ed90:	b570      	push	{r4, r5, r6, lr}
 800ed92:	4d0d      	ldr	r5, [pc, #52]	@ (800edc8 <__libc_init_array+0x38>)
 800ed94:	4c0d      	ldr	r4, [pc, #52]	@ (800edcc <__libc_init_array+0x3c>)
 800ed96:	1b64      	subs	r4, r4, r5
 800ed98:	10a4      	asrs	r4, r4, #2
 800ed9a:	2600      	movs	r6, #0
 800ed9c:	42a6      	cmp	r6, r4
 800ed9e:	d109      	bne.n	800edb4 <__libc_init_array+0x24>
 800eda0:	4d0b      	ldr	r5, [pc, #44]	@ (800edd0 <__libc_init_array+0x40>)
 800eda2:	4c0c      	ldr	r4, [pc, #48]	@ (800edd4 <__libc_init_array+0x44>)
 800eda4:	f002 fba0 	bl	80114e8 <_init>
 800eda8:	1b64      	subs	r4, r4, r5
 800edaa:	10a4      	asrs	r4, r4, #2
 800edac:	2600      	movs	r6, #0
 800edae:	42a6      	cmp	r6, r4
 800edb0:	d105      	bne.n	800edbe <__libc_init_array+0x2e>
 800edb2:	bd70      	pop	{r4, r5, r6, pc}
 800edb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800edb8:	4798      	blx	r3
 800edba:	3601      	adds	r6, #1
 800edbc:	e7ee      	b.n	800ed9c <__libc_init_array+0xc>
 800edbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800edc2:	4798      	blx	r3
 800edc4:	3601      	adds	r6, #1
 800edc6:	e7f2      	b.n	800edae <__libc_init_array+0x1e>
 800edc8:	080125e4 	.word	0x080125e4
 800edcc:	080125e4 	.word	0x080125e4
 800edd0:	080125e4 	.word	0x080125e4
 800edd4:	080125e8 	.word	0x080125e8

0800edd8 <__retarget_lock_init_recursive>:
 800edd8:	4770      	bx	lr

0800edda <__retarget_lock_acquire_recursive>:
 800edda:	4770      	bx	lr

0800eddc <__retarget_lock_release_recursive>:
 800eddc:	4770      	bx	lr

0800edde <memcpy>:
 800edde:	440a      	add	r2, r1
 800ede0:	4291      	cmp	r1, r2
 800ede2:	f100 33ff 	add.w	r3, r0, #4294967295
 800ede6:	d100      	bne.n	800edea <memcpy+0xc>
 800ede8:	4770      	bx	lr
 800edea:	b510      	push	{r4, lr}
 800edec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800edf4:	4291      	cmp	r1, r2
 800edf6:	d1f9      	bne.n	800edec <memcpy+0xe>
 800edf8:	bd10      	pop	{r4, pc}

0800edfa <quorem>:
 800edfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edfe:	6903      	ldr	r3, [r0, #16]
 800ee00:	690c      	ldr	r4, [r1, #16]
 800ee02:	42a3      	cmp	r3, r4
 800ee04:	4607      	mov	r7, r0
 800ee06:	db7e      	blt.n	800ef06 <quorem+0x10c>
 800ee08:	3c01      	subs	r4, #1
 800ee0a:	f101 0814 	add.w	r8, r1, #20
 800ee0e:	00a3      	lsls	r3, r4, #2
 800ee10:	f100 0514 	add.w	r5, r0, #20
 800ee14:	9300      	str	r3, [sp, #0]
 800ee16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ee1a:	9301      	str	r3, [sp, #4]
 800ee1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ee20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ee24:	3301      	adds	r3, #1
 800ee26:	429a      	cmp	r2, r3
 800ee28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ee2c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ee30:	d32e      	bcc.n	800ee90 <quorem+0x96>
 800ee32:	f04f 0a00 	mov.w	sl, #0
 800ee36:	46c4      	mov	ip, r8
 800ee38:	46ae      	mov	lr, r5
 800ee3a:	46d3      	mov	fp, sl
 800ee3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ee40:	b298      	uxth	r0, r3
 800ee42:	fb06 a000 	mla	r0, r6, r0, sl
 800ee46:	0c02      	lsrs	r2, r0, #16
 800ee48:	0c1b      	lsrs	r3, r3, #16
 800ee4a:	fb06 2303 	mla	r3, r6, r3, r2
 800ee4e:	f8de 2000 	ldr.w	r2, [lr]
 800ee52:	b280      	uxth	r0, r0
 800ee54:	b292      	uxth	r2, r2
 800ee56:	1a12      	subs	r2, r2, r0
 800ee58:	445a      	add	r2, fp
 800ee5a:	f8de 0000 	ldr.w	r0, [lr]
 800ee5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee62:	b29b      	uxth	r3, r3
 800ee64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ee68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ee6c:	b292      	uxth	r2, r2
 800ee6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ee72:	45e1      	cmp	r9, ip
 800ee74:	f84e 2b04 	str.w	r2, [lr], #4
 800ee78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ee7c:	d2de      	bcs.n	800ee3c <quorem+0x42>
 800ee7e:	9b00      	ldr	r3, [sp, #0]
 800ee80:	58eb      	ldr	r3, [r5, r3]
 800ee82:	b92b      	cbnz	r3, 800ee90 <quorem+0x96>
 800ee84:	9b01      	ldr	r3, [sp, #4]
 800ee86:	3b04      	subs	r3, #4
 800ee88:	429d      	cmp	r5, r3
 800ee8a:	461a      	mov	r2, r3
 800ee8c:	d32f      	bcc.n	800eeee <quorem+0xf4>
 800ee8e:	613c      	str	r4, [r7, #16]
 800ee90:	4638      	mov	r0, r7
 800ee92:	f001 f97f 	bl	8010194 <__mcmp>
 800ee96:	2800      	cmp	r0, #0
 800ee98:	db25      	blt.n	800eee6 <quorem+0xec>
 800ee9a:	4629      	mov	r1, r5
 800ee9c:	2000      	movs	r0, #0
 800ee9e:	f858 2b04 	ldr.w	r2, [r8], #4
 800eea2:	f8d1 c000 	ldr.w	ip, [r1]
 800eea6:	fa1f fe82 	uxth.w	lr, r2
 800eeaa:	fa1f f38c 	uxth.w	r3, ip
 800eeae:	eba3 030e 	sub.w	r3, r3, lr
 800eeb2:	4403      	add	r3, r0
 800eeb4:	0c12      	lsrs	r2, r2, #16
 800eeb6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eeba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eebe:	b29b      	uxth	r3, r3
 800eec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eec4:	45c1      	cmp	r9, r8
 800eec6:	f841 3b04 	str.w	r3, [r1], #4
 800eeca:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eece:	d2e6      	bcs.n	800ee9e <quorem+0xa4>
 800eed0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eed4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eed8:	b922      	cbnz	r2, 800eee4 <quorem+0xea>
 800eeda:	3b04      	subs	r3, #4
 800eedc:	429d      	cmp	r5, r3
 800eede:	461a      	mov	r2, r3
 800eee0:	d30b      	bcc.n	800eefa <quorem+0x100>
 800eee2:	613c      	str	r4, [r7, #16]
 800eee4:	3601      	adds	r6, #1
 800eee6:	4630      	mov	r0, r6
 800eee8:	b003      	add	sp, #12
 800eeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeee:	6812      	ldr	r2, [r2, #0]
 800eef0:	3b04      	subs	r3, #4
 800eef2:	2a00      	cmp	r2, #0
 800eef4:	d1cb      	bne.n	800ee8e <quorem+0x94>
 800eef6:	3c01      	subs	r4, #1
 800eef8:	e7c6      	b.n	800ee88 <quorem+0x8e>
 800eefa:	6812      	ldr	r2, [r2, #0]
 800eefc:	3b04      	subs	r3, #4
 800eefe:	2a00      	cmp	r2, #0
 800ef00:	d1ef      	bne.n	800eee2 <quorem+0xe8>
 800ef02:	3c01      	subs	r4, #1
 800ef04:	e7ea      	b.n	800eedc <quorem+0xe2>
 800ef06:	2000      	movs	r0, #0
 800ef08:	e7ee      	b.n	800eee8 <quorem+0xee>
 800ef0a:	0000      	movs	r0, r0
 800ef0c:	0000      	movs	r0, r0
	...

0800ef10 <_dtoa_r>:
 800ef10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef14:	69c7      	ldr	r7, [r0, #28]
 800ef16:	b097      	sub	sp, #92	@ 0x5c
 800ef18:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ef1c:	ec55 4b10 	vmov	r4, r5, d0
 800ef20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ef22:	9107      	str	r1, [sp, #28]
 800ef24:	4681      	mov	r9, r0
 800ef26:	920c      	str	r2, [sp, #48]	@ 0x30
 800ef28:	9311      	str	r3, [sp, #68]	@ 0x44
 800ef2a:	b97f      	cbnz	r7, 800ef4c <_dtoa_r+0x3c>
 800ef2c:	2010      	movs	r0, #16
 800ef2e:	f000 fe09 	bl	800fb44 <malloc>
 800ef32:	4602      	mov	r2, r0
 800ef34:	f8c9 001c 	str.w	r0, [r9, #28]
 800ef38:	b920      	cbnz	r0, 800ef44 <_dtoa_r+0x34>
 800ef3a:	4ba9      	ldr	r3, [pc, #676]	@ (800f1e0 <_dtoa_r+0x2d0>)
 800ef3c:	21ef      	movs	r1, #239	@ 0xef
 800ef3e:	48a9      	ldr	r0, [pc, #676]	@ (800f1e4 <_dtoa_r+0x2d4>)
 800ef40:	f001 fe24 	bl	8010b8c <__assert_func>
 800ef44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ef48:	6007      	str	r7, [r0, #0]
 800ef4a:	60c7      	str	r7, [r0, #12]
 800ef4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ef50:	6819      	ldr	r1, [r3, #0]
 800ef52:	b159      	cbz	r1, 800ef6c <_dtoa_r+0x5c>
 800ef54:	685a      	ldr	r2, [r3, #4]
 800ef56:	604a      	str	r2, [r1, #4]
 800ef58:	2301      	movs	r3, #1
 800ef5a:	4093      	lsls	r3, r2
 800ef5c:	608b      	str	r3, [r1, #8]
 800ef5e:	4648      	mov	r0, r9
 800ef60:	f000 fee6 	bl	800fd30 <_Bfree>
 800ef64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ef68:	2200      	movs	r2, #0
 800ef6a:	601a      	str	r2, [r3, #0]
 800ef6c:	1e2b      	subs	r3, r5, #0
 800ef6e:	bfb9      	ittee	lt
 800ef70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ef74:	9305      	strlt	r3, [sp, #20]
 800ef76:	2300      	movge	r3, #0
 800ef78:	6033      	strge	r3, [r6, #0]
 800ef7a:	9f05      	ldr	r7, [sp, #20]
 800ef7c:	4b9a      	ldr	r3, [pc, #616]	@ (800f1e8 <_dtoa_r+0x2d8>)
 800ef7e:	bfbc      	itt	lt
 800ef80:	2201      	movlt	r2, #1
 800ef82:	6032      	strlt	r2, [r6, #0]
 800ef84:	43bb      	bics	r3, r7
 800ef86:	d112      	bne.n	800efae <_dtoa_r+0x9e>
 800ef88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ef8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ef8e:	6013      	str	r3, [r2, #0]
 800ef90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ef94:	4323      	orrs	r3, r4
 800ef96:	f000 855a 	beq.w	800fa4e <_dtoa_r+0xb3e>
 800ef9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ef9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f1fc <_dtoa_r+0x2ec>
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	f000 855c 	beq.w	800fa5e <_dtoa_r+0xb4e>
 800efa6:	f10a 0303 	add.w	r3, sl, #3
 800efaa:	f000 bd56 	b.w	800fa5a <_dtoa_r+0xb4a>
 800efae:	ed9d 7b04 	vldr	d7, [sp, #16]
 800efb2:	2200      	movs	r2, #0
 800efb4:	ec51 0b17 	vmov	r0, r1, d7
 800efb8:	2300      	movs	r3, #0
 800efba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800efbe:	f7f1 fd83 	bl	8000ac8 <__aeabi_dcmpeq>
 800efc2:	4680      	mov	r8, r0
 800efc4:	b158      	cbz	r0, 800efde <_dtoa_r+0xce>
 800efc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800efc8:	2301      	movs	r3, #1
 800efca:	6013      	str	r3, [r2, #0]
 800efcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800efce:	b113      	cbz	r3, 800efd6 <_dtoa_r+0xc6>
 800efd0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800efd2:	4b86      	ldr	r3, [pc, #536]	@ (800f1ec <_dtoa_r+0x2dc>)
 800efd4:	6013      	str	r3, [r2, #0]
 800efd6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f200 <_dtoa_r+0x2f0>
 800efda:	f000 bd40 	b.w	800fa5e <_dtoa_r+0xb4e>
 800efde:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800efe2:	aa14      	add	r2, sp, #80	@ 0x50
 800efe4:	a915      	add	r1, sp, #84	@ 0x54
 800efe6:	4648      	mov	r0, r9
 800efe8:	f001 f984 	bl	80102f4 <__d2b>
 800efec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800eff0:	9002      	str	r0, [sp, #8]
 800eff2:	2e00      	cmp	r6, #0
 800eff4:	d078      	beq.n	800f0e8 <_dtoa_r+0x1d8>
 800eff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eff8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800effc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f004:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f008:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f00c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f010:	4619      	mov	r1, r3
 800f012:	2200      	movs	r2, #0
 800f014:	4b76      	ldr	r3, [pc, #472]	@ (800f1f0 <_dtoa_r+0x2e0>)
 800f016:	f7f1 f937 	bl	8000288 <__aeabi_dsub>
 800f01a:	a36b      	add	r3, pc, #428	@ (adr r3, 800f1c8 <_dtoa_r+0x2b8>)
 800f01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f020:	f7f1 faea 	bl	80005f8 <__aeabi_dmul>
 800f024:	a36a      	add	r3, pc, #424	@ (adr r3, 800f1d0 <_dtoa_r+0x2c0>)
 800f026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f02a:	f7f1 f92f 	bl	800028c <__adddf3>
 800f02e:	4604      	mov	r4, r0
 800f030:	4630      	mov	r0, r6
 800f032:	460d      	mov	r5, r1
 800f034:	f7f1 fa76 	bl	8000524 <__aeabi_i2d>
 800f038:	a367      	add	r3, pc, #412	@ (adr r3, 800f1d8 <_dtoa_r+0x2c8>)
 800f03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f03e:	f7f1 fadb 	bl	80005f8 <__aeabi_dmul>
 800f042:	4602      	mov	r2, r0
 800f044:	460b      	mov	r3, r1
 800f046:	4620      	mov	r0, r4
 800f048:	4629      	mov	r1, r5
 800f04a:	f7f1 f91f 	bl	800028c <__adddf3>
 800f04e:	4604      	mov	r4, r0
 800f050:	460d      	mov	r5, r1
 800f052:	f7f1 fd81 	bl	8000b58 <__aeabi_d2iz>
 800f056:	2200      	movs	r2, #0
 800f058:	4607      	mov	r7, r0
 800f05a:	2300      	movs	r3, #0
 800f05c:	4620      	mov	r0, r4
 800f05e:	4629      	mov	r1, r5
 800f060:	f7f1 fd3c 	bl	8000adc <__aeabi_dcmplt>
 800f064:	b140      	cbz	r0, 800f078 <_dtoa_r+0x168>
 800f066:	4638      	mov	r0, r7
 800f068:	f7f1 fa5c 	bl	8000524 <__aeabi_i2d>
 800f06c:	4622      	mov	r2, r4
 800f06e:	462b      	mov	r3, r5
 800f070:	f7f1 fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800f074:	b900      	cbnz	r0, 800f078 <_dtoa_r+0x168>
 800f076:	3f01      	subs	r7, #1
 800f078:	2f16      	cmp	r7, #22
 800f07a:	d852      	bhi.n	800f122 <_dtoa_r+0x212>
 800f07c:	4b5d      	ldr	r3, [pc, #372]	@ (800f1f4 <_dtoa_r+0x2e4>)
 800f07e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f08a:	f7f1 fd27 	bl	8000adc <__aeabi_dcmplt>
 800f08e:	2800      	cmp	r0, #0
 800f090:	d049      	beq.n	800f126 <_dtoa_r+0x216>
 800f092:	3f01      	subs	r7, #1
 800f094:	2300      	movs	r3, #0
 800f096:	9310      	str	r3, [sp, #64]	@ 0x40
 800f098:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f09a:	1b9b      	subs	r3, r3, r6
 800f09c:	1e5a      	subs	r2, r3, #1
 800f09e:	bf45      	ittet	mi
 800f0a0:	f1c3 0301 	rsbmi	r3, r3, #1
 800f0a4:	9300      	strmi	r3, [sp, #0]
 800f0a6:	2300      	movpl	r3, #0
 800f0a8:	2300      	movmi	r3, #0
 800f0aa:	9206      	str	r2, [sp, #24]
 800f0ac:	bf54      	ite	pl
 800f0ae:	9300      	strpl	r3, [sp, #0]
 800f0b0:	9306      	strmi	r3, [sp, #24]
 800f0b2:	2f00      	cmp	r7, #0
 800f0b4:	db39      	blt.n	800f12a <_dtoa_r+0x21a>
 800f0b6:	9b06      	ldr	r3, [sp, #24]
 800f0b8:	970d      	str	r7, [sp, #52]	@ 0x34
 800f0ba:	443b      	add	r3, r7
 800f0bc:	9306      	str	r3, [sp, #24]
 800f0be:	2300      	movs	r3, #0
 800f0c0:	9308      	str	r3, [sp, #32]
 800f0c2:	9b07      	ldr	r3, [sp, #28]
 800f0c4:	2b09      	cmp	r3, #9
 800f0c6:	d863      	bhi.n	800f190 <_dtoa_r+0x280>
 800f0c8:	2b05      	cmp	r3, #5
 800f0ca:	bfc4      	itt	gt
 800f0cc:	3b04      	subgt	r3, #4
 800f0ce:	9307      	strgt	r3, [sp, #28]
 800f0d0:	9b07      	ldr	r3, [sp, #28]
 800f0d2:	f1a3 0302 	sub.w	r3, r3, #2
 800f0d6:	bfcc      	ite	gt
 800f0d8:	2400      	movgt	r4, #0
 800f0da:	2401      	movle	r4, #1
 800f0dc:	2b03      	cmp	r3, #3
 800f0de:	d863      	bhi.n	800f1a8 <_dtoa_r+0x298>
 800f0e0:	e8df f003 	tbb	[pc, r3]
 800f0e4:	2b375452 	.word	0x2b375452
 800f0e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f0ec:	441e      	add	r6, r3
 800f0ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f0f2:	2b20      	cmp	r3, #32
 800f0f4:	bfc1      	itttt	gt
 800f0f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f0fa:	409f      	lslgt	r7, r3
 800f0fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f100:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f104:	bfd6      	itet	le
 800f106:	f1c3 0320 	rsble	r3, r3, #32
 800f10a:	ea47 0003 	orrgt.w	r0, r7, r3
 800f10e:	fa04 f003 	lslle.w	r0, r4, r3
 800f112:	f7f1 f9f7 	bl	8000504 <__aeabi_ui2d>
 800f116:	2201      	movs	r2, #1
 800f118:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f11c:	3e01      	subs	r6, #1
 800f11e:	9212      	str	r2, [sp, #72]	@ 0x48
 800f120:	e776      	b.n	800f010 <_dtoa_r+0x100>
 800f122:	2301      	movs	r3, #1
 800f124:	e7b7      	b.n	800f096 <_dtoa_r+0x186>
 800f126:	9010      	str	r0, [sp, #64]	@ 0x40
 800f128:	e7b6      	b.n	800f098 <_dtoa_r+0x188>
 800f12a:	9b00      	ldr	r3, [sp, #0]
 800f12c:	1bdb      	subs	r3, r3, r7
 800f12e:	9300      	str	r3, [sp, #0]
 800f130:	427b      	negs	r3, r7
 800f132:	9308      	str	r3, [sp, #32]
 800f134:	2300      	movs	r3, #0
 800f136:	930d      	str	r3, [sp, #52]	@ 0x34
 800f138:	e7c3      	b.n	800f0c2 <_dtoa_r+0x1b2>
 800f13a:	2301      	movs	r3, #1
 800f13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f13e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f140:	eb07 0b03 	add.w	fp, r7, r3
 800f144:	f10b 0301 	add.w	r3, fp, #1
 800f148:	2b01      	cmp	r3, #1
 800f14a:	9303      	str	r3, [sp, #12]
 800f14c:	bfb8      	it	lt
 800f14e:	2301      	movlt	r3, #1
 800f150:	e006      	b.n	800f160 <_dtoa_r+0x250>
 800f152:	2301      	movs	r3, #1
 800f154:	9309      	str	r3, [sp, #36]	@ 0x24
 800f156:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f158:	2b00      	cmp	r3, #0
 800f15a:	dd28      	ble.n	800f1ae <_dtoa_r+0x29e>
 800f15c:	469b      	mov	fp, r3
 800f15e:	9303      	str	r3, [sp, #12]
 800f160:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f164:	2100      	movs	r1, #0
 800f166:	2204      	movs	r2, #4
 800f168:	f102 0514 	add.w	r5, r2, #20
 800f16c:	429d      	cmp	r5, r3
 800f16e:	d926      	bls.n	800f1be <_dtoa_r+0x2ae>
 800f170:	6041      	str	r1, [r0, #4]
 800f172:	4648      	mov	r0, r9
 800f174:	f000 fd9c 	bl	800fcb0 <_Balloc>
 800f178:	4682      	mov	sl, r0
 800f17a:	2800      	cmp	r0, #0
 800f17c:	d142      	bne.n	800f204 <_dtoa_r+0x2f4>
 800f17e:	4b1e      	ldr	r3, [pc, #120]	@ (800f1f8 <_dtoa_r+0x2e8>)
 800f180:	4602      	mov	r2, r0
 800f182:	f240 11af 	movw	r1, #431	@ 0x1af
 800f186:	e6da      	b.n	800ef3e <_dtoa_r+0x2e>
 800f188:	2300      	movs	r3, #0
 800f18a:	e7e3      	b.n	800f154 <_dtoa_r+0x244>
 800f18c:	2300      	movs	r3, #0
 800f18e:	e7d5      	b.n	800f13c <_dtoa_r+0x22c>
 800f190:	2401      	movs	r4, #1
 800f192:	2300      	movs	r3, #0
 800f194:	9307      	str	r3, [sp, #28]
 800f196:	9409      	str	r4, [sp, #36]	@ 0x24
 800f198:	f04f 3bff 	mov.w	fp, #4294967295
 800f19c:	2200      	movs	r2, #0
 800f19e:	f8cd b00c 	str.w	fp, [sp, #12]
 800f1a2:	2312      	movs	r3, #18
 800f1a4:	920c      	str	r2, [sp, #48]	@ 0x30
 800f1a6:	e7db      	b.n	800f160 <_dtoa_r+0x250>
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1ac:	e7f4      	b.n	800f198 <_dtoa_r+0x288>
 800f1ae:	f04f 0b01 	mov.w	fp, #1
 800f1b2:	f8cd b00c 	str.w	fp, [sp, #12]
 800f1b6:	465b      	mov	r3, fp
 800f1b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f1bc:	e7d0      	b.n	800f160 <_dtoa_r+0x250>
 800f1be:	3101      	adds	r1, #1
 800f1c0:	0052      	lsls	r2, r2, #1
 800f1c2:	e7d1      	b.n	800f168 <_dtoa_r+0x258>
 800f1c4:	f3af 8000 	nop.w
 800f1c8:	636f4361 	.word	0x636f4361
 800f1cc:	3fd287a7 	.word	0x3fd287a7
 800f1d0:	8b60c8b3 	.word	0x8b60c8b3
 800f1d4:	3fc68a28 	.word	0x3fc68a28
 800f1d8:	509f79fb 	.word	0x509f79fb
 800f1dc:	3fd34413 	.word	0x3fd34413
 800f1e0:	0801228d 	.word	0x0801228d
 800f1e4:	080122a4 	.word	0x080122a4
 800f1e8:	7ff00000 	.word	0x7ff00000
 800f1ec:	0801225d 	.word	0x0801225d
 800f1f0:	3ff80000 	.word	0x3ff80000
 800f1f4:	080123f8 	.word	0x080123f8
 800f1f8:	080122fc 	.word	0x080122fc
 800f1fc:	08012289 	.word	0x08012289
 800f200:	0801225c 	.word	0x0801225c
 800f204:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f208:	6018      	str	r0, [r3, #0]
 800f20a:	9b03      	ldr	r3, [sp, #12]
 800f20c:	2b0e      	cmp	r3, #14
 800f20e:	f200 80a1 	bhi.w	800f354 <_dtoa_r+0x444>
 800f212:	2c00      	cmp	r4, #0
 800f214:	f000 809e 	beq.w	800f354 <_dtoa_r+0x444>
 800f218:	2f00      	cmp	r7, #0
 800f21a:	dd33      	ble.n	800f284 <_dtoa_r+0x374>
 800f21c:	4b9c      	ldr	r3, [pc, #624]	@ (800f490 <_dtoa_r+0x580>)
 800f21e:	f007 020f 	and.w	r2, r7, #15
 800f222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f226:	ed93 7b00 	vldr	d7, [r3]
 800f22a:	05f8      	lsls	r0, r7, #23
 800f22c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f230:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f234:	d516      	bpl.n	800f264 <_dtoa_r+0x354>
 800f236:	4b97      	ldr	r3, [pc, #604]	@ (800f494 <_dtoa_r+0x584>)
 800f238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f23c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f240:	f7f1 fb04 	bl	800084c <__aeabi_ddiv>
 800f244:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f248:	f004 040f 	and.w	r4, r4, #15
 800f24c:	2603      	movs	r6, #3
 800f24e:	4d91      	ldr	r5, [pc, #580]	@ (800f494 <_dtoa_r+0x584>)
 800f250:	b954      	cbnz	r4, 800f268 <_dtoa_r+0x358>
 800f252:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f25a:	f7f1 faf7 	bl	800084c <__aeabi_ddiv>
 800f25e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f262:	e028      	b.n	800f2b6 <_dtoa_r+0x3a6>
 800f264:	2602      	movs	r6, #2
 800f266:	e7f2      	b.n	800f24e <_dtoa_r+0x33e>
 800f268:	07e1      	lsls	r1, r4, #31
 800f26a:	d508      	bpl.n	800f27e <_dtoa_r+0x36e>
 800f26c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f270:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f274:	f7f1 f9c0 	bl	80005f8 <__aeabi_dmul>
 800f278:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f27c:	3601      	adds	r6, #1
 800f27e:	1064      	asrs	r4, r4, #1
 800f280:	3508      	adds	r5, #8
 800f282:	e7e5      	b.n	800f250 <_dtoa_r+0x340>
 800f284:	f000 80af 	beq.w	800f3e6 <_dtoa_r+0x4d6>
 800f288:	427c      	negs	r4, r7
 800f28a:	4b81      	ldr	r3, [pc, #516]	@ (800f490 <_dtoa_r+0x580>)
 800f28c:	4d81      	ldr	r5, [pc, #516]	@ (800f494 <_dtoa_r+0x584>)
 800f28e:	f004 020f 	and.w	r2, r4, #15
 800f292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f29a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f29e:	f7f1 f9ab 	bl	80005f8 <__aeabi_dmul>
 800f2a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f2a6:	1124      	asrs	r4, r4, #4
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	2602      	movs	r6, #2
 800f2ac:	2c00      	cmp	r4, #0
 800f2ae:	f040 808f 	bne.w	800f3d0 <_dtoa_r+0x4c0>
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d1d3      	bne.n	800f25e <_dtoa_r+0x34e>
 800f2b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f2b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	f000 8094 	beq.w	800f3ea <_dtoa_r+0x4da>
 800f2c2:	4b75      	ldr	r3, [pc, #468]	@ (800f498 <_dtoa_r+0x588>)
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	4629      	mov	r1, r5
 800f2ca:	f7f1 fc07 	bl	8000adc <__aeabi_dcmplt>
 800f2ce:	2800      	cmp	r0, #0
 800f2d0:	f000 808b 	beq.w	800f3ea <_dtoa_r+0x4da>
 800f2d4:	9b03      	ldr	r3, [sp, #12]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	f000 8087 	beq.w	800f3ea <_dtoa_r+0x4da>
 800f2dc:	f1bb 0f00 	cmp.w	fp, #0
 800f2e0:	dd34      	ble.n	800f34c <_dtoa_r+0x43c>
 800f2e2:	4620      	mov	r0, r4
 800f2e4:	4b6d      	ldr	r3, [pc, #436]	@ (800f49c <_dtoa_r+0x58c>)
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	4629      	mov	r1, r5
 800f2ea:	f7f1 f985 	bl	80005f8 <__aeabi_dmul>
 800f2ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f2f2:	f107 38ff 	add.w	r8, r7, #4294967295
 800f2f6:	3601      	adds	r6, #1
 800f2f8:	465c      	mov	r4, fp
 800f2fa:	4630      	mov	r0, r6
 800f2fc:	f7f1 f912 	bl	8000524 <__aeabi_i2d>
 800f300:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f304:	f7f1 f978 	bl	80005f8 <__aeabi_dmul>
 800f308:	4b65      	ldr	r3, [pc, #404]	@ (800f4a0 <_dtoa_r+0x590>)
 800f30a:	2200      	movs	r2, #0
 800f30c:	f7f0 ffbe 	bl	800028c <__adddf3>
 800f310:	4605      	mov	r5, r0
 800f312:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f316:	2c00      	cmp	r4, #0
 800f318:	d16a      	bne.n	800f3f0 <_dtoa_r+0x4e0>
 800f31a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f31e:	4b61      	ldr	r3, [pc, #388]	@ (800f4a4 <_dtoa_r+0x594>)
 800f320:	2200      	movs	r2, #0
 800f322:	f7f0 ffb1 	bl	8000288 <__aeabi_dsub>
 800f326:	4602      	mov	r2, r0
 800f328:	460b      	mov	r3, r1
 800f32a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f32e:	462a      	mov	r2, r5
 800f330:	4633      	mov	r3, r6
 800f332:	f7f1 fbf1 	bl	8000b18 <__aeabi_dcmpgt>
 800f336:	2800      	cmp	r0, #0
 800f338:	f040 8298 	bne.w	800f86c <_dtoa_r+0x95c>
 800f33c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f340:	462a      	mov	r2, r5
 800f342:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f346:	f7f1 fbc9 	bl	8000adc <__aeabi_dcmplt>
 800f34a:	bb38      	cbnz	r0, 800f39c <_dtoa_r+0x48c>
 800f34c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f350:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f354:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f356:	2b00      	cmp	r3, #0
 800f358:	f2c0 8157 	blt.w	800f60a <_dtoa_r+0x6fa>
 800f35c:	2f0e      	cmp	r7, #14
 800f35e:	f300 8154 	bgt.w	800f60a <_dtoa_r+0x6fa>
 800f362:	4b4b      	ldr	r3, [pc, #300]	@ (800f490 <_dtoa_r+0x580>)
 800f364:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f368:	ed93 7b00 	vldr	d7, [r3]
 800f36c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f36e:	2b00      	cmp	r3, #0
 800f370:	ed8d 7b00 	vstr	d7, [sp]
 800f374:	f280 80e5 	bge.w	800f542 <_dtoa_r+0x632>
 800f378:	9b03      	ldr	r3, [sp, #12]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	f300 80e1 	bgt.w	800f542 <_dtoa_r+0x632>
 800f380:	d10c      	bne.n	800f39c <_dtoa_r+0x48c>
 800f382:	4b48      	ldr	r3, [pc, #288]	@ (800f4a4 <_dtoa_r+0x594>)
 800f384:	2200      	movs	r2, #0
 800f386:	ec51 0b17 	vmov	r0, r1, d7
 800f38a:	f7f1 f935 	bl	80005f8 <__aeabi_dmul>
 800f38e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f392:	f7f1 fbb7 	bl	8000b04 <__aeabi_dcmpge>
 800f396:	2800      	cmp	r0, #0
 800f398:	f000 8266 	beq.w	800f868 <_dtoa_r+0x958>
 800f39c:	2400      	movs	r4, #0
 800f39e:	4625      	mov	r5, r4
 800f3a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f3a2:	4656      	mov	r6, sl
 800f3a4:	ea6f 0803 	mvn.w	r8, r3
 800f3a8:	2700      	movs	r7, #0
 800f3aa:	4621      	mov	r1, r4
 800f3ac:	4648      	mov	r0, r9
 800f3ae:	f000 fcbf 	bl	800fd30 <_Bfree>
 800f3b2:	2d00      	cmp	r5, #0
 800f3b4:	f000 80bd 	beq.w	800f532 <_dtoa_r+0x622>
 800f3b8:	b12f      	cbz	r7, 800f3c6 <_dtoa_r+0x4b6>
 800f3ba:	42af      	cmp	r7, r5
 800f3bc:	d003      	beq.n	800f3c6 <_dtoa_r+0x4b6>
 800f3be:	4639      	mov	r1, r7
 800f3c0:	4648      	mov	r0, r9
 800f3c2:	f000 fcb5 	bl	800fd30 <_Bfree>
 800f3c6:	4629      	mov	r1, r5
 800f3c8:	4648      	mov	r0, r9
 800f3ca:	f000 fcb1 	bl	800fd30 <_Bfree>
 800f3ce:	e0b0      	b.n	800f532 <_dtoa_r+0x622>
 800f3d0:	07e2      	lsls	r2, r4, #31
 800f3d2:	d505      	bpl.n	800f3e0 <_dtoa_r+0x4d0>
 800f3d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f3d8:	f7f1 f90e 	bl	80005f8 <__aeabi_dmul>
 800f3dc:	3601      	adds	r6, #1
 800f3de:	2301      	movs	r3, #1
 800f3e0:	1064      	asrs	r4, r4, #1
 800f3e2:	3508      	adds	r5, #8
 800f3e4:	e762      	b.n	800f2ac <_dtoa_r+0x39c>
 800f3e6:	2602      	movs	r6, #2
 800f3e8:	e765      	b.n	800f2b6 <_dtoa_r+0x3a6>
 800f3ea:	9c03      	ldr	r4, [sp, #12]
 800f3ec:	46b8      	mov	r8, r7
 800f3ee:	e784      	b.n	800f2fa <_dtoa_r+0x3ea>
 800f3f0:	4b27      	ldr	r3, [pc, #156]	@ (800f490 <_dtoa_r+0x580>)
 800f3f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f3f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f3f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f3fc:	4454      	add	r4, sl
 800f3fe:	2900      	cmp	r1, #0
 800f400:	d054      	beq.n	800f4ac <_dtoa_r+0x59c>
 800f402:	4929      	ldr	r1, [pc, #164]	@ (800f4a8 <_dtoa_r+0x598>)
 800f404:	2000      	movs	r0, #0
 800f406:	f7f1 fa21 	bl	800084c <__aeabi_ddiv>
 800f40a:	4633      	mov	r3, r6
 800f40c:	462a      	mov	r2, r5
 800f40e:	f7f0 ff3b 	bl	8000288 <__aeabi_dsub>
 800f412:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f416:	4656      	mov	r6, sl
 800f418:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f41c:	f7f1 fb9c 	bl	8000b58 <__aeabi_d2iz>
 800f420:	4605      	mov	r5, r0
 800f422:	f7f1 f87f 	bl	8000524 <__aeabi_i2d>
 800f426:	4602      	mov	r2, r0
 800f428:	460b      	mov	r3, r1
 800f42a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f42e:	f7f0 ff2b 	bl	8000288 <__aeabi_dsub>
 800f432:	3530      	adds	r5, #48	@ 0x30
 800f434:	4602      	mov	r2, r0
 800f436:	460b      	mov	r3, r1
 800f438:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f43c:	f806 5b01 	strb.w	r5, [r6], #1
 800f440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f444:	f7f1 fb4a 	bl	8000adc <__aeabi_dcmplt>
 800f448:	2800      	cmp	r0, #0
 800f44a:	d172      	bne.n	800f532 <_dtoa_r+0x622>
 800f44c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f450:	4911      	ldr	r1, [pc, #68]	@ (800f498 <_dtoa_r+0x588>)
 800f452:	2000      	movs	r0, #0
 800f454:	f7f0 ff18 	bl	8000288 <__aeabi_dsub>
 800f458:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f45c:	f7f1 fb3e 	bl	8000adc <__aeabi_dcmplt>
 800f460:	2800      	cmp	r0, #0
 800f462:	f040 80b4 	bne.w	800f5ce <_dtoa_r+0x6be>
 800f466:	42a6      	cmp	r6, r4
 800f468:	f43f af70 	beq.w	800f34c <_dtoa_r+0x43c>
 800f46c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f470:	4b0a      	ldr	r3, [pc, #40]	@ (800f49c <_dtoa_r+0x58c>)
 800f472:	2200      	movs	r2, #0
 800f474:	f7f1 f8c0 	bl	80005f8 <__aeabi_dmul>
 800f478:	4b08      	ldr	r3, [pc, #32]	@ (800f49c <_dtoa_r+0x58c>)
 800f47a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f47e:	2200      	movs	r2, #0
 800f480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f484:	f7f1 f8b8 	bl	80005f8 <__aeabi_dmul>
 800f488:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f48c:	e7c4      	b.n	800f418 <_dtoa_r+0x508>
 800f48e:	bf00      	nop
 800f490:	080123f8 	.word	0x080123f8
 800f494:	080123d0 	.word	0x080123d0
 800f498:	3ff00000 	.word	0x3ff00000
 800f49c:	40240000 	.word	0x40240000
 800f4a0:	401c0000 	.word	0x401c0000
 800f4a4:	40140000 	.word	0x40140000
 800f4a8:	3fe00000 	.word	0x3fe00000
 800f4ac:	4631      	mov	r1, r6
 800f4ae:	4628      	mov	r0, r5
 800f4b0:	f7f1 f8a2 	bl	80005f8 <__aeabi_dmul>
 800f4b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f4b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f4ba:	4656      	mov	r6, sl
 800f4bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4c0:	f7f1 fb4a 	bl	8000b58 <__aeabi_d2iz>
 800f4c4:	4605      	mov	r5, r0
 800f4c6:	f7f1 f82d 	bl	8000524 <__aeabi_i2d>
 800f4ca:	4602      	mov	r2, r0
 800f4cc:	460b      	mov	r3, r1
 800f4ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4d2:	f7f0 fed9 	bl	8000288 <__aeabi_dsub>
 800f4d6:	3530      	adds	r5, #48	@ 0x30
 800f4d8:	f806 5b01 	strb.w	r5, [r6], #1
 800f4dc:	4602      	mov	r2, r0
 800f4de:	460b      	mov	r3, r1
 800f4e0:	42a6      	cmp	r6, r4
 800f4e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f4e6:	f04f 0200 	mov.w	r2, #0
 800f4ea:	d124      	bne.n	800f536 <_dtoa_r+0x626>
 800f4ec:	4baf      	ldr	r3, [pc, #700]	@ (800f7ac <_dtoa_r+0x89c>)
 800f4ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f4f2:	f7f0 fecb 	bl	800028c <__adddf3>
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f4fe:	f7f1 fb0b 	bl	8000b18 <__aeabi_dcmpgt>
 800f502:	2800      	cmp	r0, #0
 800f504:	d163      	bne.n	800f5ce <_dtoa_r+0x6be>
 800f506:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f50a:	49a8      	ldr	r1, [pc, #672]	@ (800f7ac <_dtoa_r+0x89c>)
 800f50c:	2000      	movs	r0, #0
 800f50e:	f7f0 febb 	bl	8000288 <__aeabi_dsub>
 800f512:	4602      	mov	r2, r0
 800f514:	460b      	mov	r3, r1
 800f516:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f51a:	f7f1 fadf 	bl	8000adc <__aeabi_dcmplt>
 800f51e:	2800      	cmp	r0, #0
 800f520:	f43f af14 	beq.w	800f34c <_dtoa_r+0x43c>
 800f524:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f526:	1e73      	subs	r3, r6, #1
 800f528:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f52a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f52e:	2b30      	cmp	r3, #48	@ 0x30
 800f530:	d0f8      	beq.n	800f524 <_dtoa_r+0x614>
 800f532:	4647      	mov	r7, r8
 800f534:	e03b      	b.n	800f5ae <_dtoa_r+0x69e>
 800f536:	4b9e      	ldr	r3, [pc, #632]	@ (800f7b0 <_dtoa_r+0x8a0>)
 800f538:	f7f1 f85e 	bl	80005f8 <__aeabi_dmul>
 800f53c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f540:	e7bc      	b.n	800f4bc <_dtoa_r+0x5ac>
 800f542:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f546:	4656      	mov	r6, sl
 800f548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f54c:	4620      	mov	r0, r4
 800f54e:	4629      	mov	r1, r5
 800f550:	f7f1 f97c 	bl	800084c <__aeabi_ddiv>
 800f554:	f7f1 fb00 	bl	8000b58 <__aeabi_d2iz>
 800f558:	4680      	mov	r8, r0
 800f55a:	f7f0 ffe3 	bl	8000524 <__aeabi_i2d>
 800f55e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f562:	f7f1 f849 	bl	80005f8 <__aeabi_dmul>
 800f566:	4602      	mov	r2, r0
 800f568:	460b      	mov	r3, r1
 800f56a:	4620      	mov	r0, r4
 800f56c:	4629      	mov	r1, r5
 800f56e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f572:	f7f0 fe89 	bl	8000288 <__aeabi_dsub>
 800f576:	f806 4b01 	strb.w	r4, [r6], #1
 800f57a:	9d03      	ldr	r5, [sp, #12]
 800f57c:	eba6 040a 	sub.w	r4, r6, sl
 800f580:	42a5      	cmp	r5, r4
 800f582:	4602      	mov	r2, r0
 800f584:	460b      	mov	r3, r1
 800f586:	d133      	bne.n	800f5f0 <_dtoa_r+0x6e0>
 800f588:	f7f0 fe80 	bl	800028c <__adddf3>
 800f58c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f590:	4604      	mov	r4, r0
 800f592:	460d      	mov	r5, r1
 800f594:	f7f1 fac0 	bl	8000b18 <__aeabi_dcmpgt>
 800f598:	b9c0      	cbnz	r0, 800f5cc <_dtoa_r+0x6bc>
 800f59a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f59e:	4620      	mov	r0, r4
 800f5a0:	4629      	mov	r1, r5
 800f5a2:	f7f1 fa91 	bl	8000ac8 <__aeabi_dcmpeq>
 800f5a6:	b110      	cbz	r0, 800f5ae <_dtoa_r+0x69e>
 800f5a8:	f018 0f01 	tst.w	r8, #1
 800f5ac:	d10e      	bne.n	800f5cc <_dtoa_r+0x6bc>
 800f5ae:	9902      	ldr	r1, [sp, #8]
 800f5b0:	4648      	mov	r0, r9
 800f5b2:	f000 fbbd 	bl	800fd30 <_Bfree>
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	7033      	strb	r3, [r6, #0]
 800f5ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f5bc:	3701      	adds	r7, #1
 800f5be:	601f      	str	r7, [r3, #0]
 800f5c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	f000 824b 	beq.w	800fa5e <_dtoa_r+0xb4e>
 800f5c8:	601e      	str	r6, [r3, #0]
 800f5ca:	e248      	b.n	800fa5e <_dtoa_r+0xb4e>
 800f5cc:	46b8      	mov	r8, r7
 800f5ce:	4633      	mov	r3, r6
 800f5d0:	461e      	mov	r6, r3
 800f5d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f5d6:	2a39      	cmp	r2, #57	@ 0x39
 800f5d8:	d106      	bne.n	800f5e8 <_dtoa_r+0x6d8>
 800f5da:	459a      	cmp	sl, r3
 800f5dc:	d1f8      	bne.n	800f5d0 <_dtoa_r+0x6c0>
 800f5de:	2230      	movs	r2, #48	@ 0x30
 800f5e0:	f108 0801 	add.w	r8, r8, #1
 800f5e4:	f88a 2000 	strb.w	r2, [sl]
 800f5e8:	781a      	ldrb	r2, [r3, #0]
 800f5ea:	3201      	adds	r2, #1
 800f5ec:	701a      	strb	r2, [r3, #0]
 800f5ee:	e7a0      	b.n	800f532 <_dtoa_r+0x622>
 800f5f0:	4b6f      	ldr	r3, [pc, #444]	@ (800f7b0 <_dtoa_r+0x8a0>)
 800f5f2:	2200      	movs	r2, #0
 800f5f4:	f7f1 f800 	bl	80005f8 <__aeabi_dmul>
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	4604      	mov	r4, r0
 800f5fe:	460d      	mov	r5, r1
 800f600:	f7f1 fa62 	bl	8000ac8 <__aeabi_dcmpeq>
 800f604:	2800      	cmp	r0, #0
 800f606:	d09f      	beq.n	800f548 <_dtoa_r+0x638>
 800f608:	e7d1      	b.n	800f5ae <_dtoa_r+0x69e>
 800f60a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f60c:	2a00      	cmp	r2, #0
 800f60e:	f000 80ea 	beq.w	800f7e6 <_dtoa_r+0x8d6>
 800f612:	9a07      	ldr	r2, [sp, #28]
 800f614:	2a01      	cmp	r2, #1
 800f616:	f300 80cd 	bgt.w	800f7b4 <_dtoa_r+0x8a4>
 800f61a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f61c:	2a00      	cmp	r2, #0
 800f61e:	f000 80c1 	beq.w	800f7a4 <_dtoa_r+0x894>
 800f622:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f626:	9c08      	ldr	r4, [sp, #32]
 800f628:	9e00      	ldr	r6, [sp, #0]
 800f62a:	9a00      	ldr	r2, [sp, #0]
 800f62c:	441a      	add	r2, r3
 800f62e:	9200      	str	r2, [sp, #0]
 800f630:	9a06      	ldr	r2, [sp, #24]
 800f632:	2101      	movs	r1, #1
 800f634:	441a      	add	r2, r3
 800f636:	4648      	mov	r0, r9
 800f638:	9206      	str	r2, [sp, #24]
 800f63a:	f000 fc2d 	bl	800fe98 <__i2b>
 800f63e:	4605      	mov	r5, r0
 800f640:	b166      	cbz	r6, 800f65c <_dtoa_r+0x74c>
 800f642:	9b06      	ldr	r3, [sp, #24]
 800f644:	2b00      	cmp	r3, #0
 800f646:	dd09      	ble.n	800f65c <_dtoa_r+0x74c>
 800f648:	42b3      	cmp	r3, r6
 800f64a:	9a00      	ldr	r2, [sp, #0]
 800f64c:	bfa8      	it	ge
 800f64e:	4633      	movge	r3, r6
 800f650:	1ad2      	subs	r2, r2, r3
 800f652:	9200      	str	r2, [sp, #0]
 800f654:	9a06      	ldr	r2, [sp, #24]
 800f656:	1af6      	subs	r6, r6, r3
 800f658:	1ad3      	subs	r3, r2, r3
 800f65a:	9306      	str	r3, [sp, #24]
 800f65c:	9b08      	ldr	r3, [sp, #32]
 800f65e:	b30b      	cbz	r3, 800f6a4 <_dtoa_r+0x794>
 800f660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f662:	2b00      	cmp	r3, #0
 800f664:	f000 80c6 	beq.w	800f7f4 <_dtoa_r+0x8e4>
 800f668:	2c00      	cmp	r4, #0
 800f66a:	f000 80c0 	beq.w	800f7ee <_dtoa_r+0x8de>
 800f66e:	4629      	mov	r1, r5
 800f670:	4622      	mov	r2, r4
 800f672:	4648      	mov	r0, r9
 800f674:	f000 fcc8 	bl	8010008 <__pow5mult>
 800f678:	9a02      	ldr	r2, [sp, #8]
 800f67a:	4601      	mov	r1, r0
 800f67c:	4605      	mov	r5, r0
 800f67e:	4648      	mov	r0, r9
 800f680:	f000 fc20 	bl	800fec4 <__multiply>
 800f684:	9902      	ldr	r1, [sp, #8]
 800f686:	4680      	mov	r8, r0
 800f688:	4648      	mov	r0, r9
 800f68a:	f000 fb51 	bl	800fd30 <_Bfree>
 800f68e:	9b08      	ldr	r3, [sp, #32]
 800f690:	1b1b      	subs	r3, r3, r4
 800f692:	9308      	str	r3, [sp, #32]
 800f694:	f000 80b1 	beq.w	800f7fa <_dtoa_r+0x8ea>
 800f698:	9a08      	ldr	r2, [sp, #32]
 800f69a:	4641      	mov	r1, r8
 800f69c:	4648      	mov	r0, r9
 800f69e:	f000 fcb3 	bl	8010008 <__pow5mult>
 800f6a2:	9002      	str	r0, [sp, #8]
 800f6a4:	2101      	movs	r1, #1
 800f6a6:	4648      	mov	r0, r9
 800f6a8:	f000 fbf6 	bl	800fe98 <__i2b>
 800f6ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f6ae:	4604      	mov	r4, r0
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	f000 81d8 	beq.w	800fa66 <_dtoa_r+0xb56>
 800f6b6:	461a      	mov	r2, r3
 800f6b8:	4601      	mov	r1, r0
 800f6ba:	4648      	mov	r0, r9
 800f6bc:	f000 fca4 	bl	8010008 <__pow5mult>
 800f6c0:	9b07      	ldr	r3, [sp, #28]
 800f6c2:	2b01      	cmp	r3, #1
 800f6c4:	4604      	mov	r4, r0
 800f6c6:	f300 809f 	bgt.w	800f808 <_dtoa_r+0x8f8>
 800f6ca:	9b04      	ldr	r3, [sp, #16]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	f040 8097 	bne.w	800f800 <_dtoa_r+0x8f0>
 800f6d2:	9b05      	ldr	r3, [sp, #20]
 800f6d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	f040 8093 	bne.w	800f804 <_dtoa_r+0x8f4>
 800f6de:	9b05      	ldr	r3, [sp, #20]
 800f6e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f6e4:	0d1b      	lsrs	r3, r3, #20
 800f6e6:	051b      	lsls	r3, r3, #20
 800f6e8:	b133      	cbz	r3, 800f6f8 <_dtoa_r+0x7e8>
 800f6ea:	9b00      	ldr	r3, [sp, #0]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	9300      	str	r3, [sp, #0]
 800f6f0:	9b06      	ldr	r3, [sp, #24]
 800f6f2:	3301      	adds	r3, #1
 800f6f4:	9306      	str	r3, [sp, #24]
 800f6f6:	2301      	movs	r3, #1
 800f6f8:	9308      	str	r3, [sp, #32]
 800f6fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	f000 81b8 	beq.w	800fa72 <_dtoa_r+0xb62>
 800f702:	6923      	ldr	r3, [r4, #16]
 800f704:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f708:	6918      	ldr	r0, [r3, #16]
 800f70a:	f000 fb79 	bl	800fe00 <__hi0bits>
 800f70e:	f1c0 0020 	rsb	r0, r0, #32
 800f712:	9b06      	ldr	r3, [sp, #24]
 800f714:	4418      	add	r0, r3
 800f716:	f010 001f 	ands.w	r0, r0, #31
 800f71a:	f000 8082 	beq.w	800f822 <_dtoa_r+0x912>
 800f71e:	f1c0 0320 	rsb	r3, r0, #32
 800f722:	2b04      	cmp	r3, #4
 800f724:	dd73      	ble.n	800f80e <_dtoa_r+0x8fe>
 800f726:	9b00      	ldr	r3, [sp, #0]
 800f728:	f1c0 001c 	rsb	r0, r0, #28
 800f72c:	4403      	add	r3, r0
 800f72e:	9300      	str	r3, [sp, #0]
 800f730:	9b06      	ldr	r3, [sp, #24]
 800f732:	4403      	add	r3, r0
 800f734:	4406      	add	r6, r0
 800f736:	9306      	str	r3, [sp, #24]
 800f738:	9b00      	ldr	r3, [sp, #0]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	dd05      	ble.n	800f74a <_dtoa_r+0x83a>
 800f73e:	9902      	ldr	r1, [sp, #8]
 800f740:	461a      	mov	r2, r3
 800f742:	4648      	mov	r0, r9
 800f744:	f000 fcba 	bl	80100bc <__lshift>
 800f748:	9002      	str	r0, [sp, #8]
 800f74a:	9b06      	ldr	r3, [sp, #24]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	dd05      	ble.n	800f75c <_dtoa_r+0x84c>
 800f750:	4621      	mov	r1, r4
 800f752:	461a      	mov	r2, r3
 800f754:	4648      	mov	r0, r9
 800f756:	f000 fcb1 	bl	80100bc <__lshift>
 800f75a:	4604      	mov	r4, r0
 800f75c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d061      	beq.n	800f826 <_dtoa_r+0x916>
 800f762:	9802      	ldr	r0, [sp, #8]
 800f764:	4621      	mov	r1, r4
 800f766:	f000 fd15 	bl	8010194 <__mcmp>
 800f76a:	2800      	cmp	r0, #0
 800f76c:	da5b      	bge.n	800f826 <_dtoa_r+0x916>
 800f76e:	2300      	movs	r3, #0
 800f770:	9902      	ldr	r1, [sp, #8]
 800f772:	220a      	movs	r2, #10
 800f774:	4648      	mov	r0, r9
 800f776:	f000 fafd 	bl	800fd74 <__multadd>
 800f77a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f77c:	9002      	str	r0, [sp, #8]
 800f77e:	f107 38ff 	add.w	r8, r7, #4294967295
 800f782:	2b00      	cmp	r3, #0
 800f784:	f000 8177 	beq.w	800fa76 <_dtoa_r+0xb66>
 800f788:	4629      	mov	r1, r5
 800f78a:	2300      	movs	r3, #0
 800f78c:	220a      	movs	r2, #10
 800f78e:	4648      	mov	r0, r9
 800f790:	f000 faf0 	bl	800fd74 <__multadd>
 800f794:	f1bb 0f00 	cmp.w	fp, #0
 800f798:	4605      	mov	r5, r0
 800f79a:	dc6f      	bgt.n	800f87c <_dtoa_r+0x96c>
 800f79c:	9b07      	ldr	r3, [sp, #28]
 800f79e:	2b02      	cmp	r3, #2
 800f7a0:	dc49      	bgt.n	800f836 <_dtoa_r+0x926>
 800f7a2:	e06b      	b.n	800f87c <_dtoa_r+0x96c>
 800f7a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f7a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f7aa:	e73c      	b.n	800f626 <_dtoa_r+0x716>
 800f7ac:	3fe00000 	.word	0x3fe00000
 800f7b0:	40240000 	.word	0x40240000
 800f7b4:	9b03      	ldr	r3, [sp, #12]
 800f7b6:	1e5c      	subs	r4, r3, #1
 800f7b8:	9b08      	ldr	r3, [sp, #32]
 800f7ba:	42a3      	cmp	r3, r4
 800f7bc:	db09      	blt.n	800f7d2 <_dtoa_r+0x8c2>
 800f7be:	1b1c      	subs	r4, r3, r4
 800f7c0:	9b03      	ldr	r3, [sp, #12]
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	f6bf af30 	bge.w	800f628 <_dtoa_r+0x718>
 800f7c8:	9b00      	ldr	r3, [sp, #0]
 800f7ca:	9a03      	ldr	r2, [sp, #12]
 800f7cc:	1a9e      	subs	r6, r3, r2
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	e72b      	b.n	800f62a <_dtoa_r+0x71a>
 800f7d2:	9b08      	ldr	r3, [sp, #32]
 800f7d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f7d6:	9408      	str	r4, [sp, #32]
 800f7d8:	1ae3      	subs	r3, r4, r3
 800f7da:	441a      	add	r2, r3
 800f7dc:	9e00      	ldr	r6, [sp, #0]
 800f7de:	9b03      	ldr	r3, [sp, #12]
 800f7e0:	920d      	str	r2, [sp, #52]	@ 0x34
 800f7e2:	2400      	movs	r4, #0
 800f7e4:	e721      	b.n	800f62a <_dtoa_r+0x71a>
 800f7e6:	9c08      	ldr	r4, [sp, #32]
 800f7e8:	9e00      	ldr	r6, [sp, #0]
 800f7ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f7ec:	e728      	b.n	800f640 <_dtoa_r+0x730>
 800f7ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f7f2:	e751      	b.n	800f698 <_dtoa_r+0x788>
 800f7f4:	9a08      	ldr	r2, [sp, #32]
 800f7f6:	9902      	ldr	r1, [sp, #8]
 800f7f8:	e750      	b.n	800f69c <_dtoa_r+0x78c>
 800f7fa:	f8cd 8008 	str.w	r8, [sp, #8]
 800f7fe:	e751      	b.n	800f6a4 <_dtoa_r+0x794>
 800f800:	2300      	movs	r3, #0
 800f802:	e779      	b.n	800f6f8 <_dtoa_r+0x7e8>
 800f804:	9b04      	ldr	r3, [sp, #16]
 800f806:	e777      	b.n	800f6f8 <_dtoa_r+0x7e8>
 800f808:	2300      	movs	r3, #0
 800f80a:	9308      	str	r3, [sp, #32]
 800f80c:	e779      	b.n	800f702 <_dtoa_r+0x7f2>
 800f80e:	d093      	beq.n	800f738 <_dtoa_r+0x828>
 800f810:	9a00      	ldr	r2, [sp, #0]
 800f812:	331c      	adds	r3, #28
 800f814:	441a      	add	r2, r3
 800f816:	9200      	str	r2, [sp, #0]
 800f818:	9a06      	ldr	r2, [sp, #24]
 800f81a:	441a      	add	r2, r3
 800f81c:	441e      	add	r6, r3
 800f81e:	9206      	str	r2, [sp, #24]
 800f820:	e78a      	b.n	800f738 <_dtoa_r+0x828>
 800f822:	4603      	mov	r3, r0
 800f824:	e7f4      	b.n	800f810 <_dtoa_r+0x900>
 800f826:	9b03      	ldr	r3, [sp, #12]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	46b8      	mov	r8, r7
 800f82c:	dc20      	bgt.n	800f870 <_dtoa_r+0x960>
 800f82e:	469b      	mov	fp, r3
 800f830:	9b07      	ldr	r3, [sp, #28]
 800f832:	2b02      	cmp	r3, #2
 800f834:	dd1e      	ble.n	800f874 <_dtoa_r+0x964>
 800f836:	f1bb 0f00 	cmp.w	fp, #0
 800f83a:	f47f adb1 	bne.w	800f3a0 <_dtoa_r+0x490>
 800f83e:	4621      	mov	r1, r4
 800f840:	465b      	mov	r3, fp
 800f842:	2205      	movs	r2, #5
 800f844:	4648      	mov	r0, r9
 800f846:	f000 fa95 	bl	800fd74 <__multadd>
 800f84a:	4601      	mov	r1, r0
 800f84c:	4604      	mov	r4, r0
 800f84e:	9802      	ldr	r0, [sp, #8]
 800f850:	f000 fca0 	bl	8010194 <__mcmp>
 800f854:	2800      	cmp	r0, #0
 800f856:	f77f ada3 	ble.w	800f3a0 <_dtoa_r+0x490>
 800f85a:	4656      	mov	r6, sl
 800f85c:	2331      	movs	r3, #49	@ 0x31
 800f85e:	f806 3b01 	strb.w	r3, [r6], #1
 800f862:	f108 0801 	add.w	r8, r8, #1
 800f866:	e59f      	b.n	800f3a8 <_dtoa_r+0x498>
 800f868:	9c03      	ldr	r4, [sp, #12]
 800f86a:	46b8      	mov	r8, r7
 800f86c:	4625      	mov	r5, r4
 800f86e:	e7f4      	b.n	800f85a <_dtoa_r+0x94a>
 800f870:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f876:	2b00      	cmp	r3, #0
 800f878:	f000 8101 	beq.w	800fa7e <_dtoa_r+0xb6e>
 800f87c:	2e00      	cmp	r6, #0
 800f87e:	dd05      	ble.n	800f88c <_dtoa_r+0x97c>
 800f880:	4629      	mov	r1, r5
 800f882:	4632      	mov	r2, r6
 800f884:	4648      	mov	r0, r9
 800f886:	f000 fc19 	bl	80100bc <__lshift>
 800f88a:	4605      	mov	r5, r0
 800f88c:	9b08      	ldr	r3, [sp, #32]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d05c      	beq.n	800f94c <_dtoa_r+0xa3c>
 800f892:	6869      	ldr	r1, [r5, #4]
 800f894:	4648      	mov	r0, r9
 800f896:	f000 fa0b 	bl	800fcb0 <_Balloc>
 800f89a:	4606      	mov	r6, r0
 800f89c:	b928      	cbnz	r0, 800f8aa <_dtoa_r+0x99a>
 800f89e:	4b82      	ldr	r3, [pc, #520]	@ (800faa8 <_dtoa_r+0xb98>)
 800f8a0:	4602      	mov	r2, r0
 800f8a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f8a6:	f7ff bb4a 	b.w	800ef3e <_dtoa_r+0x2e>
 800f8aa:	692a      	ldr	r2, [r5, #16]
 800f8ac:	3202      	adds	r2, #2
 800f8ae:	0092      	lsls	r2, r2, #2
 800f8b0:	f105 010c 	add.w	r1, r5, #12
 800f8b4:	300c      	adds	r0, #12
 800f8b6:	f7ff fa92 	bl	800edde <memcpy>
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	4631      	mov	r1, r6
 800f8be:	4648      	mov	r0, r9
 800f8c0:	f000 fbfc 	bl	80100bc <__lshift>
 800f8c4:	f10a 0301 	add.w	r3, sl, #1
 800f8c8:	9300      	str	r3, [sp, #0]
 800f8ca:	eb0a 030b 	add.w	r3, sl, fp
 800f8ce:	9308      	str	r3, [sp, #32]
 800f8d0:	9b04      	ldr	r3, [sp, #16]
 800f8d2:	f003 0301 	and.w	r3, r3, #1
 800f8d6:	462f      	mov	r7, r5
 800f8d8:	9306      	str	r3, [sp, #24]
 800f8da:	4605      	mov	r5, r0
 800f8dc:	9b00      	ldr	r3, [sp, #0]
 800f8de:	9802      	ldr	r0, [sp, #8]
 800f8e0:	4621      	mov	r1, r4
 800f8e2:	f103 3bff 	add.w	fp, r3, #4294967295
 800f8e6:	f7ff fa88 	bl	800edfa <quorem>
 800f8ea:	4603      	mov	r3, r0
 800f8ec:	3330      	adds	r3, #48	@ 0x30
 800f8ee:	9003      	str	r0, [sp, #12]
 800f8f0:	4639      	mov	r1, r7
 800f8f2:	9802      	ldr	r0, [sp, #8]
 800f8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8f6:	f000 fc4d 	bl	8010194 <__mcmp>
 800f8fa:	462a      	mov	r2, r5
 800f8fc:	9004      	str	r0, [sp, #16]
 800f8fe:	4621      	mov	r1, r4
 800f900:	4648      	mov	r0, r9
 800f902:	f000 fc63 	bl	80101cc <__mdiff>
 800f906:	68c2      	ldr	r2, [r0, #12]
 800f908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f90a:	4606      	mov	r6, r0
 800f90c:	bb02      	cbnz	r2, 800f950 <_dtoa_r+0xa40>
 800f90e:	4601      	mov	r1, r0
 800f910:	9802      	ldr	r0, [sp, #8]
 800f912:	f000 fc3f 	bl	8010194 <__mcmp>
 800f916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f918:	4602      	mov	r2, r0
 800f91a:	4631      	mov	r1, r6
 800f91c:	4648      	mov	r0, r9
 800f91e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f920:	9309      	str	r3, [sp, #36]	@ 0x24
 800f922:	f000 fa05 	bl	800fd30 <_Bfree>
 800f926:	9b07      	ldr	r3, [sp, #28]
 800f928:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f92a:	9e00      	ldr	r6, [sp, #0]
 800f92c:	ea42 0103 	orr.w	r1, r2, r3
 800f930:	9b06      	ldr	r3, [sp, #24]
 800f932:	4319      	orrs	r1, r3
 800f934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f936:	d10d      	bne.n	800f954 <_dtoa_r+0xa44>
 800f938:	2b39      	cmp	r3, #57	@ 0x39
 800f93a:	d027      	beq.n	800f98c <_dtoa_r+0xa7c>
 800f93c:	9a04      	ldr	r2, [sp, #16]
 800f93e:	2a00      	cmp	r2, #0
 800f940:	dd01      	ble.n	800f946 <_dtoa_r+0xa36>
 800f942:	9b03      	ldr	r3, [sp, #12]
 800f944:	3331      	adds	r3, #49	@ 0x31
 800f946:	f88b 3000 	strb.w	r3, [fp]
 800f94a:	e52e      	b.n	800f3aa <_dtoa_r+0x49a>
 800f94c:	4628      	mov	r0, r5
 800f94e:	e7b9      	b.n	800f8c4 <_dtoa_r+0x9b4>
 800f950:	2201      	movs	r2, #1
 800f952:	e7e2      	b.n	800f91a <_dtoa_r+0xa0a>
 800f954:	9904      	ldr	r1, [sp, #16]
 800f956:	2900      	cmp	r1, #0
 800f958:	db04      	blt.n	800f964 <_dtoa_r+0xa54>
 800f95a:	9807      	ldr	r0, [sp, #28]
 800f95c:	4301      	orrs	r1, r0
 800f95e:	9806      	ldr	r0, [sp, #24]
 800f960:	4301      	orrs	r1, r0
 800f962:	d120      	bne.n	800f9a6 <_dtoa_r+0xa96>
 800f964:	2a00      	cmp	r2, #0
 800f966:	ddee      	ble.n	800f946 <_dtoa_r+0xa36>
 800f968:	9902      	ldr	r1, [sp, #8]
 800f96a:	9300      	str	r3, [sp, #0]
 800f96c:	2201      	movs	r2, #1
 800f96e:	4648      	mov	r0, r9
 800f970:	f000 fba4 	bl	80100bc <__lshift>
 800f974:	4621      	mov	r1, r4
 800f976:	9002      	str	r0, [sp, #8]
 800f978:	f000 fc0c 	bl	8010194 <__mcmp>
 800f97c:	2800      	cmp	r0, #0
 800f97e:	9b00      	ldr	r3, [sp, #0]
 800f980:	dc02      	bgt.n	800f988 <_dtoa_r+0xa78>
 800f982:	d1e0      	bne.n	800f946 <_dtoa_r+0xa36>
 800f984:	07da      	lsls	r2, r3, #31
 800f986:	d5de      	bpl.n	800f946 <_dtoa_r+0xa36>
 800f988:	2b39      	cmp	r3, #57	@ 0x39
 800f98a:	d1da      	bne.n	800f942 <_dtoa_r+0xa32>
 800f98c:	2339      	movs	r3, #57	@ 0x39
 800f98e:	f88b 3000 	strb.w	r3, [fp]
 800f992:	4633      	mov	r3, r6
 800f994:	461e      	mov	r6, r3
 800f996:	3b01      	subs	r3, #1
 800f998:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f99c:	2a39      	cmp	r2, #57	@ 0x39
 800f99e:	d04e      	beq.n	800fa3e <_dtoa_r+0xb2e>
 800f9a0:	3201      	adds	r2, #1
 800f9a2:	701a      	strb	r2, [r3, #0]
 800f9a4:	e501      	b.n	800f3aa <_dtoa_r+0x49a>
 800f9a6:	2a00      	cmp	r2, #0
 800f9a8:	dd03      	ble.n	800f9b2 <_dtoa_r+0xaa2>
 800f9aa:	2b39      	cmp	r3, #57	@ 0x39
 800f9ac:	d0ee      	beq.n	800f98c <_dtoa_r+0xa7c>
 800f9ae:	3301      	adds	r3, #1
 800f9b0:	e7c9      	b.n	800f946 <_dtoa_r+0xa36>
 800f9b2:	9a00      	ldr	r2, [sp, #0]
 800f9b4:	9908      	ldr	r1, [sp, #32]
 800f9b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f9ba:	428a      	cmp	r2, r1
 800f9bc:	d028      	beq.n	800fa10 <_dtoa_r+0xb00>
 800f9be:	9902      	ldr	r1, [sp, #8]
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	220a      	movs	r2, #10
 800f9c4:	4648      	mov	r0, r9
 800f9c6:	f000 f9d5 	bl	800fd74 <__multadd>
 800f9ca:	42af      	cmp	r7, r5
 800f9cc:	9002      	str	r0, [sp, #8]
 800f9ce:	f04f 0300 	mov.w	r3, #0
 800f9d2:	f04f 020a 	mov.w	r2, #10
 800f9d6:	4639      	mov	r1, r7
 800f9d8:	4648      	mov	r0, r9
 800f9da:	d107      	bne.n	800f9ec <_dtoa_r+0xadc>
 800f9dc:	f000 f9ca 	bl	800fd74 <__multadd>
 800f9e0:	4607      	mov	r7, r0
 800f9e2:	4605      	mov	r5, r0
 800f9e4:	9b00      	ldr	r3, [sp, #0]
 800f9e6:	3301      	adds	r3, #1
 800f9e8:	9300      	str	r3, [sp, #0]
 800f9ea:	e777      	b.n	800f8dc <_dtoa_r+0x9cc>
 800f9ec:	f000 f9c2 	bl	800fd74 <__multadd>
 800f9f0:	4629      	mov	r1, r5
 800f9f2:	4607      	mov	r7, r0
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	220a      	movs	r2, #10
 800f9f8:	4648      	mov	r0, r9
 800f9fa:	f000 f9bb 	bl	800fd74 <__multadd>
 800f9fe:	4605      	mov	r5, r0
 800fa00:	e7f0      	b.n	800f9e4 <_dtoa_r+0xad4>
 800fa02:	f1bb 0f00 	cmp.w	fp, #0
 800fa06:	bfcc      	ite	gt
 800fa08:	465e      	movgt	r6, fp
 800fa0a:	2601      	movle	r6, #1
 800fa0c:	4456      	add	r6, sl
 800fa0e:	2700      	movs	r7, #0
 800fa10:	9902      	ldr	r1, [sp, #8]
 800fa12:	9300      	str	r3, [sp, #0]
 800fa14:	2201      	movs	r2, #1
 800fa16:	4648      	mov	r0, r9
 800fa18:	f000 fb50 	bl	80100bc <__lshift>
 800fa1c:	4621      	mov	r1, r4
 800fa1e:	9002      	str	r0, [sp, #8]
 800fa20:	f000 fbb8 	bl	8010194 <__mcmp>
 800fa24:	2800      	cmp	r0, #0
 800fa26:	dcb4      	bgt.n	800f992 <_dtoa_r+0xa82>
 800fa28:	d102      	bne.n	800fa30 <_dtoa_r+0xb20>
 800fa2a:	9b00      	ldr	r3, [sp, #0]
 800fa2c:	07db      	lsls	r3, r3, #31
 800fa2e:	d4b0      	bmi.n	800f992 <_dtoa_r+0xa82>
 800fa30:	4633      	mov	r3, r6
 800fa32:	461e      	mov	r6, r3
 800fa34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fa38:	2a30      	cmp	r2, #48	@ 0x30
 800fa3a:	d0fa      	beq.n	800fa32 <_dtoa_r+0xb22>
 800fa3c:	e4b5      	b.n	800f3aa <_dtoa_r+0x49a>
 800fa3e:	459a      	cmp	sl, r3
 800fa40:	d1a8      	bne.n	800f994 <_dtoa_r+0xa84>
 800fa42:	2331      	movs	r3, #49	@ 0x31
 800fa44:	f108 0801 	add.w	r8, r8, #1
 800fa48:	f88a 3000 	strb.w	r3, [sl]
 800fa4c:	e4ad      	b.n	800f3aa <_dtoa_r+0x49a>
 800fa4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fa50:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800faac <_dtoa_r+0xb9c>
 800fa54:	b11b      	cbz	r3, 800fa5e <_dtoa_r+0xb4e>
 800fa56:	f10a 0308 	add.w	r3, sl, #8
 800fa5a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fa5c:	6013      	str	r3, [r2, #0]
 800fa5e:	4650      	mov	r0, sl
 800fa60:	b017      	add	sp, #92	@ 0x5c
 800fa62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa66:	9b07      	ldr	r3, [sp, #28]
 800fa68:	2b01      	cmp	r3, #1
 800fa6a:	f77f ae2e 	ble.w	800f6ca <_dtoa_r+0x7ba>
 800fa6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fa70:	9308      	str	r3, [sp, #32]
 800fa72:	2001      	movs	r0, #1
 800fa74:	e64d      	b.n	800f712 <_dtoa_r+0x802>
 800fa76:	f1bb 0f00 	cmp.w	fp, #0
 800fa7a:	f77f aed9 	ble.w	800f830 <_dtoa_r+0x920>
 800fa7e:	4656      	mov	r6, sl
 800fa80:	9802      	ldr	r0, [sp, #8]
 800fa82:	4621      	mov	r1, r4
 800fa84:	f7ff f9b9 	bl	800edfa <quorem>
 800fa88:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fa8c:	f806 3b01 	strb.w	r3, [r6], #1
 800fa90:	eba6 020a 	sub.w	r2, r6, sl
 800fa94:	4593      	cmp	fp, r2
 800fa96:	ddb4      	ble.n	800fa02 <_dtoa_r+0xaf2>
 800fa98:	9902      	ldr	r1, [sp, #8]
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	220a      	movs	r2, #10
 800fa9e:	4648      	mov	r0, r9
 800faa0:	f000 f968 	bl	800fd74 <__multadd>
 800faa4:	9002      	str	r0, [sp, #8]
 800faa6:	e7eb      	b.n	800fa80 <_dtoa_r+0xb70>
 800faa8:	080122fc 	.word	0x080122fc
 800faac:	08012280 	.word	0x08012280

0800fab0 <_free_r>:
 800fab0:	b538      	push	{r3, r4, r5, lr}
 800fab2:	4605      	mov	r5, r0
 800fab4:	2900      	cmp	r1, #0
 800fab6:	d041      	beq.n	800fb3c <_free_r+0x8c>
 800fab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fabc:	1f0c      	subs	r4, r1, #4
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	bfb8      	it	lt
 800fac2:	18e4      	addlt	r4, r4, r3
 800fac4:	f000 f8e8 	bl	800fc98 <__malloc_lock>
 800fac8:	4a1d      	ldr	r2, [pc, #116]	@ (800fb40 <_free_r+0x90>)
 800faca:	6813      	ldr	r3, [r2, #0]
 800facc:	b933      	cbnz	r3, 800fadc <_free_r+0x2c>
 800face:	6063      	str	r3, [r4, #4]
 800fad0:	6014      	str	r4, [r2, #0]
 800fad2:	4628      	mov	r0, r5
 800fad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fad8:	f000 b8e4 	b.w	800fca4 <__malloc_unlock>
 800fadc:	42a3      	cmp	r3, r4
 800fade:	d908      	bls.n	800faf2 <_free_r+0x42>
 800fae0:	6820      	ldr	r0, [r4, #0]
 800fae2:	1821      	adds	r1, r4, r0
 800fae4:	428b      	cmp	r3, r1
 800fae6:	bf01      	itttt	eq
 800fae8:	6819      	ldreq	r1, [r3, #0]
 800faea:	685b      	ldreq	r3, [r3, #4]
 800faec:	1809      	addeq	r1, r1, r0
 800faee:	6021      	streq	r1, [r4, #0]
 800faf0:	e7ed      	b.n	800face <_free_r+0x1e>
 800faf2:	461a      	mov	r2, r3
 800faf4:	685b      	ldr	r3, [r3, #4]
 800faf6:	b10b      	cbz	r3, 800fafc <_free_r+0x4c>
 800faf8:	42a3      	cmp	r3, r4
 800fafa:	d9fa      	bls.n	800faf2 <_free_r+0x42>
 800fafc:	6811      	ldr	r1, [r2, #0]
 800fafe:	1850      	adds	r0, r2, r1
 800fb00:	42a0      	cmp	r0, r4
 800fb02:	d10b      	bne.n	800fb1c <_free_r+0x6c>
 800fb04:	6820      	ldr	r0, [r4, #0]
 800fb06:	4401      	add	r1, r0
 800fb08:	1850      	adds	r0, r2, r1
 800fb0a:	4283      	cmp	r3, r0
 800fb0c:	6011      	str	r1, [r2, #0]
 800fb0e:	d1e0      	bne.n	800fad2 <_free_r+0x22>
 800fb10:	6818      	ldr	r0, [r3, #0]
 800fb12:	685b      	ldr	r3, [r3, #4]
 800fb14:	6053      	str	r3, [r2, #4]
 800fb16:	4408      	add	r0, r1
 800fb18:	6010      	str	r0, [r2, #0]
 800fb1a:	e7da      	b.n	800fad2 <_free_r+0x22>
 800fb1c:	d902      	bls.n	800fb24 <_free_r+0x74>
 800fb1e:	230c      	movs	r3, #12
 800fb20:	602b      	str	r3, [r5, #0]
 800fb22:	e7d6      	b.n	800fad2 <_free_r+0x22>
 800fb24:	6820      	ldr	r0, [r4, #0]
 800fb26:	1821      	adds	r1, r4, r0
 800fb28:	428b      	cmp	r3, r1
 800fb2a:	bf04      	itt	eq
 800fb2c:	6819      	ldreq	r1, [r3, #0]
 800fb2e:	685b      	ldreq	r3, [r3, #4]
 800fb30:	6063      	str	r3, [r4, #4]
 800fb32:	bf04      	itt	eq
 800fb34:	1809      	addeq	r1, r1, r0
 800fb36:	6021      	streq	r1, [r4, #0]
 800fb38:	6054      	str	r4, [r2, #4]
 800fb3a:	e7ca      	b.n	800fad2 <_free_r+0x22>
 800fb3c:	bd38      	pop	{r3, r4, r5, pc}
 800fb3e:	bf00      	nop
 800fb40:	20001950 	.word	0x20001950

0800fb44 <malloc>:
 800fb44:	4b02      	ldr	r3, [pc, #8]	@ (800fb50 <malloc+0xc>)
 800fb46:	4601      	mov	r1, r0
 800fb48:	6818      	ldr	r0, [r3, #0]
 800fb4a:	f000 b825 	b.w	800fb98 <_malloc_r>
 800fb4e:	bf00      	nop
 800fb50:	20000140 	.word	0x20000140

0800fb54 <sbrk_aligned>:
 800fb54:	b570      	push	{r4, r5, r6, lr}
 800fb56:	4e0f      	ldr	r6, [pc, #60]	@ (800fb94 <sbrk_aligned+0x40>)
 800fb58:	460c      	mov	r4, r1
 800fb5a:	6831      	ldr	r1, [r6, #0]
 800fb5c:	4605      	mov	r5, r0
 800fb5e:	b911      	cbnz	r1, 800fb66 <sbrk_aligned+0x12>
 800fb60:	f001 f804 	bl	8010b6c <_sbrk_r>
 800fb64:	6030      	str	r0, [r6, #0]
 800fb66:	4621      	mov	r1, r4
 800fb68:	4628      	mov	r0, r5
 800fb6a:	f000 ffff 	bl	8010b6c <_sbrk_r>
 800fb6e:	1c43      	adds	r3, r0, #1
 800fb70:	d103      	bne.n	800fb7a <sbrk_aligned+0x26>
 800fb72:	f04f 34ff 	mov.w	r4, #4294967295
 800fb76:	4620      	mov	r0, r4
 800fb78:	bd70      	pop	{r4, r5, r6, pc}
 800fb7a:	1cc4      	adds	r4, r0, #3
 800fb7c:	f024 0403 	bic.w	r4, r4, #3
 800fb80:	42a0      	cmp	r0, r4
 800fb82:	d0f8      	beq.n	800fb76 <sbrk_aligned+0x22>
 800fb84:	1a21      	subs	r1, r4, r0
 800fb86:	4628      	mov	r0, r5
 800fb88:	f000 fff0 	bl	8010b6c <_sbrk_r>
 800fb8c:	3001      	adds	r0, #1
 800fb8e:	d1f2      	bne.n	800fb76 <sbrk_aligned+0x22>
 800fb90:	e7ef      	b.n	800fb72 <sbrk_aligned+0x1e>
 800fb92:	bf00      	nop
 800fb94:	2000194c 	.word	0x2000194c

0800fb98 <_malloc_r>:
 800fb98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb9c:	1ccd      	adds	r5, r1, #3
 800fb9e:	f025 0503 	bic.w	r5, r5, #3
 800fba2:	3508      	adds	r5, #8
 800fba4:	2d0c      	cmp	r5, #12
 800fba6:	bf38      	it	cc
 800fba8:	250c      	movcc	r5, #12
 800fbaa:	2d00      	cmp	r5, #0
 800fbac:	4606      	mov	r6, r0
 800fbae:	db01      	blt.n	800fbb4 <_malloc_r+0x1c>
 800fbb0:	42a9      	cmp	r1, r5
 800fbb2:	d904      	bls.n	800fbbe <_malloc_r+0x26>
 800fbb4:	230c      	movs	r3, #12
 800fbb6:	6033      	str	r3, [r6, #0]
 800fbb8:	2000      	movs	r0, #0
 800fbba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fc94 <_malloc_r+0xfc>
 800fbc2:	f000 f869 	bl	800fc98 <__malloc_lock>
 800fbc6:	f8d8 3000 	ldr.w	r3, [r8]
 800fbca:	461c      	mov	r4, r3
 800fbcc:	bb44      	cbnz	r4, 800fc20 <_malloc_r+0x88>
 800fbce:	4629      	mov	r1, r5
 800fbd0:	4630      	mov	r0, r6
 800fbd2:	f7ff ffbf 	bl	800fb54 <sbrk_aligned>
 800fbd6:	1c43      	adds	r3, r0, #1
 800fbd8:	4604      	mov	r4, r0
 800fbda:	d158      	bne.n	800fc8e <_malloc_r+0xf6>
 800fbdc:	f8d8 4000 	ldr.w	r4, [r8]
 800fbe0:	4627      	mov	r7, r4
 800fbe2:	2f00      	cmp	r7, #0
 800fbe4:	d143      	bne.n	800fc6e <_malloc_r+0xd6>
 800fbe6:	2c00      	cmp	r4, #0
 800fbe8:	d04b      	beq.n	800fc82 <_malloc_r+0xea>
 800fbea:	6823      	ldr	r3, [r4, #0]
 800fbec:	4639      	mov	r1, r7
 800fbee:	4630      	mov	r0, r6
 800fbf0:	eb04 0903 	add.w	r9, r4, r3
 800fbf4:	f000 ffba 	bl	8010b6c <_sbrk_r>
 800fbf8:	4581      	cmp	r9, r0
 800fbfa:	d142      	bne.n	800fc82 <_malloc_r+0xea>
 800fbfc:	6821      	ldr	r1, [r4, #0]
 800fbfe:	1a6d      	subs	r5, r5, r1
 800fc00:	4629      	mov	r1, r5
 800fc02:	4630      	mov	r0, r6
 800fc04:	f7ff ffa6 	bl	800fb54 <sbrk_aligned>
 800fc08:	3001      	adds	r0, #1
 800fc0a:	d03a      	beq.n	800fc82 <_malloc_r+0xea>
 800fc0c:	6823      	ldr	r3, [r4, #0]
 800fc0e:	442b      	add	r3, r5
 800fc10:	6023      	str	r3, [r4, #0]
 800fc12:	f8d8 3000 	ldr.w	r3, [r8]
 800fc16:	685a      	ldr	r2, [r3, #4]
 800fc18:	bb62      	cbnz	r2, 800fc74 <_malloc_r+0xdc>
 800fc1a:	f8c8 7000 	str.w	r7, [r8]
 800fc1e:	e00f      	b.n	800fc40 <_malloc_r+0xa8>
 800fc20:	6822      	ldr	r2, [r4, #0]
 800fc22:	1b52      	subs	r2, r2, r5
 800fc24:	d420      	bmi.n	800fc68 <_malloc_r+0xd0>
 800fc26:	2a0b      	cmp	r2, #11
 800fc28:	d917      	bls.n	800fc5a <_malloc_r+0xc2>
 800fc2a:	1961      	adds	r1, r4, r5
 800fc2c:	42a3      	cmp	r3, r4
 800fc2e:	6025      	str	r5, [r4, #0]
 800fc30:	bf18      	it	ne
 800fc32:	6059      	strne	r1, [r3, #4]
 800fc34:	6863      	ldr	r3, [r4, #4]
 800fc36:	bf08      	it	eq
 800fc38:	f8c8 1000 	streq.w	r1, [r8]
 800fc3c:	5162      	str	r2, [r4, r5]
 800fc3e:	604b      	str	r3, [r1, #4]
 800fc40:	4630      	mov	r0, r6
 800fc42:	f000 f82f 	bl	800fca4 <__malloc_unlock>
 800fc46:	f104 000b 	add.w	r0, r4, #11
 800fc4a:	1d23      	adds	r3, r4, #4
 800fc4c:	f020 0007 	bic.w	r0, r0, #7
 800fc50:	1ac2      	subs	r2, r0, r3
 800fc52:	bf1c      	itt	ne
 800fc54:	1a1b      	subne	r3, r3, r0
 800fc56:	50a3      	strne	r3, [r4, r2]
 800fc58:	e7af      	b.n	800fbba <_malloc_r+0x22>
 800fc5a:	6862      	ldr	r2, [r4, #4]
 800fc5c:	42a3      	cmp	r3, r4
 800fc5e:	bf0c      	ite	eq
 800fc60:	f8c8 2000 	streq.w	r2, [r8]
 800fc64:	605a      	strne	r2, [r3, #4]
 800fc66:	e7eb      	b.n	800fc40 <_malloc_r+0xa8>
 800fc68:	4623      	mov	r3, r4
 800fc6a:	6864      	ldr	r4, [r4, #4]
 800fc6c:	e7ae      	b.n	800fbcc <_malloc_r+0x34>
 800fc6e:	463c      	mov	r4, r7
 800fc70:	687f      	ldr	r7, [r7, #4]
 800fc72:	e7b6      	b.n	800fbe2 <_malloc_r+0x4a>
 800fc74:	461a      	mov	r2, r3
 800fc76:	685b      	ldr	r3, [r3, #4]
 800fc78:	42a3      	cmp	r3, r4
 800fc7a:	d1fb      	bne.n	800fc74 <_malloc_r+0xdc>
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	6053      	str	r3, [r2, #4]
 800fc80:	e7de      	b.n	800fc40 <_malloc_r+0xa8>
 800fc82:	230c      	movs	r3, #12
 800fc84:	6033      	str	r3, [r6, #0]
 800fc86:	4630      	mov	r0, r6
 800fc88:	f000 f80c 	bl	800fca4 <__malloc_unlock>
 800fc8c:	e794      	b.n	800fbb8 <_malloc_r+0x20>
 800fc8e:	6005      	str	r5, [r0, #0]
 800fc90:	e7d6      	b.n	800fc40 <_malloc_r+0xa8>
 800fc92:	bf00      	nop
 800fc94:	20001950 	.word	0x20001950

0800fc98 <__malloc_lock>:
 800fc98:	4801      	ldr	r0, [pc, #4]	@ (800fca0 <__malloc_lock+0x8>)
 800fc9a:	f7ff b89e 	b.w	800edda <__retarget_lock_acquire_recursive>
 800fc9e:	bf00      	nop
 800fca0:	20001948 	.word	0x20001948

0800fca4 <__malloc_unlock>:
 800fca4:	4801      	ldr	r0, [pc, #4]	@ (800fcac <__malloc_unlock+0x8>)
 800fca6:	f7ff b899 	b.w	800eddc <__retarget_lock_release_recursive>
 800fcaa:	bf00      	nop
 800fcac:	20001948 	.word	0x20001948

0800fcb0 <_Balloc>:
 800fcb0:	b570      	push	{r4, r5, r6, lr}
 800fcb2:	69c6      	ldr	r6, [r0, #28]
 800fcb4:	4604      	mov	r4, r0
 800fcb6:	460d      	mov	r5, r1
 800fcb8:	b976      	cbnz	r6, 800fcd8 <_Balloc+0x28>
 800fcba:	2010      	movs	r0, #16
 800fcbc:	f7ff ff42 	bl	800fb44 <malloc>
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	61e0      	str	r0, [r4, #28]
 800fcc4:	b920      	cbnz	r0, 800fcd0 <_Balloc+0x20>
 800fcc6:	4b18      	ldr	r3, [pc, #96]	@ (800fd28 <_Balloc+0x78>)
 800fcc8:	4818      	ldr	r0, [pc, #96]	@ (800fd2c <_Balloc+0x7c>)
 800fcca:	216b      	movs	r1, #107	@ 0x6b
 800fccc:	f000 ff5e 	bl	8010b8c <__assert_func>
 800fcd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fcd4:	6006      	str	r6, [r0, #0]
 800fcd6:	60c6      	str	r6, [r0, #12]
 800fcd8:	69e6      	ldr	r6, [r4, #28]
 800fcda:	68f3      	ldr	r3, [r6, #12]
 800fcdc:	b183      	cbz	r3, 800fd00 <_Balloc+0x50>
 800fcde:	69e3      	ldr	r3, [r4, #28]
 800fce0:	68db      	ldr	r3, [r3, #12]
 800fce2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fce6:	b9b8      	cbnz	r0, 800fd18 <_Balloc+0x68>
 800fce8:	2101      	movs	r1, #1
 800fcea:	fa01 f605 	lsl.w	r6, r1, r5
 800fcee:	1d72      	adds	r2, r6, #5
 800fcf0:	0092      	lsls	r2, r2, #2
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	f000 ff68 	bl	8010bc8 <_calloc_r>
 800fcf8:	b160      	cbz	r0, 800fd14 <_Balloc+0x64>
 800fcfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fcfe:	e00e      	b.n	800fd1e <_Balloc+0x6e>
 800fd00:	2221      	movs	r2, #33	@ 0x21
 800fd02:	2104      	movs	r1, #4
 800fd04:	4620      	mov	r0, r4
 800fd06:	f000 ff5f 	bl	8010bc8 <_calloc_r>
 800fd0a:	69e3      	ldr	r3, [r4, #28]
 800fd0c:	60f0      	str	r0, [r6, #12]
 800fd0e:	68db      	ldr	r3, [r3, #12]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d1e4      	bne.n	800fcde <_Balloc+0x2e>
 800fd14:	2000      	movs	r0, #0
 800fd16:	bd70      	pop	{r4, r5, r6, pc}
 800fd18:	6802      	ldr	r2, [r0, #0]
 800fd1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd1e:	2300      	movs	r3, #0
 800fd20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd24:	e7f7      	b.n	800fd16 <_Balloc+0x66>
 800fd26:	bf00      	nop
 800fd28:	0801228d 	.word	0x0801228d
 800fd2c:	0801230d 	.word	0x0801230d

0800fd30 <_Bfree>:
 800fd30:	b570      	push	{r4, r5, r6, lr}
 800fd32:	69c6      	ldr	r6, [r0, #28]
 800fd34:	4605      	mov	r5, r0
 800fd36:	460c      	mov	r4, r1
 800fd38:	b976      	cbnz	r6, 800fd58 <_Bfree+0x28>
 800fd3a:	2010      	movs	r0, #16
 800fd3c:	f7ff ff02 	bl	800fb44 <malloc>
 800fd40:	4602      	mov	r2, r0
 800fd42:	61e8      	str	r0, [r5, #28]
 800fd44:	b920      	cbnz	r0, 800fd50 <_Bfree+0x20>
 800fd46:	4b09      	ldr	r3, [pc, #36]	@ (800fd6c <_Bfree+0x3c>)
 800fd48:	4809      	ldr	r0, [pc, #36]	@ (800fd70 <_Bfree+0x40>)
 800fd4a:	218f      	movs	r1, #143	@ 0x8f
 800fd4c:	f000 ff1e 	bl	8010b8c <__assert_func>
 800fd50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd54:	6006      	str	r6, [r0, #0]
 800fd56:	60c6      	str	r6, [r0, #12]
 800fd58:	b13c      	cbz	r4, 800fd6a <_Bfree+0x3a>
 800fd5a:	69eb      	ldr	r3, [r5, #28]
 800fd5c:	6862      	ldr	r2, [r4, #4]
 800fd5e:	68db      	ldr	r3, [r3, #12]
 800fd60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd64:	6021      	str	r1, [r4, #0]
 800fd66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fd6a:	bd70      	pop	{r4, r5, r6, pc}
 800fd6c:	0801228d 	.word	0x0801228d
 800fd70:	0801230d 	.word	0x0801230d

0800fd74 <__multadd>:
 800fd74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd78:	690d      	ldr	r5, [r1, #16]
 800fd7a:	4607      	mov	r7, r0
 800fd7c:	460c      	mov	r4, r1
 800fd7e:	461e      	mov	r6, r3
 800fd80:	f101 0c14 	add.w	ip, r1, #20
 800fd84:	2000      	movs	r0, #0
 800fd86:	f8dc 3000 	ldr.w	r3, [ip]
 800fd8a:	b299      	uxth	r1, r3
 800fd8c:	fb02 6101 	mla	r1, r2, r1, r6
 800fd90:	0c1e      	lsrs	r6, r3, #16
 800fd92:	0c0b      	lsrs	r3, r1, #16
 800fd94:	fb02 3306 	mla	r3, r2, r6, r3
 800fd98:	b289      	uxth	r1, r1
 800fd9a:	3001      	adds	r0, #1
 800fd9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fda0:	4285      	cmp	r5, r0
 800fda2:	f84c 1b04 	str.w	r1, [ip], #4
 800fda6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fdaa:	dcec      	bgt.n	800fd86 <__multadd+0x12>
 800fdac:	b30e      	cbz	r6, 800fdf2 <__multadd+0x7e>
 800fdae:	68a3      	ldr	r3, [r4, #8]
 800fdb0:	42ab      	cmp	r3, r5
 800fdb2:	dc19      	bgt.n	800fde8 <__multadd+0x74>
 800fdb4:	6861      	ldr	r1, [r4, #4]
 800fdb6:	4638      	mov	r0, r7
 800fdb8:	3101      	adds	r1, #1
 800fdba:	f7ff ff79 	bl	800fcb0 <_Balloc>
 800fdbe:	4680      	mov	r8, r0
 800fdc0:	b928      	cbnz	r0, 800fdce <__multadd+0x5a>
 800fdc2:	4602      	mov	r2, r0
 800fdc4:	4b0c      	ldr	r3, [pc, #48]	@ (800fdf8 <__multadd+0x84>)
 800fdc6:	480d      	ldr	r0, [pc, #52]	@ (800fdfc <__multadd+0x88>)
 800fdc8:	21ba      	movs	r1, #186	@ 0xba
 800fdca:	f000 fedf 	bl	8010b8c <__assert_func>
 800fdce:	6922      	ldr	r2, [r4, #16]
 800fdd0:	3202      	adds	r2, #2
 800fdd2:	f104 010c 	add.w	r1, r4, #12
 800fdd6:	0092      	lsls	r2, r2, #2
 800fdd8:	300c      	adds	r0, #12
 800fdda:	f7ff f800 	bl	800edde <memcpy>
 800fdde:	4621      	mov	r1, r4
 800fde0:	4638      	mov	r0, r7
 800fde2:	f7ff ffa5 	bl	800fd30 <_Bfree>
 800fde6:	4644      	mov	r4, r8
 800fde8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fdec:	3501      	adds	r5, #1
 800fdee:	615e      	str	r6, [r3, #20]
 800fdf0:	6125      	str	r5, [r4, #16]
 800fdf2:	4620      	mov	r0, r4
 800fdf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf8:	080122fc 	.word	0x080122fc
 800fdfc:	0801230d 	.word	0x0801230d

0800fe00 <__hi0bits>:
 800fe00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fe04:	4603      	mov	r3, r0
 800fe06:	bf36      	itet	cc
 800fe08:	0403      	lslcc	r3, r0, #16
 800fe0a:	2000      	movcs	r0, #0
 800fe0c:	2010      	movcc	r0, #16
 800fe0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fe12:	bf3c      	itt	cc
 800fe14:	021b      	lslcc	r3, r3, #8
 800fe16:	3008      	addcc	r0, #8
 800fe18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fe1c:	bf3c      	itt	cc
 800fe1e:	011b      	lslcc	r3, r3, #4
 800fe20:	3004      	addcc	r0, #4
 800fe22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe26:	bf3c      	itt	cc
 800fe28:	009b      	lslcc	r3, r3, #2
 800fe2a:	3002      	addcc	r0, #2
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	db05      	blt.n	800fe3c <__hi0bits+0x3c>
 800fe30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fe34:	f100 0001 	add.w	r0, r0, #1
 800fe38:	bf08      	it	eq
 800fe3a:	2020      	moveq	r0, #32
 800fe3c:	4770      	bx	lr

0800fe3e <__lo0bits>:
 800fe3e:	6803      	ldr	r3, [r0, #0]
 800fe40:	4602      	mov	r2, r0
 800fe42:	f013 0007 	ands.w	r0, r3, #7
 800fe46:	d00b      	beq.n	800fe60 <__lo0bits+0x22>
 800fe48:	07d9      	lsls	r1, r3, #31
 800fe4a:	d421      	bmi.n	800fe90 <__lo0bits+0x52>
 800fe4c:	0798      	lsls	r0, r3, #30
 800fe4e:	bf49      	itett	mi
 800fe50:	085b      	lsrmi	r3, r3, #1
 800fe52:	089b      	lsrpl	r3, r3, #2
 800fe54:	2001      	movmi	r0, #1
 800fe56:	6013      	strmi	r3, [r2, #0]
 800fe58:	bf5c      	itt	pl
 800fe5a:	6013      	strpl	r3, [r2, #0]
 800fe5c:	2002      	movpl	r0, #2
 800fe5e:	4770      	bx	lr
 800fe60:	b299      	uxth	r1, r3
 800fe62:	b909      	cbnz	r1, 800fe68 <__lo0bits+0x2a>
 800fe64:	0c1b      	lsrs	r3, r3, #16
 800fe66:	2010      	movs	r0, #16
 800fe68:	b2d9      	uxtb	r1, r3
 800fe6a:	b909      	cbnz	r1, 800fe70 <__lo0bits+0x32>
 800fe6c:	3008      	adds	r0, #8
 800fe6e:	0a1b      	lsrs	r3, r3, #8
 800fe70:	0719      	lsls	r1, r3, #28
 800fe72:	bf04      	itt	eq
 800fe74:	091b      	lsreq	r3, r3, #4
 800fe76:	3004      	addeq	r0, #4
 800fe78:	0799      	lsls	r1, r3, #30
 800fe7a:	bf04      	itt	eq
 800fe7c:	089b      	lsreq	r3, r3, #2
 800fe7e:	3002      	addeq	r0, #2
 800fe80:	07d9      	lsls	r1, r3, #31
 800fe82:	d403      	bmi.n	800fe8c <__lo0bits+0x4e>
 800fe84:	085b      	lsrs	r3, r3, #1
 800fe86:	f100 0001 	add.w	r0, r0, #1
 800fe8a:	d003      	beq.n	800fe94 <__lo0bits+0x56>
 800fe8c:	6013      	str	r3, [r2, #0]
 800fe8e:	4770      	bx	lr
 800fe90:	2000      	movs	r0, #0
 800fe92:	4770      	bx	lr
 800fe94:	2020      	movs	r0, #32
 800fe96:	4770      	bx	lr

0800fe98 <__i2b>:
 800fe98:	b510      	push	{r4, lr}
 800fe9a:	460c      	mov	r4, r1
 800fe9c:	2101      	movs	r1, #1
 800fe9e:	f7ff ff07 	bl	800fcb0 <_Balloc>
 800fea2:	4602      	mov	r2, r0
 800fea4:	b928      	cbnz	r0, 800feb2 <__i2b+0x1a>
 800fea6:	4b05      	ldr	r3, [pc, #20]	@ (800febc <__i2b+0x24>)
 800fea8:	4805      	ldr	r0, [pc, #20]	@ (800fec0 <__i2b+0x28>)
 800feaa:	f240 1145 	movw	r1, #325	@ 0x145
 800feae:	f000 fe6d 	bl	8010b8c <__assert_func>
 800feb2:	2301      	movs	r3, #1
 800feb4:	6144      	str	r4, [r0, #20]
 800feb6:	6103      	str	r3, [r0, #16]
 800feb8:	bd10      	pop	{r4, pc}
 800feba:	bf00      	nop
 800febc:	080122fc 	.word	0x080122fc
 800fec0:	0801230d 	.word	0x0801230d

0800fec4 <__multiply>:
 800fec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fec8:	4617      	mov	r7, r2
 800feca:	690a      	ldr	r2, [r1, #16]
 800fecc:	693b      	ldr	r3, [r7, #16]
 800fece:	429a      	cmp	r2, r3
 800fed0:	bfa8      	it	ge
 800fed2:	463b      	movge	r3, r7
 800fed4:	4689      	mov	r9, r1
 800fed6:	bfa4      	itt	ge
 800fed8:	460f      	movge	r7, r1
 800feda:	4699      	movge	r9, r3
 800fedc:	693d      	ldr	r5, [r7, #16]
 800fede:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fee2:	68bb      	ldr	r3, [r7, #8]
 800fee4:	6879      	ldr	r1, [r7, #4]
 800fee6:	eb05 060a 	add.w	r6, r5, sl
 800feea:	42b3      	cmp	r3, r6
 800feec:	b085      	sub	sp, #20
 800feee:	bfb8      	it	lt
 800fef0:	3101      	addlt	r1, #1
 800fef2:	f7ff fedd 	bl	800fcb0 <_Balloc>
 800fef6:	b930      	cbnz	r0, 800ff06 <__multiply+0x42>
 800fef8:	4602      	mov	r2, r0
 800fefa:	4b41      	ldr	r3, [pc, #260]	@ (8010000 <__multiply+0x13c>)
 800fefc:	4841      	ldr	r0, [pc, #260]	@ (8010004 <__multiply+0x140>)
 800fefe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ff02:	f000 fe43 	bl	8010b8c <__assert_func>
 800ff06:	f100 0414 	add.w	r4, r0, #20
 800ff0a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ff0e:	4623      	mov	r3, r4
 800ff10:	2200      	movs	r2, #0
 800ff12:	4573      	cmp	r3, lr
 800ff14:	d320      	bcc.n	800ff58 <__multiply+0x94>
 800ff16:	f107 0814 	add.w	r8, r7, #20
 800ff1a:	f109 0114 	add.w	r1, r9, #20
 800ff1e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ff22:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ff26:	9302      	str	r3, [sp, #8]
 800ff28:	1beb      	subs	r3, r5, r7
 800ff2a:	3b15      	subs	r3, #21
 800ff2c:	f023 0303 	bic.w	r3, r3, #3
 800ff30:	3304      	adds	r3, #4
 800ff32:	3715      	adds	r7, #21
 800ff34:	42bd      	cmp	r5, r7
 800ff36:	bf38      	it	cc
 800ff38:	2304      	movcc	r3, #4
 800ff3a:	9301      	str	r3, [sp, #4]
 800ff3c:	9b02      	ldr	r3, [sp, #8]
 800ff3e:	9103      	str	r1, [sp, #12]
 800ff40:	428b      	cmp	r3, r1
 800ff42:	d80c      	bhi.n	800ff5e <__multiply+0x9a>
 800ff44:	2e00      	cmp	r6, #0
 800ff46:	dd03      	ble.n	800ff50 <__multiply+0x8c>
 800ff48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d055      	beq.n	800fffc <__multiply+0x138>
 800ff50:	6106      	str	r6, [r0, #16]
 800ff52:	b005      	add	sp, #20
 800ff54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff58:	f843 2b04 	str.w	r2, [r3], #4
 800ff5c:	e7d9      	b.n	800ff12 <__multiply+0x4e>
 800ff5e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ff62:	f1ba 0f00 	cmp.w	sl, #0
 800ff66:	d01f      	beq.n	800ffa8 <__multiply+0xe4>
 800ff68:	46c4      	mov	ip, r8
 800ff6a:	46a1      	mov	r9, r4
 800ff6c:	2700      	movs	r7, #0
 800ff6e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ff72:	f8d9 3000 	ldr.w	r3, [r9]
 800ff76:	fa1f fb82 	uxth.w	fp, r2
 800ff7a:	b29b      	uxth	r3, r3
 800ff7c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ff80:	443b      	add	r3, r7
 800ff82:	f8d9 7000 	ldr.w	r7, [r9]
 800ff86:	0c12      	lsrs	r2, r2, #16
 800ff88:	0c3f      	lsrs	r7, r7, #16
 800ff8a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ff8e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ff92:	b29b      	uxth	r3, r3
 800ff94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff98:	4565      	cmp	r5, ip
 800ff9a:	f849 3b04 	str.w	r3, [r9], #4
 800ff9e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ffa2:	d8e4      	bhi.n	800ff6e <__multiply+0xaa>
 800ffa4:	9b01      	ldr	r3, [sp, #4]
 800ffa6:	50e7      	str	r7, [r4, r3]
 800ffa8:	9b03      	ldr	r3, [sp, #12]
 800ffaa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ffae:	3104      	adds	r1, #4
 800ffb0:	f1b9 0f00 	cmp.w	r9, #0
 800ffb4:	d020      	beq.n	800fff8 <__multiply+0x134>
 800ffb6:	6823      	ldr	r3, [r4, #0]
 800ffb8:	4647      	mov	r7, r8
 800ffba:	46a4      	mov	ip, r4
 800ffbc:	f04f 0a00 	mov.w	sl, #0
 800ffc0:	f8b7 b000 	ldrh.w	fp, [r7]
 800ffc4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ffc8:	fb09 220b 	mla	r2, r9, fp, r2
 800ffcc:	4452      	add	r2, sl
 800ffce:	b29b      	uxth	r3, r3
 800ffd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ffd4:	f84c 3b04 	str.w	r3, [ip], #4
 800ffd8:	f857 3b04 	ldr.w	r3, [r7], #4
 800ffdc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ffe0:	f8bc 3000 	ldrh.w	r3, [ip]
 800ffe4:	fb09 330a 	mla	r3, r9, sl, r3
 800ffe8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ffec:	42bd      	cmp	r5, r7
 800ffee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fff2:	d8e5      	bhi.n	800ffc0 <__multiply+0xfc>
 800fff4:	9a01      	ldr	r2, [sp, #4]
 800fff6:	50a3      	str	r3, [r4, r2]
 800fff8:	3404      	adds	r4, #4
 800fffa:	e79f      	b.n	800ff3c <__multiply+0x78>
 800fffc:	3e01      	subs	r6, #1
 800fffe:	e7a1      	b.n	800ff44 <__multiply+0x80>
 8010000:	080122fc 	.word	0x080122fc
 8010004:	0801230d 	.word	0x0801230d

08010008 <__pow5mult>:
 8010008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801000c:	4615      	mov	r5, r2
 801000e:	f012 0203 	ands.w	r2, r2, #3
 8010012:	4607      	mov	r7, r0
 8010014:	460e      	mov	r6, r1
 8010016:	d007      	beq.n	8010028 <__pow5mult+0x20>
 8010018:	4c25      	ldr	r4, [pc, #148]	@ (80100b0 <__pow5mult+0xa8>)
 801001a:	3a01      	subs	r2, #1
 801001c:	2300      	movs	r3, #0
 801001e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010022:	f7ff fea7 	bl	800fd74 <__multadd>
 8010026:	4606      	mov	r6, r0
 8010028:	10ad      	asrs	r5, r5, #2
 801002a:	d03d      	beq.n	80100a8 <__pow5mult+0xa0>
 801002c:	69fc      	ldr	r4, [r7, #28]
 801002e:	b97c      	cbnz	r4, 8010050 <__pow5mult+0x48>
 8010030:	2010      	movs	r0, #16
 8010032:	f7ff fd87 	bl	800fb44 <malloc>
 8010036:	4602      	mov	r2, r0
 8010038:	61f8      	str	r0, [r7, #28]
 801003a:	b928      	cbnz	r0, 8010048 <__pow5mult+0x40>
 801003c:	4b1d      	ldr	r3, [pc, #116]	@ (80100b4 <__pow5mult+0xac>)
 801003e:	481e      	ldr	r0, [pc, #120]	@ (80100b8 <__pow5mult+0xb0>)
 8010040:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010044:	f000 fda2 	bl	8010b8c <__assert_func>
 8010048:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801004c:	6004      	str	r4, [r0, #0]
 801004e:	60c4      	str	r4, [r0, #12]
 8010050:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010054:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010058:	b94c      	cbnz	r4, 801006e <__pow5mult+0x66>
 801005a:	f240 2171 	movw	r1, #625	@ 0x271
 801005e:	4638      	mov	r0, r7
 8010060:	f7ff ff1a 	bl	800fe98 <__i2b>
 8010064:	2300      	movs	r3, #0
 8010066:	f8c8 0008 	str.w	r0, [r8, #8]
 801006a:	4604      	mov	r4, r0
 801006c:	6003      	str	r3, [r0, #0]
 801006e:	f04f 0900 	mov.w	r9, #0
 8010072:	07eb      	lsls	r3, r5, #31
 8010074:	d50a      	bpl.n	801008c <__pow5mult+0x84>
 8010076:	4631      	mov	r1, r6
 8010078:	4622      	mov	r2, r4
 801007a:	4638      	mov	r0, r7
 801007c:	f7ff ff22 	bl	800fec4 <__multiply>
 8010080:	4631      	mov	r1, r6
 8010082:	4680      	mov	r8, r0
 8010084:	4638      	mov	r0, r7
 8010086:	f7ff fe53 	bl	800fd30 <_Bfree>
 801008a:	4646      	mov	r6, r8
 801008c:	106d      	asrs	r5, r5, #1
 801008e:	d00b      	beq.n	80100a8 <__pow5mult+0xa0>
 8010090:	6820      	ldr	r0, [r4, #0]
 8010092:	b938      	cbnz	r0, 80100a4 <__pow5mult+0x9c>
 8010094:	4622      	mov	r2, r4
 8010096:	4621      	mov	r1, r4
 8010098:	4638      	mov	r0, r7
 801009a:	f7ff ff13 	bl	800fec4 <__multiply>
 801009e:	6020      	str	r0, [r4, #0]
 80100a0:	f8c0 9000 	str.w	r9, [r0]
 80100a4:	4604      	mov	r4, r0
 80100a6:	e7e4      	b.n	8010072 <__pow5mult+0x6a>
 80100a8:	4630      	mov	r0, r6
 80100aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100ae:	bf00      	nop
 80100b0:	080123c0 	.word	0x080123c0
 80100b4:	0801228d 	.word	0x0801228d
 80100b8:	0801230d 	.word	0x0801230d

080100bc <__lshift>:
 80100bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100c0:	460c      	mov	r4, r1
 80100c2:	6849      	ldr	r1, [r1, #4]
 80100c4:	6923      	ldr	r3, [r4, #16]
 80100c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80100ca:	68a3      	ldr	r3, [r4, #8]
 80100cc:	4607      	mov	r7, r0
 80100ce:	4691      	mov	r9, r2
 80100d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80100d4:	f108 0601 	add.w	r6, r8, #1
 80100d8:	42b3      	cmp	r3, r6
 80100da:	db0b      	blt.n	80100f4 <__lshift+0x38>
 80100dc:	4638      	mov	r0, r7
 80100de:	f7ff fde7 	bl	800fcb0 <_Balloc>
 80100e2:	4605      	mov	r5, r0
 80100e4:	b948      	cbnz	r0, 80100fa <__lshift+0x3e>
 80100e6:	4602      	mov	r2, r0
 80100e8:	4b28      	ldr	r3, [pc, #160]	@ (801018c <__lshift+0xd0>)
 80100ea:	4829      	ldr	r0, [pc, #164]	@ (8010190 <__lshift+0xd4>)
 80100ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80100f0:	f000 fd4c 	bl	8010b8c <__assert_func>
 80100f4:	3101      	adds	r1, #1
 80100f6:	005b      	lsls	r3, r3, #1
 80100f8:	e7ee      	b.n	80100d8 <__lshift+0x1c>
 80100fa:	2300      	movs	r3, #0
 80100fc:	f100 0114 	add.w	r1, r0, #20
 8010100:	f100 0210 	add.w	r2, r0, #16
 8010104:	4618      	mov	r0, r3
 8010106:	4553      	cmp	r3, sl
 8010108:	db33      	blt.n	8010172 <__lshift+0xb6>
 801010a:	6920      	ldr	r0, [r4, #16]
 801010c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010110:	f104 0314 	add.w	r3, r4, #20
 8010114:	f019 091f 	ands.w	r9, r9, #31
 8010118:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801011c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010120:	d02b      	beq.n	801017a <__lshift+0xbe>
 8010122:	f1c9 0e20 	rsb	lr, r9, #32
 8010126:	468a      	mov	sl, r1
 8010128:	2200      	movs	r2, #0
 801012a:	6818      	ldr	r0, [r3, #0]
 801012c:	fa00 f009 	lsl.w	r0, r0, r9
 8010130:	4310      	orrs	r0, r2
 8010132:	f84a 0b04 	str.w	r0, [sl], #4
 8010136:	f853 2b04 	ldr.w	r2, [r3], #4
 801013a:	459c      	cmp	ip, r3
 801013c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010140:	d8f3      	bhi.n	801012a <__lshift+0x6e>
 8010142:	ebac 0304 	sub.w	r3, ip, r4
 8010146:	3b15      	subs	r3, #21
 8010148:	f023 0303 	bic.w	r3, r3, #3
 801014c:	3304      	adds	r3, #4
 801014e:	f104 0015 	add.w	r0, r4, #21
 8010152:	4560      	cmp	r0, ip
 8010154:	bf88      	it	hi
 8010156:	2304      	movhi	r3, #4
 8010158:	50ca      	str	r2, [r1, r3]
 801015a:	b10a      	cbz	r2, 8010160 <__lshift+0xa4>
 801015c:	f108 0602 	add.w	r6, r8, #2
 8010160:	3e01      	subs	r6, #1
 8010162:	4638      	mov	r0, r7
 8010164:	612e      	str	r6, [r5, #16]
 8010166:	4621      	mov	r1, r4
 8010168:	f7ff fde2 	bl	800fd30 <_Bfree>
 801016c:	4628      	mov	r0, r5
 801016e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010172:	f842 0f04 	str.w	r0, [r2, #4]!
 8010176:	3301      	adds	r3, #1
 8010178:	e7c5      	b.n	8010106 <__lshift+0x4a>
 801017a:	3904      	subs	r1, #4
 801017c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010180:	f841 2f04 	str.w	r2, [r1, #4]!
 8010184:	459c      	cmp	ip, r3
 8010186:	d8f9      	bhi.n	801017c <__lshift+0xc0>
 8010188:	e7ea      	b.n	8010160 <__lshift+0xa4>
 801018a:	bf00      	nop
 801018c:	080122fc 	.word	0x080122fc
 8010190:	0801230d 	.word	0x0801230d

08010194 <__mcmp>:
 8010194:	690a      	ldr	r2, [r1, #16]
 8010196:	4603      	mov	r3, r0
 8010198:	6900      	ldr	r0, [r0, #16]
 801019a:	1a80      	subs	r0, r0, r2
 801019c:	b530      	push	{r4, r5, lr}
 801019e:	d10e      	bne.n	80101be <__mcmp+0x2a>
 80101a0:	3314      	adds	r3, #20
 80101a2:	3114      	adds	r1, #20
 80101a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80101a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80101ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80101b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80101b4:	4295      	cmp	r5, r2
 80101b6:	d003      	beq.n	80101c0 <__mcmp+0x2c>
 80101b8:	d205      	bcs.n	80101c6 <__mcmp+0x32>
 80101ba:	f04f 30ff 	mov.w	r0, #4294967295
 80101be:	bd30      	pop	{r4, r5, pc}
 80101c0:	42a3      	cmp	r3, r4
 80101c2:	d3f3      	bcc.n	80101ac <__mcmp+0x18>
 80101c4:	e7fb      	b.n	80101be <__mcmp+0x2a>
 80101c6:	2001      	movs	r0, #1
 80101c8:	e7f9      	b.n	80101be <__mcmp+0x2a>
	...

080101cc <__mdiff>:
 80101cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101d0:	4689      	mov	r9, r1
 80101d2:	4606      	mov	r6, r0
 80101d4:	4611      	mov	r1, r2
 80101d6:	4648      	mov	r0, r9
 80101d8:	4614      	mov	r4, r2
 80101da:	f7ff ffdb 	bl	8010194 <__mcmp>
 80101de:	1e05      	subs	r5, r0, #0
 80101e0:	d112      	bne.n	8010208 <__mdiff+0x3c>
 80101e2:	4629      	mov	r1, r5
 80101e4:	4630      	mov	r0, r6
 80101e6:	f7ff fd63 	bl	800fcb0 <_Balloc>
 80101ea:	4602      	mov	r2, r0
 80101ec:	b928      	cbnz	r0, 80101fa <__mdiff+0x2e>
 80101ee:	4b3f      	ldr	r3, [pc, #252]	@ (80102ec <__mdiff+0x120>)
 80101f0:	f240 2137 	movw	r1, #567	@ 0x237
 80101f4:	483e      	ldr	r0, [pc, #248]	@ (80102f0 <__mdiff+0x124>)
 80101f6:	f000 fcc9 	bl	8010b8c <__assert_func>
 80101fa:	2301      	movs	r3, #1
 80101fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010200:	4610      	mov	r0, r2
 8010202:	b003      	add	sp, #12
 8010204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010208:	bfbc      	itt	lt
 801020a:	464b      	movlt	r3, r9
 801020c:	46a1      	movlt	r9, r4
 801020e:	4630      	mov	r0, r6
 8010210:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010214:	bfba      	itte	lt
 8010216:	461c      	movlt	r4, r3
 8010218:	2501      	movlt	r5, #1
 801021a:	2500      	movge	r5, #0
 801021c:	f7ff fd48 	bl	800fcb0 <_Balloc>
 8010220:	4602      	mov	r2, r0
 8010222:	b918      	cbnz	r0, 801022c <__mdiff+0x60>
 8010224:	4b31      	ldr	r3, [pc, #196]	@ (80102ec <__mdiff+0x120>)
 8010226:	f240 2145 	movw	r1, #581	@ 0x245
 801022a:	e7e3      	b.n	80101f4 <__mdiff+0x28>
 801022c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010230:	6926      	ldr	r6, [r4, #16]
 8010232:	60c5      	str	r5, [r0, #12]
 8010234:	f109 0310 	add.w	r3, r9, #16
 8010238:	f109 0514 	add.w	r5, r9, #20
 801023c:	f104 0e14 	add.w	lr, r4, #20
 8010240:	f100 0b14 	add.w	fp, r0, #20
 8010244:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010248:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801024c:	9301      	str	r3, [sp, #4]
 801024e:	46d9      	mov	r9, fp
 8010250:	f04f 0c00 	mov.w	ip, #0
 8010254:	9b01      	ldr	r3, [sp, #4]
 8010256:	f85e 0b04 	ldr.w	r0, [lr], #4
 801025a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801025e:	9301      	str	r3, [sp, #4]
 8010260:	fa1f f38a 	uxth.w	r3, sl
 8010264:	4619      	mov	r1, r3
 8010266:	b283      	uxth	r3, r0
 8010268:	1acb      	subs	r3, r1, r3
 801026a:	0c00      	lsrs	r0, r0, #16
 801026c:	4463      	add	r3, ip
 801026e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010272:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010276:	b29b      	uxth	r3, r3
 8010278:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801027c:	4576      	cmp	r6, lr
 801027e:	f849 3b04 	str.w	r3, [r9], #4
 8010282:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010286:	d8e5      	bhi.n	8010254 <__mdiff+0x88>
 8010288:	1b33      	subs	r3, r6, r4
 801028a:	3b15      	subs	r3, #21
 801028c:	f023 0303 	bic.w	r3, r3, #3
 8010290:	3415      	adds	r4, #21
 8010292:	3304      	adds	r3, #4
 8010294:	42a6      	cmp	r6, r4
 8010296:	bf38      	it	cc
 8010298:	2304      	movcc	r3, #4
 801029a:	441d      	add	r5, r3
 801029c:	445b      	add	r3, fp
 801029e:	461e      	mov	r6, r3
 80102a0:	462c      	mov	r4, r5
 80102a2:	4544      	cmp	r4, r8
 80102a4:	d30e      	bcc.n	80102c4 <__mdiff+0xf8>
 80102a6:	f108 0103 	add.w	r1, r8, #3
 80102aa:	1b49      	subs	r1, r1, r5
 80102ac:	f021 0103 	bic.w	r1, r1, #3
 80102b0:	3d03      	subs	r5, #3
 80102b2:	45a8      	cmp	r8, r5
 80102b4:	bf38      	it	cc
 80102b6:	2100      	movcc	r1, #0
 80102b8:	440b      	add	r3, r1
 80102ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80102be:	b191      	cbz	r1, 80102e6 <__mdiff+0x11a>
 80102c0:	6117      	str	r7, [r2, #16]
 80102c2:	e79d      	b.n	8010200 <__mdiff+0x34>
 80102c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80102c8:	46e6      	mov	lr, ip
 80102ca:	0c08      	lsrs	r0, r1, #16
 80102cc:	fa1c fc81 	uxtah	ip, ip, r1
 80102d0:	4471      	add	r1, lr
 80102d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80102d6:	b289      	uxth	r1, r1
 80102d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80102dc:	f846 1b04 	str.w	r1, [r6], #4
 80102e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80102e4:	e7dd      	b.n	80102a2 <__mdiff+0xd6>
 80102e6:	3f01      	subs	r7, #1
 80102e8:	e7e7      	b.n	80102ba <__mdiff+0xee>
 80102ea:	bf00      	nop
 80102ec:	080122fc 	.word	0x080122fc
 80102f0:	0801230d 	.word	0x0801230d

080102f4 <__d2b>:
 80102f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80102f8:	460f      	mov	r7, r1
 80102fa:	2101      	movs	r1, #1
 80102fc:	ec59 8b10 	vmov	r8, r9, d0
 8010300:	4616      	mov	r6, r2
 8010302:	f7ff fcd5 	bl	800fcb0 <_Balloc>
 8010306:	4604      	mov	r4, r0
 8010308:	b930      	cbnz	r0, 8010318 <__d2b+0x24>
 801030a:	4602      	mov	r2, r0
 801030c:	4b23      	ldr	r3, [pc, #140]	@ (801039c <__d2b+0xa8>)
 801030e:	4824      	ldr	r0, [pc, #144]	@ (80103a0 <__d2b+0xac>)
 8010310:	f240 310f 	movw	r1, #783	@ 0x30f
 8010314:	f000 fc3a 	bl	8010b8c <__assert_func>
 8010318:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801031c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010320:	b10d      	cbz	r5, 8010326 <__d2b+0x32>
 8010322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010326:	9301      	str	r3, [sp, #4]
 8010328:	f1b8 0300 	subs.w	r3, r8, #0
 801032c:	d023      	beq.n	8010376 <__d2b+0x82>
 801032e:	4668      	mov	r0, sp
 8010330:	9300      	str	r3, [sp, #0]
 8010332:	f7ff fd84 	bl	800fe3e <__lo0bits>
 8010336:	e9dd 1200 	ldrd	r1, r2, [sp]
 801033a:	b1d0      	cbz	r0, 8010372 <__d2b+0x7e>
 801033c:	f1c0 0320 	rsb	r3, r0, #32
 8010340:	fa02 f303 	lsl.w	r3, r2, r3
 8010344:	430b      	orrs	r3, r1
 8010346:	40c2      	lsrs	r2, r0
 8010348:	6163      	str	r3, [r4, #20]
 801034a:	9201      	str	r2, [sp, #4]
 801034c:	9b01      	ldr	r3, [sp, #4]
 801034e:	61a3      	str	r3, [r4, #24]
 8010350:	2b00      	cmp	r3, #0
 8010352:	bf0c      	ite	eq
 8010354:	2201      	moveq	r2, #1
 8010356:	2202      	movne	r2, #2
 8010358:	6122      	str	r2, [r4, #16]
 801035a:	b1a5      	cbz	r5, 8010386 <__d2b+0x92>
 801035c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010360:	4405      	add	r5, r0
 8010362:	603d      	str	r5, [r7, #0]
 8010364:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010368:	6030      	str	r0, [r6, #0]
 801036a:	4620      	mov	r0, r4
 801036c:	b003      	add	sp, #12
 801036e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010372:	6161      	str	r1, [r4, #20]
 8010374:	e7ea      	b.n	801034c <__d2b+0x58>
 8010376:	a801      	add	r0, sp, #4
 8010378:	f7ff fd61 	bl	800fe3e <__lo0bits>
 801037c:	9b01      	ldr	r3, [sp, #4]
 801037e:	6163      	str	r3, [r4, #20]
 8010380:	3020      	adds	r0, #32
 8010382:	2201      	movs	r2, #1
 8010384:	e7e8      	b.n	8010358 <__d2b+0x64>
 8010386:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801038a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801038e:	6038      	str	r0, [r7, #0]
 8010390:	6918      	ldr	r0, [r3, #16]
 8010392:	f7ff fd35 	bl	800fe00 <__hi0bits>
 8010396:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801039a:	e7e5      	b.n	8010368 <__d2b+0x74>
 801039c:	080122fc 	.word	0x080122fc
 80103a0:	0801230d 	.word	0x0801230d

080103a4 <__ssputs_r>:
 80103a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103a8:	688e      	ldr	r6, [r1, #8]
 80103aa:	461f      	mov	r7, r3
 80103ac:	42be      	cmp	r6, r7
 80103ae:	680b      	ldr	r3, [r1, #0]
 80103b0:	4682      	mov	sl, r0
 80103b2:	460c      	mov	r4, r1
 80103b4:	4690      	mov	r8, r2
 80103b6:	d82d      	bhi.n	8010414 <__ssputs_r+0x70>
 80103b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80103bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80103c0:	d026      	beq.n	8010410 <__ssputs_r+0x6c>
 80103c2:	6965      	ldr	r5, [r4, #20]
 80103c4:	6909      	ldr	r1, [r1, #16]
 80103c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80103ca:	eba3 0901 	sub.w	r9, r3, r1
 80103ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80103d2:	1c7b      	adds	r3, r7, #1
 80103d4:	444b      	add	r3, r9
 80103d6:	106d      	asrs	r5, r5, #1
 80103d8:	429d      	cmp	r5, r3
 80103da:	bf38      	it	cc
 80103dc:	461d      	movcc	r5, r3
 80103de:	0553      	lsls	r3, r2, #21
 80103e0:	d527      	bpl.n	8010432 <__ssputs_r+0x8e>
 80103e2:	4629      	mov	r1, r5
 80103e4:	f7ff fbd8 	bl	800fb98 <_malloc_r>
 80103e8:	4606      	mov	r6, r0
 80103ea:	b360      	cbz	r0, 8010446 <__ssputs_r+0xa2>
 80103ec:	6921      	ldr	r1, [r4, #16]
 80103ee:	464a      	mov	r2, r9
 80103f0:	f7fe fcf5 	bl	800edde <memcpy>
 80103f4:	89a3      	ldrh	r3, [r4, #12]
 80103f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80103fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103fe:	81a3      	strh	r3, [r4, #12]
 8010400:	6126      	str	r6, [r4, #16]
 8010402:	6165      	str	r5, [r4, #20]
 8010404:	444e      	add	r6, r9
 8010406:	eba5 0509 	sub.w	r5, r5, r9
 801040a:	6026      	str	r6, [r4, #0]
 801040c:	60a5      	str	r5, [r4, #8]
 801040e:	463e      	mov	r6, r7
 8010410:	42be      	cmp	r6, r7
 8010412:	d900      	bls.n	8010416 <__ssputs_r+0x72>
 8010414:	463e      	mov	r6, r7
 8010416:	6820      	ldr	r0, [r4, #0]
 8010418:	4632      	mov	r2, r6
 801041a:	4641      	mov	r1, r8
 801041c:	f000 fb6a 	bl	8010af4 <memmove>
 8010420:	68a3      	ldr	r3, [r4, #8]
 8010422:	1b9b      	subs	r3, r3, r6
 8010424:	60a3      	str	r3, [r4, #8]
 8010426:	6823      	ldr	r3, [r4, #0]
 8010428:	4433      	add	r3, r6
 801042a:	6023      	str	r3, [r4, #0]
 801042c:	2000      	movs	r0, #0
 801042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010432:	462a      	mov	r2, r5
 8010434:	f000 fbee 	bl	8010c14 <_realloc_r>
 8010438:	4606      	mov	r6, r0
 801043a:	2800      	cmp	r0, #0
 801043c:	d1e0      	bne.n	8010400 <__ssputs_r+0x5c>
 801043e:	6921      	ldr	r1, [r4, #16]
 8010440:	4650      	mov	r0, sl
 8010442:	f7ff fb35 	bl	800fab0 <_free_r>
 8010446:	230c      	movs	r3, #12
 8010448:	f8ca 3000 	str.w	r3, [sl]
 801044c:	89a3      	ldrh	r3, [r4, #12]
 801044e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010452:	81a3      	strh	r3, [r4, #12]
 8010454:	f04f 30ff 	mov.w	r0, #4294967295
 8010458:	e7e9      	b.n	801042e <__ssputs_r+0x8a>
	...

0801045c <_svfiprintf_r>:
 801045c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010460:	4698      	mov	r8, r3
 8010462:	898b      	ldrh	r3, [r1, #12]
 8010464:	061b      	lsls	r3, r3, #24
 8010466:	b09d      	sub	sp, #116	@ 0x74
 8010468:	4607      	mov	r7, r0
 801046a:	460d      	mov	r5, r1
 801046c:	4614      	mov	r4, r2
 801046e:	d510      	bpl.n	8010492 <_svfiprintf_r+0x36>
 8010470:	690b      	ldr	r3, [r1, #16]
 8010472:	b973      	cbnz	r3, 8010492 <_svfiprintf_r+0x36>
 8010474:	2140      	movs	r1, #64	@ 0x40
 8010476:	f7ff fb8f 	bl	800fb98 <_malloc_r>
 801047a:	6028      	str	r0, [r5, #0]
 801047c:	6128      	str	r0, [r5, #16]
 801047e:	b930      	cbnz	r0, 801048e <_svfiprintf_r+0x32>
 8010480:	230c      	movs	r3, #12
 8010482:	603b      	str	r3, [r7, #0]
 8010484:	f04f 30ff 	mov.w	r0, #4294967295
 8010488:	b01d      	add	sp, #116	@ 0x74
 801048a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801048e:	2340      	movs	r3, #64	@ 0x40
 8010490:	616b      	str	r3, [r5, #20]
 8010492:	2300      	movs	r3, #0
 8010494:	9309      	str	r3, [sp, #36]	@ 0x24
 8010496:	2320      	movs	r3, #32
 8010498:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801049c:	f8cd 800c 	str.w	r8, [sp, #12]
 80104a0:	2330      	movs	r3, #48	@ 0x30
 80104a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010640 <_svfiprintf_r+0x1e4>
 80104a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80104aa:	f04f 0901 	mov.w	r9, #1
 80104ae:	4623      	mov	r3, r4
 80104b0:	469a      	mov	sl, r3
 80104b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104b6:	b10a      	cbz	r2, 80104bc <_svfiprintf_r+0x60>
 80104b8:	2a25      	cmp	r2, #37	@ 0x25
 80104ba:	d1f9      	bne.n	80104b0 <_svfiprintf_r+0x54>
 80104bc:	ebba 0b04 	subs.w	fp, sl, r4
 80104c0:	d00b      	beq.n	80104da <_svfiprintf_r+0x7e>
 80104c2:	465b      	mov	r3, fp
 80104c4:	4622      	mov	r2, r4
 80104c6:	4629      	mov	r1, r5
 80104c8:	4638      	mov	r0, r7
 80104ca:	f7ff ff6b 	bl	80103a4 <__ssputs_r>
 80104ce:	3001      	adds	r0, #1
 80104d0:	f000 80a7 	beq.w	8010622 <_svfiprintf_r+0x1c6>
 80104d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80104d6:	445a      	add	r2, fp
 80104d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80104da:	f89a 3000 	ldrb.w	r3, [sl]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	f000 809f 	beq.w	8010622 <_svfiprintf_r+0x1c6>
 80104e4:	2300      	movs	r3, #0
 80104e6:	f04f 32ff 	mov.w	r2, #4294967295
 80104ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80104ee:	f10a 0a01 	add.w	sl, sl, #1
 80104f2:	9304      	str	r3, [sp, #16]
 80104f4:	9307      	str	r3, [sp, #28]
 80104f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80104fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80104fc:	4654      	mov	r4, sl
 80104fe:	2205      	movs	r2, #5
 8010500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010504:	484e      	ldr	r0, [pc, #312]	@ (8010640 <_svfiprintf_r+0x1e4>)
 8010506:	f7ef fe63 	bl	80001d0 <memchr>
 801050a:	9a04      	ldr	r2, [sp, #16]
 801050c:	b9d8      	cbnz	r0, 8010546 <_svfiprintf_r+0xea>
 801050e:	06d0      	lsls	r0, r2, #27
 8010510:	bf44      	itt	mi
 8010512:	2320      	movmi	r3, #32
 8010514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010518:	0711      	lsls	r1, r2, #28
 801051a:	bf44      	itt	mi
 801051c:	232b      	movmi	r3, #43	@ 0x2b
 801051e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010522:	f89a 3000 	ldrb.w	r3, [sl]
 8010526:	2b2a      	cmp	r3, #42	@ 0x2a
 8010528:	d015      	beq.n	8010556 <_svfiprintf_r+0xfa>
 801052a:	9a07      	ldr	r2, [sp, #28]
 801052c:	4654      	mov	r4, sl
 801052e:	2000      	movs	r0, #0
 8010530:	f04f 0c0a 	mov.w	ip, #10
 8010534:	4621      	mov	r1, r4
 8010536:	f811 3b01 	ldrb.w	r3, [r1], #1
 801053a:	3b30      	subs	r3, #48	@ 0x30
 801053c:	2b09      	cmp	r3, #9
 801053e:	d94b      	bls.n	80105d8 <_svfiprintf_r+0x17c>
 8010540:	b1b0      	cbz	r0, 8010570 <_svfiprintf_r+0x114>
 8010542:	9207      	str	r2, [sp, #28]
 8010544:	e014      	b.n	8010570 <_svfiprintf_r+0x114>
 8010546:	eba0 0308 	sub.w	r3, r0, r8
 801054a:	fa09 f303 	lsl.w	r3, r9, r3
 801054e:	4313      	orrs	r3, r2
 8010550:	9304      	str	r3, [sp, #16]
 8010552:	46a2      	mov	sl, r4
 8010554:	e7d2      	b.n	80104fc <_svfiprintf_r+0xa0>
 8010556:	9b03      	ldr	r3, [sp, #12]
 8010558:	1d19      	adds	r1, r3, #4
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	9103      	str	r1, [sp, #12]
 801055e:	2b00      	cmp	r3, #0
 8010560:	bfbb      	ittet	lt
 8010562:	425b      	neglt	r3, r3
 8010564:	f042 0202 	orrlt.w	r2, r2, #2
 8010568:	9307      	strge	r3, [sp, #28]
 801056a:	9307      	strlt	r3, [sp, #28]
 801056c:	bfb8      	it	lt
 801056e:	9204      	strlt	r2, [sp, #16]
 8010570:	7823      	ldrb	r3, [r4, #0]
 8010572:	2b2e      	cmp	r3, #46	@ 0x2e
 8010574:	d10a      	bne.n	801058c <_svfiprintf_r+0x130>
 8010576:	7863      	ldrb	r3, [r4, #1]
 8010578:	2b2a      	cmp	r3, #42	@ 0x2a
 801057a:	d132      	bne.n	80105e2 <_svfiprintf_r+0x186>
 801057c:	9b03      	ldr	r3, [sp, #12]
 801057e:	1d1a      	adds	r2, r3, #4
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	9203      	str	r2, [sp, #12]
 8010584:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010588:	3402      	adds	r4, #2
 801058a:	9305      	str	r3, [sp, #20]
 801058c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010650 <_svfiprintf_r+0x1f4>
 8010590:	7821      	ldrb	r1, [r4, #0]
 8010592:	2203      	movs	r2, #3
 8010594:	4650      	mov	r0, sl
 8010596:	f7ef fe1b 	bl	80001d0 <memchr>
 801059a:	b138      	cbz	r0, 80105ac <_svfiprintf_r+0x150>
 801059c:	9b04      	ldr	r3, [sp, #16]
 801059e:	eba0 000a 	sub.w	r0, r0, sl
 80105a2:	2240      	movs	r2, #64	@ 0x40
 80105a4:	4082      	lsls	r2, r0
 80105a6:	4313      	orrs	r3, r2
 80105a8:	3401      	adds	r4, #1
 80105aa:	9304      	str	r3, [sp, #16]
 80105ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80105b0:	4824      	ldr	r0, [pc, #144]	@ (8010644 <_svfiprintf_r+0x1e8>)
 80105b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80105b6:	2206      	movs	r2, #6
 80105b8:	f7ef fe0a 	bl	80001d0 <memchr>
 80105bc:	2800      	cmp	r0, #0
 80105be:	d036      	beq.n	801062e <_svfiprintf_r+0x1d2>
 80105c0:	4b21      	ldr	r3, [pc, #132]	@ (8010648 <_svfiprintf_r+0x1ec>)
 80105c2:	bb1b      	cbnz	r3, 801060c <_svfiprintf_r+0x1b0>
 80105c4:	9b03      	ldr	r3, [sp, #12]
 80105c6:	3307      	adds	r3, #7
 80105c8:	f023 0307 	bic.w	r3, r3, #7
 80105cc:	3308      	adds	r3, #8
 80105ce:	9303      	str	r3, [sp, #12]
 80105d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105d2:	4433      	add	r3, r6
 80105d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80105d6:	e76a      	b.n	80104ae <_svfiprintf_r+0x52>
 80105d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80105dc:	460c      	mov	r4, r1
 80105de:	2001      	movs	r0, #1
 80105e0:	e7a8      	b.n	8010534 <_svfiprintf_r+0xd8>
 80105e2:	2300      	movs	r3, #0
 80105e4:	3401      	adds	r4, #1
 80105e6:	9305      	str	r3, [sp, #20]
 80105e8:	4619      	mov	r1, r3
 80105ea:	f04f 0c0a 	mov.w	ip, #10
 80105ee:	4620      	mov	r0, r4
 80105f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80105f4:	3a30      	subs	r2, #48	@ 0x30
 80105f6:	2a09      	cmp	r2, #9
 80105f8:	d903      	bls.n	8010602 <_svfiprintf_r+0x1a6>
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d0c6      	beq.n	801058c <_svfiprintf_r+0x130>
 80105fe:	9105      	str	r1, [sp, #20]
 8010600:	e7c4      	b.n	801058c <_svfiprintf_r+0x130>
 8010602:	fb0c 2101 	mla	r1, ip, r1, r2
 8010606:	4604      	mov	r4, r0
 8010608:	2301      	movs	r3, #1
 801060a:	e7f0      	b.n	80105ee <_svfiprintf_r+0x192>
 801060c:	ab03      	add	r3, sp, #12
 801060e:	9300      	str	r3, [sp, #0]
 8010610:	462a      	mov	r2, r5
 8010612:	4b0e      	ldr	r3, [pc, #56]	@ (801064c <_svfiprintf_r+0x1f0>)
 8010614:	a904      	add	r1, sp, #16
 8010616:	4638      	mov	r0, r7
 8010618:	f7fd fd3a 	bl	800e090 <_printf_float>
 801061c:	1c42      	adds	r2, r0, #1
 801061e:	4606      	mov	r6, r0
 8010620:	d1d6      	bne.n	80105d0 <_svfiprintf_r+0x174>
 8010622:	89ab      	ldrh	r3, [r5, #12]
 8010624:	065b      	lsls	r3, r3, #25
 8010626:	f53f af2d 	bmi.w	8010484 <_svfiprintf_r+0x28>
 801062a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801062c:	e72c      	b.n	8010488 <_svfiprintf_r+0x2c>
 801062e:	ab03      	add	r3, sp, #12
 8010630:	9300      	str	r3, [sp, #0]
 8010632:	462a      	mov	r2, r5
 8010634:	4b05      	ldr	r3, [pc, #20]	@ (801064c <_svfiprintf_r+0x1f0>)
 8010636:	a904      	add	r1, sp, #16
 8010638:	4638      	mov	r0, r7
 801063a:	f7fd ffc1 	bl	800e5c0 <_printf_i>
 801063e:	e7ed      	b.n	801061c <_svfiprintf_r+0x1c0>
 8010640:	08012366 	.word	0x08012366
 8010644:	08012370 	.word	0x08012370
 8010648:	0800e091 	.word	0x0800e091
 801064c:	080103a5 	.word	0x080103a5
 8010650:	0801236c 	.word	0x0801236c

08010654 <__sfputc_r>:
 8010654:	6893      	ldr	r3, [r2, #8]
 8010656:	3b01      	subs	r3, #1
 8010658:	2b00      	cmp	r3, #0
 801065a:	b410      	push	{r4}
 801065c:	6093      	str	r3, [r2, #8]
 801065e:	da08      	bge.n	8010672 <__sfputc_r+0x1e>
 8010660:	6994      	ldr	r4, [r2, #24]
 8010662:	42a3      	cmp	r3, r4
 8010664:	db01      	blt.n	801066a <__sfputc_r+0x16>
 8010666:	290a      	cmp	r1, #10
 8010668:	d103      	bne.n	8010672 <__sfputc_r+0x1e>
 801066a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801066e:	f7fe ba92 	b.w	800eb96 <__swbuf_r>
 8010672:	6813      	ldr	r3, [r2, #0]
 8010674:	1c58      	adds	r0, r3, #1
 8010676:	6010      	str	r0, [r2, #0]
 8010678:	7019      	strb	r1, [r3, #0]
 801067a:	4608      	mov	r0, r1
 801067c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010680:	4770      	bx	lr

08010682 <__sfputs_r>:
 8010682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010684:	4606      	mov	r6, r0
 8010686:	460f      	mov	r7, r1
 8010688:	4614      	mov	r4, r2
 801068a:	18d5      	adds	r5, r2, r3
 801068c:	42ac      	cmp	r4, r5
 801068e:	d101      	bne.n	8010694 <__sfputs_r+0x12>
 8010690:	2000      	movs	r0, #0
 8010692:	e007      	b.n	80106a4 <__sfputs_r+0x22>
 8010694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010698:	463a      	mov	r2, r7
 801069a:	4630      	mov	r0, r6
 801069c:	f7ff ffda 	bl	8010654 <__sfputc_r>
 80106a0:	1c43      	adds	r3, r0, #1
 80106a2:	d1f3      	bne.n	801068c <__sfputs_r+0xa>
 80106a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080106a8 <_vfiprintf_r>:
 80106a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106ac:	460d      	mov	r5, r1
 80106ae:	b09d      	sub	sp, #116	@ 0x74
 80106b0:	4614      	mov	r4, r2
 80106b2:	4698      	mov	r8, r3
 80106b4:	4606      	mov	r6, r0
 80106b6:	b118      	cbz	r0, 80106c0 <_vfiprintf_r+0x18>
 80106b8:	6a03      	ldr	r3, [r0, #32]
 80106ba:	b90b      	cbnz	r3, 80106c0 <_vfiprintf_r+0x18>
 80106bc:	f7fe f92a 	bl	800e914 <__sinit>
 80106c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80106c2:	07d9      	lsls	r1, r3, #31
 80106c4:	d405      	bmi.n	80106d2 <_vfiprintf_r+0x2a>
 80106c6:	89ab      	ldrh	r3, [r5, #12]
 80106c8:	059a      	lsls	r2, r3, #22
 80106ca:	d402      	bmi.n	80106d2 <_vfiprintf_r+0x2a>
 80106cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106ce:	f7fe fb84 	bl	800edda <__retarget_lock_acquire_recursive>
 80106d2:	89ab      	ldrh	r3, [r5, #12]
 80106d4:	071b      	lsls	r3, r3, #28
 80106d6:	d501      	bpl.n	80106dc <_vfiprintf_r+0x34>
 80106d8:	692b      	ldr	r3, [r5, #16]
 80106da:	b99b      	cbnz	r3, 8010704 <_vfiprintf_r+0x5c>
 80106dc:	4629      	mov	r1, r5
 80106de:	4630      	mov	r0, r6
 80106e0:	f7fe fa98 	bl	800ec14 <__swsetup_r>
 80106e4:	b170      	cbz	r0, 8010704 <_vfiprintf_r+0x5c>
 80106e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80106e8:	07dc      	lsls	r4, r3, #31
 80106ea:	d504      	bpl.n	80106f6 <_vfiprintf_r+0x4e>
 80106ec:	f04f 30ff 	mov.w	r0, #4294967295
 80106f0:	b01d      	add	sp, #116	@ 0x74
 80106f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106f6:	89ab      	ldrh	r3, [r5, #12]
 80106f8:	0598      	lsls	r0, r3, #22
 80106fa:	d4f7      	bmi.n	80106ec <_vfiprintf_r+0x44>
 80106fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106fe:	f7fe fb6d 	bl	800eddc <__retarget_lock_release_recursive>
 8010702:	e7f3      	b.n	80106ec <_vfiprintf_r+0x44>
 8010704:	2300      	movs	r3, #0
 8010706:	9309      	str	r3, [sp, #36]	@ 0x24
 8010708:	2320      	movs	r3, #32
 801070a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801070e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010712:	2330      	movs	r3, #48	@ 0x30
 8010714:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80108c4 <_vfiprintf_r+0x21c>
 8010718:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801071c:	f04f 0901 	mov.w	r9, #1
 8010720:	4623      	mov	r3, r4
 8010722:	469a      	mov	sl, r3
 8010724:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010728:	b10a      	cbz	r2, 801072e <_vfiprintf_r+0x86>
 801072a:	2a25      	cmp	r2, #37	@ 0x25
 801072c:	d1f9      	bne.n	8010722 <_vfiprintf_r+0x7a>
 801072e:	ebba 0b04 	subs.w	fp, sl, r4
 8010732:	d00b      	beq.n	801074c <_vfiprintf_r+0xa4>
 8010734:	465b      	mov	r3, fp
 8010736:	4622      	mov	r2, r4
 8010738:	4629      	mov	r1, r5
 801073a:	4630      	mov	r0, r6
 801073c:	f7ff ffa1 	bl	8010682 <__sfputs_r>
 8010740:	3001      	adds	r0, #1
 8010742:	f000 80a7 	beq.w	8010894 <_vfiprintf_r+0x1ec>
 8010746:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010748:	445a      	add	r2, fp
 801074a:	9209      	str	r2, [sp, #36]	@ 0x24
 801074c:	f89a 3000 	ldrb.w	r3, [sl]
 8010750:	2b00      	cmp	r3, #0
 8010752:	f000 809f 	beq.w	8010894 <_vfiprintf_r+0x1ec>
 8010756:	2300      	movs	r3, #0
 8010758:	f04f 32ff 	mov.w	r2, #4294967295
 801075c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010760:	f10a 0a01 	add.w	sl, sl, #1
 8010764:	9304      	str	r3, [sp, #16]
 8010766:	9307      	str	r3, [sp, #28]
 8010768:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801076c:	931a      	str	r3, [sp, #104]	@ 0x68
 801076e:	4654      	mov	r4, sl
 8010770:	2205      	movs	r2, #5
 8010772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010776:	4853      	ldr	r0, [pc, #332]	@ (80108c4 <_vfiprintf_r+0x21c>)
 8010778:	f7ef fd2a 	bl	80001d0 <memchr>
 801077c:	9a04      	ldr	r2, [sp, #16]
 801077e:	b9d8      	cbnz	r0, 80107b8 <_vfiprintf_r+0x110>
 8010780:	06d1      	lsls	r1, r2, #27
 8010782:	bf44      	itt	mi
 8010784:	2320      	movmi	r3, #32
 8010786:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801078a:	0713      	lsls	r3, r2, #28
 801078c:	bf44      	itt	mi
 801078e:	232b      	movmi	r3, #43	@ 0x2b
 8010790:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010794:	f89a 3000 	ldrb.w	r3, [sl]
 8010798:	2b2a      	cmp	r3, #42	@ 0x2a
 801079a:	d015      	beq.n	80107c8 <_vfiprintf_r+0x120>
 801079c:	9a07      	ldr	r2, [sp, #28]
 801079e:	4654      	mov	r4, sl
 80107a0:	2000      	movs	r0, #0
 80107a2:	f04f 0c0a 	mov.w	ip, #10
 80107a6:	4621      	mov	r1, r4
 80107a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80107ac:	3b30      	subs	r3, #48	@ 0x30
 80107ae:	2b09      	cmp	r3, #9
 80107b0:	d94b      	bls.n	801084a <_vfiprintf_r+0x1a2>
 80107b2:	b1b0      	cbz	r0, 80107e2 <_vfiprintf_r+0x13a>
 80107b4:	9207      	str	r2, [sp, #28]
 80107b6:	e014      	b.n	80107e2 <_vfiprintf_r+0x13a>
 80107b8:	eba0 0308 	sub.w	r3, r0, r8
 80107bc:	fa09 f303 	lsl.w	r3, r9, r3
 80107c0:	4313      	orrs	r3, r2
 80107c2:	9304      	str	r3, [sp, #16]
 80107c4:	46a2      	mov	sl, r4
 80107c6:	e7d2      	b.n	801076e <_vfiprintf_r+0xc6>
 80107c8:	9b03      	ldr	r3, [sp, #12]
 80107ca:	1d19      	adds	r1, r3, #4
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	9103      	str	r1, [sp, #12]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	bfbb      	ittet	lt
 80107d4:	425b      	neglt	r3, r3
 80107d6:	f042 0202 	orrlt.w	r2, r2, #2
 80107da:	9307      	strge	r3, [sp, #28]
 80107dc:	9307      	strlt	r3, [sp, #28]
 80107de:	bfb8      	it	lt
 80107e0:	9204      	strlt	r2, [sp, #16]
 80107e2:	7823      	ldrb	r3, [r4, #0]
 80107e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80107e6:	d10a      	bne.n	80107fe <_vfiprintf_r+0x156>
 80107e8:	7863      	ldrb	r3, [r4, #1]
 80107ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80107ec:	d132      	bne.n	8010854 <_vfiprintf_r+0x1ac>
 80107ee:	9b03      	ldr	r3, [sp, #12]
 80107f0:	1d1a      	adds	r2, r3, #4
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	9203      	str	r2, [sp, #12]
 80107f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80107fa:	3402      	adds	r4, #2
 80107fc:	9305      	str	r3, [sp, #20]
 80107fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80108d4 <_vfiprintf_r+0x22c>
 8010802:	7821      	ldrb	r1, [r4, #0]
 8010804:	2203      	movs	r2, #3
 8010806:	4650      	mov	r0, sl
 8010808:	f7ef fce2 	bl	80001d0 <memchr>
 801080c:	b138      	cbz	r0, 801081e <_vfiprintf_r+0x176>
 801080e:	9b04      	ldr	r3, [sp, #16]
 8010810:	eba0 000a 	sub.w	r0, r0, sl
 8010814:	2240      	movs	r2, #64	@ 0x40
 8010816:	4082      	lsls	r2, r0
 8010818:	4313      	orrs	r3, r2
 801081a:	3401      	adds	r4, #1
 801081c:	9304      	str	r3, [sp, #16]
 801081e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010822:	4829      	ldr	r0, [pc, #164]	@ (80108c8 <_vfiprintf_r+0x220>)
 8010824:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010828:	2206      	movs	r2, #6
 801082a:	f7ef fcd1 	bl	80001d0 <memchr>
 801082e:	2800      	cmp	r0, #0
 8010830:	d03f      	beq.n	80108b2 <_vfiprintf_r+0x20a>
 8010832:	4b26      	ldr	r3, [pc, #152]	@ (80108cc <_vfiprintf_r+0x224>)
 8010834:	bb1b      	cbnz	r3, 801087e <_vfiprintf_r+0x1d6>
 8010836:	9b03      	ldr	r3, [sp, #12]
 8010838:	3307      	adds	r3, #7
 801083a:	f023 0307 	bic.w	r3, r3, #7
 801083e:	3308      	adds	r3, #8
 8010840:	9303      	str	r3, [sp, #12]
 8010842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010844:	443b      	add	r3, r7
 8010846:	9309      	str	r3, [sp, #36]	@ 0x24
 8010848:	e76a      	b.n	8010720 <_vfiprintf_r+0x78>
 801084a:	fb0c 3202 	mla	r2, ip, r2, r3
 801084e:	460c      	mov	r4, r1
 8010850:	2001      	movs	r0, #1
 8010852:	e7a8      	b.n	80107a6 <_vfiprintf_r+0xfe>
 8010854:	2300      	movs	r3, #0
 8010856:	3401      	adds	r4, #1
 8010858:	9305      	str	r3, [sp, #20]
 801085a:	4619      	mov	r1, r3
 801085c:	f04f 0c0a 	mov.w	ip, #10
 8010860:	4620      	mov	r0, r4
 8010862:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010866:	3a30      	subs	r2, #48	@ 0x30
 8010868:	2a09      	cmp	r2, #9
 801086a:	d903      	bls.n	8010874 <_vfiprintf_r+0x1cc>
 801086c:	2b00      	cmp	r3, #0
 801086e:	d0c6      	beq.n	80107fe <_vfiprintf_r+0x156>
 8010870:	9105      	str	r1, [sp, #20]
 8010872:	e7c4      	b.n	80107fe <_vfiprintf_r+0x156>
 8010874:	fb0c 2101 	mla	r1, ip, r1, r2
 8010878:	4604      	mov	r4, r0
 801087a:	2301      	movs	r3, #1
 801087c:	e7f0      	b.n	8010860 <_vfiprintf_r+0x1b8>
 801087e:	ab03      	add	r3, sp, #12
 8010880:	9300      	str	r3, [sp, #0]
 8010882:	462a      	mov	r2, r5
 8010884:	4b12      	ldr	r3, [pc, #72]	@ (80108d0 <_vfiprintf_r+0x228>)
 8010886:	a904      	add	r1, sp, #16
 8010888:	4630      	mov	r0, r6
 801088a:	f7fd fc01 	bl	800e090 <_printf_float>
 801088e:	4607      	mov	r7, r0
 8010890:	1c78      	adds	r0, r7, #1
 8010892:	d1d6      	bne.n	8010842 <_vfiprintf_r+0x19a>
 8010894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010896:	07d9      	lsls	r1, r3, #31
 8010898:	d405      	bmi.n	80108a6 <_vfiprintf_r+0x1fe>
 801089a:	89ab      	ldrh	r3, [r5, #12]
 801089c:	059a      	lsls	r2, r3, #22
 801089e:	d402      	bmi.n	80108a6 <_vfiprintf_r+0x1fe>
 80108a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80108a2:	f7fe fa9b 	bl	800eddc <__retarget_lock_release_recursive>
 80108a6:	89ab      	ldrh	r3, [r5, #12]
 80108a8:	065b      	lsls	r3, r3, #25
 80108aa:	f53f af1f 	bmi.w	80106ec <_vfiprintf_r+0x44>
 80108ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80108b0:	e71e      	b.n	80106f0 <_vfiprintf_r+0x48>
 80108b2:	ab03      	add	r3, sp, #12
 80108b4:	9300      	str	r3, [sp, #0]
 80108b6:	462a      	mov	r2, r5
 80108b8:	4b05      	ldr	r3, [pc, #20]	@ (80108d0 <_vfiprintf_r+0x228>)
 80108ba:	a904      	add	r1, sp, #16
 80108bc:	4630      	mov	r0, r6
 80108be:	f7fd fe7f 	bl	800e5c0 <_printf_i>
 80108c2:	e7e4      	b.n	801088e <_vfiprintf_r+0x1e6>
 80108c4:	08012366 	.word	0x08012366
 80108c8:	08012370 	.word	0x08012370
 80108cc:	0800e091 	.word	0x0800e091
 80108d0:	08010683 	.word	0x08010683
 80108d4:	0801236c 	.word	0x0801236c

080108d8 <__sflush_r>:
 80108d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80108dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108e0:	0716      	lsls	r6, r2, #28
 80108e2:	4605      	mov	r5, r0
 80108e4:	460c      	mov	r4, r1
 80108e6:	d454      	bmi.n	8010992 <__sflush_r+0xba>
 80108e8:	684b      	ldr	r3, [r1, #4]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	dc02      	bgt.n	80108f4 <__sflush_r+0x1c>
 80108ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	dd48      	ble.n	8010986 <__sflush_r+0xae>
 80108f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80108f6:	2e00      	cmp	r6, #0
 80108f8:	d045      	beq.n	8010986 <__sflush_r+0xae>
 80108fa:	2300      	movs	r3, #0
 80108fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010900:	682f      	ldr	r7, [r5, #0]
 8010902:	6a21      	ldr	r1, [r4, #32]
 8010904:	602b      	str	r3, [r5, #0]
 8010906:	d030      	beq.n	801096a <__sflush_r+0x92>
 8010908:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801090a:	89a3      	ldrh	r3, [r4, #12]
 801090c:	0759      	lsls	r1, r3, #29
 801090e:	d505      	bpl.n	801091c <__sflush_r+0x44>
 8010910:	6863      	ldr	r3, [r4, #4]
 8010912:	1ad2      	subs	r2, r2, r3
 8010914:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010916:	b10b      	cbz	r3, 801091c <__sflush_r+0x44>
 8010918:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801091a:	1ad2      	subs	r2, r2, r3
 801091c:	2300      	movs	r3, #0
 801091e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010920:	6a21      	ldr	r1, [r4, #32]
 8010922:	4628      	mov	r0, r5
 8010924:	47b0      	blx	r6
 8010926:	1c43      	adds	r3, r0, #1
 8010928:	89a3      	ldrh	r3, [r4, #12]
 801092a:	d106      	bne.n	801093a <__sflush_r+0x62>
 801092c:	6829      	ldr	r1, [r5, #0]
 801092e:	291d      	cmp	r1, #29
 8010930:	d82b      	bhi.n	801098a <__sflush_r+0xb2>
 8010932:	4a2a      	ldr	r2, [pc, #168]	@ (80109dc <__sflush_r+0x104>)
 8010934:	40ca      	lsrs	r2, r1
 8010936:	07d6      	lsls	r6, r2, #31
 8010938:	d527      	bpl.n	801098a <__sflush_r+0xb2>
 801093a:	2200      	movs	r2, #0
 801093c:	6062      	str	r2, [r4, #4]
 801093e:	04d9      	lsls	r1, r3, #19
 8010940:	6922      	ldr	r2, [r4, #16]
 8010942:	6022      	str	r2, [r4, #0]
 8010944:	d504      	bpl.n	8010950 <__sflush_r+0x78>
 8010946:	1c42      	adds	r2, r0, #1
 8010948:	d101      	bne.n	801094e <__sflush_r+0x76>
 801094a:	682b      	ldr	r3, [r5, #0]
 801094c:	b903      	cbnz	r3, 8010950 <__sflush_r+0x78>
 801094e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010952:	602f      	str	r7, [r5, #0]
 8010954:	b1b9      	cbz	r1, 8010986 <__sflush_r+0xae>
 8010956:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801095a:	4299      	cmp	r1, r3
 801095c:	d002      	beq.n	8010964 <__sflush_r+0x8c>
 801095e:	4628      	mov	r0, r5
 8010960:	f7ff f8a6 	bl	800fab0 <_free_r>
 8010964:	2300      	movs	r3, #0
 8010966:	6363      	str	r3, [r4, #52]	@ 0x34
 8010968:	e00d      	b.n	8010986 <__sflush_r+0xae>
 801096a:	2301      	movs	r3, #1
 801096c:	4628      	mov	r0, r5
 801096e:	47b0      	blx	r6
 8010970:	4602      	mov	r2, r0
 8010972:	1c50      	adds	r0, r2, #1
 8010974:	d1c9      	bne.n	801090a <__sflush_r+0x32>
 8010976:	682b      	ldr	r3, [r5, #0]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d0c6      	beq.n	801090a <__sflush_r+0x32>
 801097c:	2b1d      	cmp	r3, #29
 801097e:	d001      	beq.n	8010984 <__sflush_r+0xac>
 8010980:	2b16      	cmp	r3, #22
 8010982:	d11e      	bne.n	80109c2 <__sflush_r+0xea>
 8010984:	602f      	str	r7, [r5, #0]
 8010986:	2000      	movs	r0, #0
 8010988:	e022      	b.n	80109d0 <__sflush_r+0xf8>
 801098a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801098e:	b21b      	sxth	r3, r3
 8010990:	e01b      	b.n	80109ca <__sflush_r+0xf2>
 8010992:	690f      	ldr	r7, [r1, #16]
 8010994:	2f00      	cmp	r7, #0
 8010996:	d0f6      	beq.n	8010986 <__sflush_r+0xae>
 8010998:	0793      	lsls	r3, r2, #30
 801099a:	680e      	ldr	r6, [r1, #0]
 801099c:	bf08      	it	eq
 801099e:	694b      	ldreq	r3, [r1, #20]
 80109a0:	600f      	str	r7, [r1, #0]
 80109a2:	bf18      	it	ne
 80109a4:	2300      	movne	r3, #0
 80109a6:	eba6 0807 	sub.w	r8, r6, r7
 80109aa:	608b      	str	r3, [r1, #8]
 80109ac:	f1b8 0f00 	cmp.w	r8, #0
 80109b0:	dde9      	ble.n	8010986 <__sflush_r+0xae>
 80109b2:	6a21      	ldr	r1, [r4, #32]
 80109b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80109b6:	4643      	mov	r3, r8
 80109b8:	463a      	mov	r2, r7
 80109ba:	4628      	mov	r0, r5
 80109bc:	47b0      	blx	r6
 80109be:	2800      	cmp	r0, #0
 80109c0:	dc08      	bgt.n	80109d4 <__sflush_r+0xfc>
 80109c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109ca:	81a3      	strh	r3, [r4, #12]
 80109cc:	f04f 30ff 	mov.w	r0, #4294967295
 80109d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109d4:	4407      	add	r7, r0
 80109d6:	eba8 0800 	sub.w	r8, r8, r0
 80109da:	e7e7      	b.n	80109ac <__sflush_r+0xd4>
 80109dc:	20400001 	.word	0x20400001

080109e0 <_fflush_r>:
 80109e0:	b538      	push	{r3, r4, r5, lr}
 80109e2:	690b      	ldr	r3, [r1, #16]
 80109e4:	4605      	mov	r5, r0
 80109e6:	460c      	mov	r4, r1
 80109e8:	b913      	cbnz	r3, 80109f0 <_fflush_r+0x10>
 80109ea:	2500      	movs	r5, #0
 80109ec:	4628      	mov	r0, r5
 80109ee:	bd38      	pop	{r3, r4, r5, pc}
 80109f0:	b118      	cbz	r0, 80109fa <_fflush_r+0x1a>
 80109f2:	6a03      	ldr	r3, [r0, #32]
 80109f4:	b90b      	cbnz	r3, 80109fa <_fflush_r+0x1a>
 80109f6:	f7fd ff8d 	bl	800e914 <__sinit>
 80109fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d0f3      	beq.n	80109ea <_fflush_r+0xa>
 8010a02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010a04:	07d0      	lsls	r0, r2, #31
 8010a06:	d404      	bmi.n	8010a12 <_fflush_r+0x32>
 8010a08:	0599      	lsls	r1, r3, #22
 8010a0a:	d402      	bmi.n	8010a12 <_fflush_r+0x32>
 8010a0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a0e:	f7fe f9e4 	bl	800edda <__retarget_lock_acquire_recursive>
 8010a12:	4628      	mov	r0, r5
 8010a14:	4621      	mov	r1, r4
 8010a16:	f7ff ff5f 	bl	80108d8 <__sflush_r>
 8010a1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010a1c:	07da      	lsls	r2, r3, #31
 8010a1e:	4605      	mov	r5, r0
 8010a20:	d4e4      	bmi.n	80109ec <_fflush_r+0xc>
 8010a22:	89a3      	ldrh	r3, [r4, #12]
 8010a24:	059b      	lsls	r3, r3, #22
 8010a26:	d4e1      	bmi.n	80109ec <_fflush_r+0xc>
 8010a28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010a2a:	f7fe f9d7 	bl	800eddc <__retarget_lock_release_recursive>
 8010a2e:	e7dd      	b.n	80109ec <_fflush_r+0xc>

08010a30 <__swhatbuf_r>:
 8010a30:	b570      	push	{r4, r5, r6, lr}
 8010a32:	460c      	mov	r4, r1
 8010a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a38:	2900      	cmp	r1, #0
 8010a3a:	b096      	sub	sp, #88	@ 0x58
 8010a3c:	4615      	mov	r5, r2
 8010a3e:	461e      	mov	r6, r3
 8010a40:	da0d      	bge.n	8010a5e <__swhatbuf_r+0x2e>
 8010a42:	89a3      	ldrh	r3, [r4, #12]
 8010a44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010a48:	f04f 0100 	mov.w	r1, #0
 8010a4c:	bf14      	ite	ne
 8010a4e:	2340      	movne	r3, #64	@ 0x40
 8010a50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010a54:	2000      	movs	r0, #0
 8010a56:	6031      	str	r1, [r6, #0]
 8010a58:	602b      	str	r3, [r5, #0]
 8010a5a:	b016      	add	sp, #88	@ 0x58
 8010a5c:	bd70      	pop	{r4, r5, r6, pc}
 8010a5e:	466a      	mov	r2, sp
 8010a60:	f000 f862 	bl	8010b28 <_fstat_r>
 8010a64:	2800      	cmp	r0, #0
 8010a66:	dbec      	blt.n	8010a42 <__swhatbuf_r+0x12>
 8010a68:	9901      	ldr	r1, [sp, #4]
 8010a6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010a6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010a72:	4259      	negs	r1, r3
 8010a74:	4159      	adcs	r1, r3
 8010a76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a7a:	e7eb      	b.n	8010a54 <__swhatbuf_r+0x24>

08010a7c <__smakebuf_r>:
 8010a7c:	898b      	ldrh	r3, [r1, #12]
 8010a7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010a80:	079d      	lsls	r5, r3, #30
 8010a82:	4606      	mov	r6, r0
 8010a84:	460c      	mov	r4, r1
 8010a86:	d507      	bpl.n	8010a98 <__smakebuf_r+0x1c>
 8010a88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010a8c:	6023      	str	r3, [r4, #0]
 8010a8e:	6123      	str	r3, [r4, #16]
 8010a90:	2301      	movs	r3, #1
 8010a92:	6163      	str	r3, [r4, #20]
 8010a94:	b003      	add	sp, #12
 8010a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a98:	ab01      	add	r3, sp, #4
 8010a9a:	466a      	mov	r2, sp
 8010a9c:	f7ff ffc8 	bl	8010a30 <__swhatbuf_r>
 8010aa0:	9f00      	ldr	r7, [sp, #0]
 8010aa2:	4605      	mov	r5, r0
 8010aa4:	4639      	mov	r1, r7
 8010aa6:	4630      	mov	r0, r6
 8010aa8:	f7ff f876 	bl	800fb98 <_malloc_r>
 8010aac:	b948      	cbnz	r0, 8010ac2 <__smakebuf_r+0x46>
 8010aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ab2:	059a      	lsls	r2, r3, #22
 8010ab4:	d4ee      	bmi.n	8010a94 <__smakebuf_r+0x18>
 8010ab6:	f023 0303 	bic.w	r3, r3, #3
 8010aba:	f043 0302 	orr.w	r3, r3, #2
 8010abe:	81a3      	strh	r3, [r4, #12]
 8010ac0:	e7e2      	b.n	8010a88 <__smakebuf_r+0xc>
 8010ac2:	89a3      	ldrh	r3, [r4, #12]
 8010ac4:	6020      	str	r0, [r4, #0]
 8010ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010aca:	81a3      	strh	r3, [r4, #12]
 8010acc:	9b01      	ldr	r3, [sp, #4]
 8010ace:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010ad2:	b15b      	cbz	r3, 8010aec <__smakebuf_r+0x70>
 8010ad4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ad8:	4630      	mov	r0, r6
 8010ada:	f000 f837 	bl	8010b4c <_isatty_r>
 8010ade:	b128      	cbz	r0, 8010aec <__smakebuf_r+0x70>
 8010ae0:	89a3      	ldrh	r3, [r4, #12]
 8010ae2:	f023 0303 	bic.w	r3, r3, #3
 8010ae6:	f043 0301 	orr.w	r3, r3, #1
 8010aea:	81a3      	strh	r3, [r4, #12]
 8010aec:	89a3      	ldrh	r3, [r4, #12]
 8010aee:	431d      	orrs	r5, r3
 8010af0:	81a5      	strh	r5, [r4, #12]
 8010af2:	e7cf      	b.n	8010a94 <__smakebuf_r+0x18>

08010af4 <memmove>:
 8010af4:	4288      	cmp	r0, r1
 8010af6:	b510      	push	{r4, lr}
 8010af8:	eb01 0402 	add.w	r4, r1, r2
 8010afc:	d902      	bls.n	8010b04 <memmove+0x10>
 8010afe:	4284      	cmp	r4, r0
 8010b00:	4623      	mov	r3, r4
 8010b02:	d807      	bhi.n	8010b14 <memmove+0x20>
 8010b04:	1e43      	subs	r3, r0, #1
 8010b06:	42a1      	cmp	r1, r4
 8010b08:	d008      	beq.n	8010b1c <memmove+0x28>
 8010b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b12:	e7f8      	b.n	8010b06 <memmove+0x12>
 8010b14:	4402      	add	r2, r0
 8010b16:	4601      	mov	r1, r0
 8010b18:	428a      	cmp	r2, r1
 8010b1a:	d100      	bne.n	8010b1e <memmove+0x2a>
 8010b1c:	bd10      	pop	{r4, pc}
 8010b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b26:	e7f7      	b.n	8010b18 <memmove+0x24>

08010b28 <_fstat_r>:
 8010b28:	b538      	push	{r3, r4, r5, lr}
 8010b2a:	4d07      	ldr	r5, [pc, #28]	@ (8010b48 <_fstat_r+0x20>)
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	4604      	mov	r4, r0
 8010b30:	4608      	mov	r0, r1
 8010b32:	4611      	mov	r1, r2
 8010b34:	602b      	str	r3, [r5, #0]
 8010b36:	f7f4 fadb 	bl	80050f0 <_fstat>
 8010b3a:	1c43      	adds	r3, r0, #1
 8010b3c:	d102      	bne.n	8010b44 <_fstat_r+0x1c>
 8010b3e:	682b      	ldr	r3, [r5, #0]
 8010b40:	b103      	cbz	r3, 8010b44 <_fstat_r+0x1c>
 8010b42:	6023      	str	r3, [r4, #0]
 8010b44:	bd38      	pop	{r3, r4, r5, pc}
 8010b46:	bf00      	nop
 8010b48:	20001944 	.word	0x20001944

08010b4c <_isatty_r>:
 8010b4c:	b538      	push	{r3, r4, r5, lr}
 8010b4e:	4d06      	ldr	r5, [pc, #24]	@ (8010b68 <_isatty_r+0x1c>)
 8010b50:	2300      	movs	r3, #0
 8010b52:	4604      	mov	r4, r0
 8010b54:	4608      	mov	r0, r1
 8010b56:	602b      	str	r3, [r5, #0]
 8010b58:	f7f4 fada 	bl	8005110 <_isatty>
 8010b5c:	1c43      	adds	r3, r0, #1
 8010b5e:	d102      	bne.n	8010b66 <_isatty_r+0x1a>
 8010b60:	682b      	ldr	r3, [r5, #0]
 8010b62:	b103      	cbz	r3, 8010b66 <_isatty_r+0x1a>
 8010b64:	6023      	str	r3, [r4, #0]
 8010b66:	bd38      	pop	{r3, r4, r5, pc}
 8010b68:	20001944 	.word	0x20001944

08010b6c <_sbrk_r>:
 8010b6c:	b538      	push	{r3, r4, r5, lr}
 8010b6e:	4d06      	ldr	r5, [pc, #24]	@ (8010b88 <_sbrk_r+0x1c>)
 8010b70:	2300      	movs	r3, #0
 8010b72:	4604      	mov	r4, r0
 8010b74:	4608      	mov	r0, r1
 8010b76:	602b      	str	r3, [r5, #0]
 8010b78:	f7f4 fae2 	bl	8005140 <_sbrk>
 8010b7c:	1c43      	adds	r3, r0, #1
 8010b7e:	d102      	bne.n	8010b86 <_sbrk_r+0x1a>
 8010b80:	682b      	ldr	r3, [r5, #0]
 8010b82:	b103      	cbz	r3, 8010b86 <_sbrk_r+0x1a>
 8010b84:	6023      	str	r3, [r4, #0]
 8010b86:	bd38      	pop	{r3, r4, r5, pc}
 8010b88:	20001944 	.word	0x20001944

08010b8c <__assert_func>:
 8010b8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010b8e:	4614      	mov	r4, r2
 8010b90:	461a      	mov	r2, r3
 8010b92:	4b09      	ldr	r3, [pc, #36]	@ (8010bb8 <__assert_func+0x2c>)
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	4605      	mov	r5, r0
 8010b98:	68d8      	ldr	r0, [r3, #12]
 8010b9a:	b14c      	cbz	r4, 8010bb0 <__assert_func+0x24>
 8010b9c:	4b07      	ldr	r3, [pc, #28]	@ (8010bbc <__assert_func+0x30>)
 8010b9e:	9100      	str	r1, [sp, #0]
 8010ba0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010ba4:	4906      	ldr	r1, [pc, #24]	@ (8010bc0 <__assert_func+0x34>)
 8010ba6:	462b      	mov	r3, r5
 8010ba8:	f000 f870 	bl	8010c8c <fiprintf>
 8010bac:	f000 f880 	bl	8010cb0 <abort>
 8010bb0:	4b04      	ldr	r3, [pc, #16]	@ (8010bc4 <__assert_func+0x38>)
 8010bb2:	461c      	mov	r4, r3
 8010bb4:	e7f3      	b.n	8010b9e <__assert_func+0x12>
 8010bb6:	bf00      	nop
 8010bb8:	20000140 	.word	0x20000140
 8010bbc:	08012381 	.word	0x08012381
 8010bc0:	0801238e 	.word	0x0801238e
 8010bc4:	080123bc 	.word	0x080123bc

08010bc8 <_calloc_r>:
 8010bc8:	b570      	push	{r4, r5, r6, lr}
 8010bca:	fba1 5402 	umull	r5, r4, r1, r2
 8010bce:	b934      	cbnz	r4, 8010bde <_calloc_r+0x16>
 8010bd0:	4629      	mov	r1, r5
 8010bd2:	f7fe ffe1 	bl	800fb98 <_malloc_r>
 8010bd6:	4606      	mov	r6, r0
 8010bd8:	b928      	cbnz	r0, 8010be6 <_calloc_r+0x1e>
 8010bda:	4630      	mov	r0, r6
 8010bdc:	bd70      	pop	{r4, r5, r6, pc}
 8010bde:	220c      	movs	r2, #12
 8010be0:	6002      	str	r2, [r0, #0]
 8010be2:	2600      	movs	r6, #0
 8010be4:	e7f9      	b.n	8010bda <_calloc_r+0x12>
 8010be6:	462a      	mov	r2, r5
 8010be8:	4621      	mov	r1, r4
 8010bea:	f7fe f879 	bl	800ece0 <memset>
 8010bee:	e7f4      	b.n	8010bda <_calloc_r+0x12>

08010bf0 <__ascii_mbtowc>:
 8010bf0:	b082      	sub	sp, #8
 8010bf2:	b901      	cbnz	r1, 8010bf6 <__ascii_mbtowc+0x6>
 8010bf4:	a901      	add	r1, sp, #4
 8010bf6:	b142      	cbz	r2, 8010c0a <__ascii_mbtowc+0x1a>
 8010bf8:	b14b      	cbz	r3, 8010c0e <__ascii_mbtowc+0x1e>
 8010bfa:	7813      	ldrb	r3, [r2, #0]
 8010bfc:	600b      	str	r3, [r1, #0]
 8010bfe:	7812      	ldrb	r2, [r2, #0]
 8010c00:	1e10      	subs	r0, r2, #0
 8010c02:	bf18      	it	ne
 8010c04:	2001      	movne	r0, #1
 8010c06:	b002      	add	sp, #8
 8010c08:	4770      	bx	lr
 8010c0a:	4610      	mov	r0, r2
 8010c0c:	e7fb      	b.n	8010c06 <__ascii_mbtowc+0x16>
 8010c0e:	f06f 0001 	mvn.w	r0, #1
 8010c12:	e7f8      	b.n	8010c06 <__ascii_mbtowc+0x16>

08010c14 <_realloc_r>:
 8010c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c18:	4607      	mov	r7, r0
 8010c1a:	4614      	mov	r4, r2
 8010c1c:	460d      	mov	r5, r1
 8010c1e:	b921      	cbnz	r1, 8010c2a <_realloc_r+0x16>
 8010c20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010c24:	4611      	mov	r1, r2
 8010c26:	f7fe bfb7 	b.w	800fb98 <_malloc_r>
 8010c2a:	b92a      	cbnz	r2, 8010c38 <_realloc_r+0x24>
 8010c2c:	f7fe ff40 	bl	800fab0 <_free_r>
 8010c30:	4625      	mov	r5, r4
 8010c32:	4628      	mov	r0, r5
 8010c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c38:	f000 f841 	bl	8010cbe <_malloc_usable_size_r>
 8010c3c:	4284      	cmp	r4, r0
 8010c3e:	4606      	mov	r6, r0
 8010c40:	d802      	bhi.n	8010c48 <_realloc_r+0x34>
 8010c42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010c46:	d8f4      	bhi.n	8010c32 <_realloc_r+0x1e>
 8010c48:	4621      	mov	r1, r4
 8010c4a:	4638      	mov	r0, r7
 8010c4c:	f7fe ffa4 	bl	800fb98 <_malloc_r>
 8010c50:	4680      	mov	r8, r0
 8010c52:	b908      	cbnz	r0, 8010c58 <_realloc_r+0x44>
 8010c54:	4645      	mov	r5, r8
 8010c56:	e7ec      	b.n	8010c32 <_realloc_r+0x1e>
 8010c58:	42b4      	cmp	r4, r6
 8010c5a:	4622      	mov	r2, r4
 8010c5c:	4629      	mov	r1, r5
 8010c5e:	bf28      	it	cs
 8010c60:	4632      	movcs	r2, r6
 8010c62:	f7fe f8bc 	bl	800edde <memcpy>
 8010c66:	4629      	mov	r1, r5
 8010c68:	4638      	mov	r0, r7
 8010c6a:	f7fe ff21 	bl	800fab0 <_free_r>
 8010c6e:	e7f1      	b.n	8010c54 <_realloc_r+0x40>

08010c70 <__ascii_wctomb>:
 8010c70:	4603      	mov	r3, r0
 8010c72:	4608      	mov	r0, r1
 8010c74:	b141      	cbz	r1, 8010c88 <__ascii_wctomb+0x18>
 8010c76:	2aff      	cmp	r2, #255	@ 0xff
 8010c78:	d904      	bls.n	8010c84 <__ascii_wctomb+0x14>
 8010c7a:	228a      	movs	r2, #138	@ 0x8a
 8010c7c:	601a      	str	r2, [r3, #0]
 8010c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8010c82:	4770      	bx	lr
 8010c84:	700a      	strb	r2, [r1, #0]
 8010c86:	2001      	movs	r0, #1
 8010c88:	4770      	bx	lr
	...

08010c8c <fiprintf>:
 8010c8c:	b40e      	push	{r1, r2, r3}
 8010c8e:	b503      	push	{r0, r1, lr}
 8010c90:	4601      	mov	r1, r0
 8010c92:	ab03      	add	r3, sp, #12
 8010c94:	4805      	ldr	r0, [pc, #20]	@ (8010cac <fiprintf+0x20>)
 8010c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c9a:	6800      	ldr	r0, [r0, #0]
 8010c9c:	9301      	str	r3, [sp, #4]
 8010c9e:	f7ff fd03 	bl	80106a8 <_vfiprintf_r>
 8010ca2:	b002      	add	sp, #8
 8010ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8010ca8:	b003      	add	sp, #12
 8010caa:	4770      	bx	lr
 8010cac:	20000140 	.word	0x20000140

08010cb0 <abort>:
 8010cb0:	b508      	push	{r3, lr}
 8010cb2:	2006      	movs	r0, #6
 8010cb4:	f000 f834 	bl	8010d20 <raise>
 8010cb8:	2001      	movs	r0, #1
 8010cba:	f7f4 f9c9 	bl	8005050 <_exit>

08010cbe <_malloc_usable_size_r>:
 8010cbe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010cc2:	1f18      	subs	r0, r3, #4
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	bfbc      	itt	lt
 8010cc8:	580b      	ldrlt	r3, [r1, r0]
 8010cca:	18c0      	addlt	r0, r0, r3
 8010ccc:	4770      	bx	lr

08010cce <_raise_r>:
 8010cce:	291f      	cmp	r1, #31
 8010cd0:	b538      	push	{r3, r4, r5, lr}
 8010cd2:	4605      	mov	r5, r0
 8010cd4:	460c      	mov	r4, r1
 8010cd6:	d904      	bls.n	8010ce2 <_raise_r+0x14>
 8010cd8:	2316      	movs	r3, #22
 8010cda:	6003      	str	r3, [r0, #0]
 8010cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8010ce0:	bd38      	pop	{r3, r4, r5, pc}
 8010ce2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010ce4:	b112      	cbz	r2, 8010cec <_raise_r+0x1e>
 8010ce6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010cea:	b94b      	cbnz	r3, 8010d00 <_raise_r+0x32>
 8010cec:	4628      	mov	r0, r5
 8010cee:	f000 f831 	bl	8010d54 <_getpid_r>
 8010cf2:	4622      	mov	r2, r4
 8010cf4:	4601      	mov	r1, r0
 8010cf6:	4628      	mov	r0, r5
 8010cf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010cfc:	f000 b818 	b.w	8010d30 <_kill_r>
 8010d00:	2b01      	cmp	r3, #1
 8010d02:	d00a      	beq.n	8010d1a <_raise_r+0x4c>
 8010d04:	1c59      	adds	r1, r3, #1
 8010d06:	d103      	bne.n	8010d10 <_raise_r+0x42>
 8010d08:	2316      	movs	r3, #22
 8010d0a:	6003      	str	r3, [r0, #0]
 8010d0c:	2001      	movs	r0, #1
 8010d0e:	e7e7      	b.n	8010ce0 <_raise_r+0x12>
 8010d10:	2100      	movs	r1, #0
 8010d12:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010d16:	4620      	mov	r0, r4
 8010d18:	4798      	blx	r3
 8010d1a:	2000      	movs	r0, #0
 8010d1c:	e7e0      	b.n	8010ce0 <_raise_r+0x12>
	...

08010d20 <raise>:
 8010d20:	4b02      	ldr	r3, [pc, #8]	@ (8010d2c <raise+0xc>)
 8010d22:	4601      	mov	r1, r0
 8010d24:	6818      	ldr	r0, [r3, #0]
 8010d26:	f7ff bfd2 	b.w	8010cce <_raise_r>
 8010d2a:	bf00      	nop
 8010d2c:	20000140 	.word	0x20000140

08010d30 <_kill_r>:
 8010d30:	b538      	push	{r3, r4, r5, lr}
 8010d32:	4d07      	ldr	r5, [pc, #28]	@ (8010d50 <_kill_r+0x20>)
 8010d34:	2300      	movs	r3, #0
 8010d36:	4604      	mov	r4, r0
 8010d38:	4608      	mov	r0, r1
 8010d3a:	4611      	mov	r1, r2
 8010d3c:	602b      	str	r3, [r5, #0]
 8010d3e:	f7f4 f977 	bl	8005030 <_kill>
 8010d42:	1c43      	adds	r3, r0, #1
 8010d44:	d102      	bne.n	8010d4c <_kill_r+0x1c>
 8010d46:	682b      	ldr	r3, [r5, #0]
 8010d48:	b103      	cbz	r3, 8010d4c <_kill_r+0x1c>
 8010d4a:	6023      	str	r3, [r4, #0]
 8010d4c:	bd38      	pop	{r3, r4, r5, pc}
 8010d4e:	bf00      	nop
 8010d50:	20001944 	.word	0x20001944

08010d54 <_getpid_r>:
 8010d54:	f7f4 b964 	b.w	8005020 <_getpid>

08010d58 <powf>:
 8010d58:	b508      	push	{r3, lr}
 8010d5a:	ed2d 8b04 	vpush	{d8-d9}
 8010d5e:	eeb0 8a60 	vmov.f32	s16, s1
 8010d62:	eeb0 9a40 	vmov.f32	s18, s0
 8010d66:	f000 f859 	bl	8010e1c <__ieee754_powf>
 8010d6a:	eeb4 8a48 	vcmp.f32	s16, s16
 8010d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d72:	eef0 8a40 	vmov.f32	s17, s0
 8010d76:	d63e      	bvs.n	8010df6 <powf+0x9e>
 8010d78:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8010d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d80:	d112      	bne.n	8010da8 <powf+0x50>
 8010d82:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d8a:	d039      	beq.n	8010e00 <powf+0xa8>
 8010d8c:	eeb0 0a48 	vmov.f32	s0, s16
 8010d90:	f000 f839 	bl	8010e06 <finitef>
 8010d94:	b378      	cbz	r0, 8010df6 <powf+0x9e>
 8010d96:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8010d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d9e:	d52a      	bpl.n	8010df6 <powf+0x9e>
 8010da0:	f7fd fff0 	bl	800ed84 <__errno>
 8010da4:	2322      	movs	r3, #34	@ 0x22
 8010da6:	e014      	b.n	8010dd2 <powf+0x7a>
 8010da8:	f000 f82d 	bl	8010e06 <finitef>
 8010dac:	b998      	cbnz	r0, 8010dd6 <powf+0x7e>
 8010dae:	eeb0 0a49 	vmov.f32	s0, s18
 8010db2:	f000 f828 	bl	8010e06 <finitef>
 8010db6:	b170      	cbz	r0, 8010dd6 <powf+0x7e>
 8010db8:	eeb0 0a48 	vmov.f32	s0, s16
 8010dbc:	f000 f823 	bl	8010e06 <finitef>
 8010dc0:	b148      	cbz	r0, 8010dd6 <powf+0x7e>
 8010dc2:	eef4 8a68 	vcmp.f32	s17, s17
 8010dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dca:	d7e9      	bvc.n	8010da0 <powf+0x48>
 8010dcc:	f7fd ffda 	bl	800ed84 <__errno>
 8010dd0:	2321      	movs	r3, #33	@ 0x21
 8010dd2:	6003      	str	r3, [r0, #0]
 8010dd4:	e00f      	b.n	8010df6 <powf+0x9e>
 8010dd6:	eef5 8a40 	vcmp.f32	s17, #0.0
 8010dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dde:	d10a      	bne.n	8010df6 <powf+0x9e>
 8010de0:	eeb0 0a49 	vmov.f32	s0, s18
 8010de4:	f000 f80f 	bl	8010e06 <finitef>
 8010de8:	b128      	cbz	r0, 8010df6 <powf+0x9e>
 8010dea:	eeb0 0a48 	vmov.f32	s0, s16
 8010dee:	f000 f80a 	bl	8010e06 <finitef>
 8010df2:	2800      	cmp	r0, #0
 8010df4:	d1d4      	bne.n	8010da0 <powf+0x48>
 8010df6:	eeb0 0a68 	vmov.f32	s0, s17
 8010dfa:	ecbd 8b04 	vpop	{d8-d9}
 8010dfe:	bd08      	pop	{r3, pc}
 8010e00:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8010e04:	e7f7      	b.n	8010df6 <powf+0x9e>

08010e06 <finitef>:
 8010e06:	ee10 3a10 	vmov	r3, s0
 8010e0a:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8010e0e:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8010e12:	bfac      	ite	ge
 8010e14:	2000      	movge	r0, #0
 8010e16:	2001      	movlt	r0, #1
 8010e18:	4770      	bx	lr
	...

08010e1c <__ieee754_powf>:
 8010e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e20:	ee10 4a90 	vmov	r4, s1
 8010e24:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8010e28:	ed2d 8b02 	vpush	{d8}
 8010e2c:	ee10 6a10 	vmov	r6, s0
 8010e30:	eeb0 8a40 	vmov.f32	s16, s0
 8010e34:	eef0 8a60 	vmov.f32	s17, s1
 8010e38:	d10c      	bne.n	8010e54 <__ieee754_powf+0x38>
 8010e3a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8010e3e:	0076      	lsls	r6, r6, #1
 8010e40:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8010e44:	f240 8274 	bls.w	8011330 <__ieee754_powf+0x514>
 8010e48:	ee38 0a28 	vadd.f32	s0, s16, s17
 8010e4c:	ecbd 8b02 	vpop	{d8}
 8010e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e54:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8010e58:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8010e5c:	d802      	bhi.n	8010e64 <__ieee754_powf+0x48>
 8010e5e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010e62:	d908      	bls.n	8010e76 <__ieee754_powf+0x5a>
 8010e64:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8010e68:	d1ee      	bne.n	8010e48 <__ieee754_powf+0x2c>
 8010e6a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8010e6e:	0064      	lsls	r4, r4, #1
 8010e70:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8010e74:	e7e6      	b.n	8010e44 <__ieee754_powf+0x28>
 8010e76:	2e00      	cmp	r6, #0
 8010e78:	da1f      	bge.n	8010eba <__ieee754_powf+0x9e>
 8010e7a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8010e7e:	f080 8260 	bcs.w	8011342 <__ieee754_powf+0x526>
 8010e82:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010e86:	d32f      	bcc.n	8010ee8 <__ieee754_powf+0xcc>
 8010e88:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8010e8c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8010e90:	fa49 f503 	asr.w	r5, r9, r3
 8010e94:	fa05 f303 	lsl.w	r3, r5, r3
 8010e98:	454b      	cmp	r3, r9
 8010e9a:	d123      	bne.n	8010ee4 <__ieee754_powf+0xc8>
 8010e9c:	f005 0501 	and.w	r5, r5, #1
 8010ea0:	f1c5 0502 	rsb	r5, r5, #2
 8010ea4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8010ea8:	d11f      	bne.n	8010eea <__ieee754_powf+0xce>
 8010eaa:	2c00      	cmp	r4, #0
 8010eac:	f280 8246 	bge.w	801133c <__ieee754_powf+0x520>
 8010eb0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010eb4:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8010eb8:	e7c8      	b.n	8010e4c <__ieee754_powf+0x30>
 8010eba:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8010ebe:	d111      	bne.n	8010ee4 <__ieee754_powf+0xc8>
 8010ec0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8010ec4:	f000 8234 	beq.w	8011330 <__ieee754_powf+0x514>
 8010ec8:	d906      	bls.n	8010ed8 <__ieee754_powf+0xbc>
 8010eca:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80111e0 <__ieee754_powf+0x3c4>
 8010ece:	2c00      	cmp	r4, #0
 8010ed0:	bfa8      	it	ge
 8010ed2:	eeb0 0a68 	vmovge.f32	s0, s17
 8010ed6:	e7b9      	b.n	8010e4c <__ieee754_powf+0x30>
 8010ed8:	2c00      	cmp	r4, #0
 8010eda:	f280 822c 	bge.w	8011336 <__ieee754_powf+0x51a>
 8010ede:	eeb1 0a68 	vneg.f32	s0, s17
 8010ee2:	e7b3      	b.n	8010e4c <__ieee754_powf+0x30>
 8010ee4:	2500      	movs	r5, #0
 8010ee6:	e7dd      	b.n	8010ea4 <__ieee754_powf+0x88>
 8010ee8:	2500      	movs	r5, #0
 8010eea:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8010eee:	d102      	bne.n	8010ef6 <__ieee754_powf+0xda>
 8010ef0:	ee28 0a08 	vmul.f32	s0, s16, s16
 8010ef4:	e7aa      	b.n	8010e4c <__ieee754_powf+0x30>
 8010ef6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8010efa:	f040 8227 	bne.w	801134c <__ieee754_powf+0x530>
 8010efe:	2e00      	cmp	r6, #0
 8010f00:	f2c0 8224 	blt.w	801134c <__ieee754_powf+0x530>
 8010f04:	eeb0 0a48 	vmov.f32	s0, s16
 8010f08:	ecbd 8b02 	vpop	{d8}
 8010f0c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f10:	f000 bae6 	b.w	80114e0 <__ieee754_sqrtf>
 8010f14:	2d01      	cmp	r5, #1
 8010f16:	d199      	bne.n	8010e4c <__ieee754_powf+0x30>
 8010f18:	eeb1 0a40 	vneg.f32	s0, s0
 8010f1c:	e796      	b.n	8010e4c <__ieee754_powf+0x30>
 8010f1e:	0ff0      	lsrs	r0, r6, #31
 8010f20:	3801      	subs	r0, #1
 8010f22:	ea55 0300 	orrs.w	r3, r5, r0
 8010f26:	d104      	bne.n	8010f32 <__ieee754_powf+0x116>
 8010f28:	ee38 8a48 	vsub.f32	s16, s16, s16
 8010f2c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8010f30:	e78c      	b.n	8010e4c <__ieee754_powf+0x30>
 8010f32:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8010f36:	d96d      	bls.n	8011014 <__ieee754_powf+0x1f8>
 8010f38:	4baa      	ldr	r3, [pc, #680]	@ (80111e4 <__ieee754_powf+0x3c8>)
 8010f3a:	4598      	cmp	r8, r3
 8010f3c:	d808      	bhi.n	8010f50 <__ieee754_powf+0x134>
 8010f3e:	2c00      	cmp	r4, #0
 8010f40:	da0b      	bge.n	8010f5a <__ieee754_powf+0x13e>
 8010f42:	2000      	movs	r0, #0
 8010f44:	ecbd 8b02 	vpop	{d8}
 8010f48:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f4c:	f000 bac2 	b.w	80114d4 <__math_oflowf>
 8010f50:	4ba5      	ldr	r3, [pc, #660]	@ (80111e8 <__ieee754_powf+0x3cc>)
 8010f52:	4598      	cmp	r8, r3
 8010f54:	d908      	bls.n	8010f68 <__ieee754_powf+0x14c>
 8010f56:	2c00      	cmp	r4, #0
 8010f58:	dcf3      	bgt.n	8010f42 <__ieee754_powf+0x126>
 8010f5a:	2000      	movs	r0, #0
 8010f5c:	ecbd 8b02 	vpop	{d8}
 8010f60:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f64:	f000 bab0 	b.w	80114c8 <__math_uflowf>
 8010f68:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010f6c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010f70:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80111ec <__ieee754_powf+0x3d0>
 8010f74:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8010f78:	eee0 6a67 	vfms.f32	s13, s0, s15
 8010f7c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010f80:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8010f84:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010f88:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80111f0 <__ieee754_powf+0x3d4>
 8010f8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010f90:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80111f4 <__ieee754_powf+0x3d8>
 8010f94:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8010f98:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80111f8 <__ieee754_powf+0x3dc>
 8010f9c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010fa0:	eeb0 7a67 	vmov.f32	s14, s15
 8010fa4:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010fa8:	ee17 3a10 	vmov	r3, s14
 8010fac:	f36f 030b 	bfc	r3, #0, #12
 8010fb0:	ee07 3a10 	vmov	s14, r3
 8010fb4:	eeb0 6a47 	vmov.f32	s12, s14
 8010fb8:	eea0 6a66 	vfms.f32	s12, s0, s13
 8010fbc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8010fc0:	3d01      	subs	r5, #1
 8010fc2:	4305      	orrs	r5, r0
 8010fc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010fc8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8010fcc:	f36f 040b 	bfc	r4, #0, #12
 8010fd0:	bf18      	it	ne
 8010fd2:	eeb0 8a66 	vmovne.f32	s16, s13
 8010fd6:	ee06 4a90 	vmov	s13, r4
 8010fda:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8010fde:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8010fe2:	ee67 7a26 	vmul.f32	s15, s14, s13
 8010fe6:	eee6 0a07 	vfma.f32	s1, s12, s14
 8010fea:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8010fee:	ee17 1a10 	vmov	r1, s14
 8010ff2:	2900      	cmp	r1, #0
 8010ff4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010ff8:	f340 80dd 	ble.w	80111b6 <__ieee754_powf+0x39a>
 8010ffc:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8011000:	f240 80ca 	bls.w	8011198 <__ieee754_powf+0x37c>
 8011004:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801100c:	bf4c      	ite	mi
 801100e:	2001      	movmi	r0, #1
 8011010:	2000      	movpl	r0, #0
 8011012:	e797      	b.n	8010f44 <__ieee754_powf+0x128>
 8011014:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8011018:	bf01      	itttt	eq
 801101a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80111fc <__ieee754_powf+0x3e0>
 801101e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8011022:	f06f 0317 	mvneq.w	r3, #23
 8011026:	ee17 7a90 	vmoveq	r7, s15
 801102a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 801102e:	bf18      	it	ne
 8011030:	2300      	movne	r3, #0
 8011032:	3a7f      	subs	r2, #127	@ 0x7f
 8011034:	441a      	add	r2, r3
 8011036:	4b72      	ldr	r3, [pc, #456]	@ (8011200 <__ieee754_powf+0x3e4>)
 8011038:	f3c7 0716 	ubfx	r7, r7, #0, #23
 801103c:	429f      	cmp	r7, r3
 801103e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8011042:	dd06      	ble.n	8011052 <__ieee754_powf+0x236>
 8011044:	4b6f      	ldr	r3, [pc, #444]	@ (8011204 <__ieee754_powf+0x3e8>)
 8011046:	429f      	cmp	r7, r3
 8011048:	f340 80a4 	ble.w	8011194 <__ieee754_powf+0x378>
 801104c:	3201      	adds	r2, #1
 801104e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8011052:	2600      	movs	r6, #0
 8011054:	4b6c      	ldr	r3, [pc, #432]	@ (8011208 <__ieee754_powf+0x3ec>)
 8011056:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 801105a:	ee07 1a10 	vmov	s14, r1
 801105e:	edd3 5a00 	vldr	s11, [r3]
 8011062:	4b6a      	ldr	r3, [pc, #424]	@ (801120c <__ieee754_powf+0x3f0>)
 8011064:	ee75 7a87 	vadd.f32	s15, s11, s14
 8011068:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801106c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8011070:	1049      	asrs	r1, r1, #1
 8011072:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8011076:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 801107a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 801107e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8011082:	ee07 1a90 	vmov	s15, r1
 8011086:	ee26 5a24 	vmul.f32	s10, s12, s9
 801108a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 801108e:	ee15 7a10 	vmov	r7, s10
 8011092:	401f      	ands	r7, r3
 8011094:	ee06 7a90 	vmov	s13, r7
 8011098:	eea6 6ae7 	vfms.f32	s12, s13, s15
 801109c:	ee37 7a65 	vsub.f32	s14, s14, s11
 80110a0:	ee65 7a05 	vmul.f32	s15, s10, s10
 80110a4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80110a8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8011210 <__ieee754_powf+0x3f4>
 80110ac:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8011214 <__ieee754_powf+0x3f8>
 80110b0:	eee7 5a87 	vfma.f32	s11, s15, s14
 80110b4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8011218 <__ieee754_powf+0x3fc>
 80110b8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80110bc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80111ec <__ieee754_powf+0x3d0>
 80110c0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80110c4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 801121c <__ieee754_powf+0x400>
 80110c8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80110cc:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8011220 <__ieee754_powf+0x404>
 80110d0:	ee26 6a24 	vmul.f32	s12, s12, s9
 80110d4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80110d8:	ee35 7a26 	vadd.f32	s14, s10, s13
 80110dc:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80110e0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80110e4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80110e8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80110ec:	eef0 5a67 	vmov.f32	s11, s15
 80110f0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80110f4:	ee75 5a87 	vadd.f32	s11, s11, s14
 80110f8:	ee15 1a90 	vmov	r1, s11
 80110fc:	4019      	ands	r1, r3
 80110fe:	ee05 1a90 	vmov	s11, r1
 8011102:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8011106:	eee6 7ae6 	vfms.f32	s15, s13, s13
 801110a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801110e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8011112:	eee6 7a25 	vfma.f32	s15, s12, s11
 8011116:	eeb0 6a67 	vmov.f32	s12, s15
 801111a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 801111e:	ee16 1a10 	vmov	r1, s12
 8011122:	4019      	ands	r1, r3
 8011124:	ee06 1a10 	vmov	s12, r1
 8011128:	eeb0 7a46 	vmov.f32	s14, s12
 801112c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8011130:	493c      	ldr	r1, [pc, #240]	@ (8011224 <__ieee754_powf+0x408>)
 8011132:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8011136:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801113a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8011228 <__ieee754_powf+0x40c>
 801113e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 801122c <__ieee754_powf+0x410>
 8011142:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011146:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8011230 <__ieee754_powf+0x414>
 801114a:	eee6 7a07 	vfma.f32	s15, s12, s14
 801114e:	ed91 7a00 	vldr	s14, [r1]
 8011152:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011156:	ee07 2a10 	vmov	s14, r2
 801115a:	4a36      	ldr	r2, [pc, #216]	@ (8011234 <__ieee754_powf+0x418>)
 801115c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8011160:	eeb0 7a67 	vmov.f32	s14, s15
 8011164:	eea6 7a25 	vfma.f32	s14, s12, s11
 8011168:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 801116c:	ed92 5a00 	vldr	s10, [r2]
 8011170:	ee37 7a05 	vadd.f32	s14, s14, s10
 8011174:	ee37 7a26 	vadd.f32	s14, s14, s13
 8011178:	ee17 2a10 	vmov	r2, s14
 801117c:	401a      	ands	r2, r3
 801117e:	ee07 2a10 	vmov	s14, r2
 8011182:	ee77 6a66 	vsub.f32	s13, s14, s13
 8011186:	ee76 6ac5 	vsub.f32	s13, s13, s10
 801118a:	eee6 6a65 	vfms.f32	s13, s12, s11
 801118e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011192:	e715      	b.n	8010fc0 <__ieee754_powf+0x1a4>
 8011194:	2601      	movs	r6, #1
 8011196:	e75d      	b.n	8011054 <__ieee754_powf+0x238>
 8011198:	d152      	bne.n	8011240 <__ieee754_powf+0x424>
 801119a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8011238 <__ieee754_powf+0x41c>
 801119e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80111a2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80111a6:	eef4 6ac7 	vcmpe.f32	s13, s14
 80111aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111ae:	f73f af29 	bgt.w	8011004 <__ieee754_powf+0x1e8>
 80111b2:	2386      	movs	r3, #134	@ 0x86
 80111b4:	e048      	b.n	8011248 <__ieee754_powf+0x42c>
 80111b6:	4a21      	ldr	r2, [pc, #132]	@ (801123c <__ieee754_powf+0x420>)
 80111b8:	4293      	cmp	r3, r2
 80111ba:	d907      	bls.n	80111cc <__ieee754_powf+0x3b0>
 80111bc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80111c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111c4:	bf4c      	ite	mi
 80111c6:	2001      	movmi	r0, #1
 80111c8:	2000      	movpl	r0, #0
 80111ca:	e6c7      	b.n	8010f5c <__ieee754_powf+0x140>
 80111cc:	d138      	bne.n	8011240 <__ieee754_powf+0x424>
 80111ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80111d2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80111d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111da:	dbea      	blt.n	80111b2 <__ieee754_powf+0x396>
 80111dc:	e7ee      	b.n	80111bc <__ieee754_powf+0x3a0>
 80111de:	bf00      	nop
 80111e0:	00000000 	.word	0x00000000
 80111e4:	3f7ffff3 	.word	0x3f7ffff3
 80111e8:	3f800007 	.word	0x3f800007
 80111ec:	3eaaaaab 	.word	0x3eaaaaab
 80111f0:	3fb8aa00 	.word	0x3fb8aa00
 80111f4:	3fb8aa3b 	.word	0x3fb8aa3b
 80111f8:	36eca570 	.word	0x36eca570
 80111fc:	4b800000 	.word	0x4b800000
 8011200:	001cc471 	.word	0x001cc471
 8011204:	005db3d6 	.word	0x005db3d6
 8011208:	080125d4 	.word	0x080125d4
 801120c:	fffff000 	.word	0xfffff000
 8011210:	3e6c3255 	.word	0x3e6c3255
 8011214:	3e53f142 	.word	0x3e53f142
 8011218:	3e8ba305 	.word	0x3e8ba305
 801121c:	3edb6db7 	.word	0x3edb6db7
 8011220:	3f19999a 	.word	0x3f19999a
 8011224:	080125c4 	.word	0x080125c4
 8011228:	3f76384f 	.word	0x3f76384f
 801122c:	3f763800 	.word	0x3f763800
 8011230:	369dc3a0 	.word	0x369dc3a0
 8011234:	080125cc 	.word	0x080125cc
 8011238:	3338aa3c 	.word	0x3338aa3c
 801123c:	43160000 	.word	0x43160000
 8011240:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8011244:	d96f      	bls.n	8011326 <__ieee754_powf+0x50a>
 8011246:	15db      	asrs	r3, r3, #23
 8011248:	3b7e      	subs	r3, #126	@ 0x7e
 801124a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 801124e:	4118      	asrs	r0, r3
 8011250:	4408      	add	r0, r1
 8011252:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8011256:	4a4e      	ldr	r2, [pc, #312]	@ (8011390 <__ieee754_powf+0x574>)
 8011258:	3b7f      	subs	r3, #127	@ 0x7f
 801125a:	411a      	asrs	r2, r3
 801125c:	4002      	ands	r2, r0
 801125e:	ee07 2a10 	vmov	s14, r2
 8011262:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8011266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 801126a:	f1c3 0317 	rsb	r3, r3, #23
 801126e:	4118      	asrs	r0, r3
 8011270:	2900      	cmp	r1, #0
 8011272:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011276:	bfb8      	it	lt
 8011278:	4240      	neglt	r0, r0
 801127a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 801127e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8011394 <__ieee754_powf+0x578>
 8011282:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8011398 <__ieee754_powf+0x57c>
 8011286:	ee16 3a90 	vmov	r3, s13
 801128a:	f36f 030b 	bfc	r3, #0, #12
 801128e:	ee06 3a90 	vmov	s13, r3
 8011292:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8011296:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801129a:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801129e:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 801139c <__ieee754_powf+0x580>
 80112a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80112a6:	eee0 7a87 	vfma.f32	s15, s1, s14
 80112aa:	eeb0 7a67 	vmov.f32	s14, s15
 80112ae:	eea6 7a86 	vfma.f32	s14, s13, s12
 80112b2:	eef0 5a47 	vmov.f32	s11, s14
 80112b6:	eee6 5ac6 	vfms.f32	s11, s13, s12
 80112ba:	ee67 6a07 	vmul.f32	s13, s14, s14
 80112be:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80112c2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 80113a0 <__ieee754_powf+0x584>
 80112c6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 80113a4 <__ieee754_powf+0x588>
 80112ca:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80112ce:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80113a8 <__ieee754_powf+0x58c>
 80112d2:	eee6 5a26 	vfma.f32	s11, s12, s13
 80112d6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 80113ac <__ieee754_powf+0x590>
 80112da:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80112de:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80113b0 <__ieee754_powf+0x594>
 80112e2:	eee6 5a26 	vfma.f32	s11, s12, s13
 80112e6:	eeb0 6a47 	vmov.f32	s12, s14
 80112ea:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80112ee:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80112f2:	ee67 5a06 	vmul.f32	s11, s14, s12
 80112f6:	ee36 6a66 	vsub.f32	s12, s12, s13
 80112fa:	eee7 7a27 	vfma.f32	s15, s14, s15
 80112fe:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8011302:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8011306:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801130a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801130e:	ee10 3a10 	vmov	r3, s0
 8011312:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8011316:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801131a:	da06      	bge.n	801132a <__ieee754_powf+0x50e>
 801131c:	f000 f854 	bl	80113c8 <scalbnf>
 8011320:	ee20 0a08 	vmul.f32	s0, s0, s16
 8011324:	e592      	b.n	8010e4c <__ieee754_powf+0x30>
 8011326:	2000      	movs	r0, #0
 8011328:	e7a7      	b.n	801127a <__ieee754_powf+0x45e>
 801132a:	ee00 3a10 	vmov	s0, r3
 801132e:	e7f7      	b.n	8011320 <__ieee754_powf+0x504>
 8011330:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011334:	e58a      	b.n	8010e4c <__ieee754_powf+0x30>
 8011336:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80113b4 <__ieee754_powf+0x598>
 801133a:	e587      	b.n	8010e4c <__ieee754_powf+0x30>
 801133c:	eeb0 0a48 	vmov.f32	s0, s16
 8011340:	e584      	b.n	8010e4c <__ieee754_powf+0x30>
 8011342:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8011346:	f43f adbb 	beq.w	8010ec0 <__ieee754_powf+0xa4>
 801134a:	2502      	movs	r5, #2
 801134c:	eeb0 0a48 	vmov.f32	s0, s16
 8011350:	f000 f832 	bl	80113b8 <fabsf>
 8011354:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8011358:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 801135c:	4647      	mov	r7, r8
 801135e:	d003      	beq.n	8011368 <__ieee754_powf+0x54c>
 8011360:	f1b8 0f00 	cmp.w	r8, #0
 8011364:	f47f addb 	bne.w	8010f1e <__ieee754_powf+0x102>
 8011368:	2c00      	cmp	r4, #0
 801136a:	bfbc      	itt	lt
 801136c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8011370:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8011374:	2e00      	cmp	r6, #0
 8011376:	f6bf ad69 	bge.w	8010e4c <__ieee754_powf+0x30>
 801137a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 801137e:	ea58 0805 	orrs.w	r8, r8, r5
 8011382:	f47f adc7 	bne.w	8010f14 <__ieee754_powf+0xf8>
 8011386:	ee70 7a40 	vsub.f32	s15, s0, s0
 801138a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801138e:	e55d      	b.n	8010e4c <__ieee754_powf+0x30>
 8011390:	ff800000 	.word	0xff800000
 8011394:	3f317218 	.word	0x3f317218
 8011398:	3f317200 	.word	0x3f317200
 801139c:	35bfbe8c 	.word	0x35bfbe8c
 80113a0:	b5ddea0e 	.word	0xb5ddea0e
 80113a4:	3331bb4c 	.word	0x3331bb4c
 80113a8:	388ab355 	.word	0x388ab355
 80113ac:	bb360b61 	.word	0xbb360b61
 80113b0:	3e2aaaab 	.word	0x3e2aaaab
 80113b4:	00000000 	.word	0x00000000

080113b8 <fabsf>:
 80113b8:	ee10 3a10 	vmov	r3, s0
 80113bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80113c0:	ee00 3a10 	vmov	s0, r3
 80113c4:	4770      	bx	lr
	...

080113c8 <scalbnf>:
 80113c8:	ee10 3a10 	vmov	r3, s0
 80113cc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80113d0:	d02b      	beq.n	801142a <scalbnf+0x62>
 80113d2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80113d6:	d302      	bcc.n	80113de <scalbnf+0x16>
 80113d8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80113dc:	4770      	bx	lr
 80113de:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80113e2:	d123      	bne.n	801142c <scalbnf+0x64>
 80113e4:	4b24      	ldr	r3, [pc, #144]	@ (8011478 <scalbnf+0xb0>)
 80113e6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 801147c <scalbnf+0xb4>
 80113ea:	4298      	cmp	r0, r3
 80113ec:	ee20 0a27 	vmul.f32	s0, s0, s15
 80113f0:	db17      	blt.n	8011422 <scalbnf+0x5a>
 80113f2:	ee10 3a10 	vmov	r3, s0
 80113f6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80113fa:	3a19      	subs	r2, #25
 80113fc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8011400:	4288      	cmp	r0, r1
 8011402:	dd15      	ble.n	8011430 <scalbnf+0x68>
 8011404:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011480 <scalbnf+0xb8>
 8011408:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011484 <scalbnf+0xbc>
 801140c:	ee10 3a10 	vmov	r3, s0
 8011410:	eeb0 7a67 	vmov.f32	s14, s15
 8011414:	2b00      	cmp	r3, #0
 8011416:	bfb8      	it	lt
 8011418:	eef0 7a66 	vmovlt.f32	s15, s13
 801141c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8011420:	4770      	bx	lr
 8011422:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011488 <scalbnf+0xc0>
 8011426:	ee27 0a80 	vmul.f32	s0, s15, s0
 801142a:	4770      	bx	lr
 801142c:	0dd2      	lsrs	r2, r2, #23
 801142e:	e7e5      	b.n	80113fc <scalbnf+0x34>
 8011430:	4410      	add	r0, r2
 8011432:	28fe      	cmp	r0, #254	@ 0xfe
 8011434:	dce6      	bgt.n	8011404 <scalbnf+0x3c>
 8011436:	2800      	cmp	r0, #0
 8011438:	dd06      	ble.n	8011448 <scalbnf+0x80>
 801143a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801143e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011442:	ee00 3a10 	vmov	s0, r3
 8011446:	4770      	bx	lr
 8011448:	f110 0f16 	cmn.w	r0, #22
 801144c:	da09      	bge.n	8011462 <scalbnf+0x9a>
 801144e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8011488 <scalbnf+0xc0>
 8011452:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 801148c <scalbnf+0xc4>
 8011456:	ee10 3a10 	vmov	r3, s0
 801145a:	eeb0 7a67 	vmov.f32	s14, s15
 801145e:	2b00      	cmp	r3, #0
 8011460:	e7d9      	b.n	8011416 <scalbnf+0x4e>
 8011462:	3019      	adds	r0, #25
 8011464:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011468:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801146c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011490 <scalbnf+0xc8>
 8011470:	ee07 3a90 	vmov	s15, r3
 8011474:	e7d7      	b.n	8011426 <scalbnf+0x5e>
 8011476:	bf00      	nop
 8011478:	ffff3cb0 	.word	0xffff3cb0
 801147c:	4c000000 	.word	0x4c000000
 8011480:	7149f2ca 	.word	0x7149f2ca
 8011484:	f149f2ca 	.word	0xf149f2ca
 8011488:	0da24260 	.word	0x0da24260
 801148c:	8da24260 	.word	0x8da24260
 8011490:	33000000 	.word	0x33000000

08011494 <with_errnof>:
 8011494:	b510      	push	{r4, lr}
 8011496:	ed2d 8b02 	vpush	{d8}
 801149a:	eeb0 8a40 	vmov.f32	s16, s0
 801149e:	4604      	mov	r4, r0
 80114a0:	f7fd fc70 	bl	800ed84 <__errno>
 80114a4:	eeb0 0a48 	vmov.f32	s0, s16
 80114a8:	ecbd 8b02 	vpop	{d8}
 80114ac:	6004      	str	r4, [r0, #0]
 80114ae:	bd10      	pop	{r4, pc}

080114b0 <xflowf>:
 80114b0:	b130      	cbz	r0, 80114c0 <xflowf+0x10>
 80114b2:	eef1 7a40 	vneg.f32	s15, s0
 80114b6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80114ba:	2022      	movs	r0, #34	@ 0x22
 80114bc:	f7ff bfea 	b.w	8011494 <with_errnof>
 80114c0:	eef0 7a40 	vmov.f32	s15, s0
 80114c4:	e7f7      	b.n	80114b6 <xflowf+0x6>
	...

080114c8 <__math_uflowf>:
 80114c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80114d0 <__math_uflowf+0x8>
 80114cc:	f7ff bff0 	b.w	80114b0 <xflowf>
 80114d0:	10000000 	.word	0x10000000

080114d4 <__math_oflowf>:
 80114d4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80114dc <__math_oflowf+0x8>
 80114d8:	f7ff bfea 	b.w	80114b0 <xflowf>
 80114dc:	70000000 	.word	0x70000000

080114e0 <__ieee754_sqrtf>:
 80114e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80114e4:	4770      	bx	lr
	...

080114e8 <_init>:
 80114e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ea:	bf00      	nop
 80114ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114ee:	bc08      	pop	{r3}
 80114f0:	469e      	mov	lr, r3
 80114f2:	4770      	bx	lr

080114f4 <_fini>:
 80114f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114f6:	bf00      	nop
 80114f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114fa:	bc08      	pop	{r3}
 80114fc:	469e      	mov	lr, r3
 80114fe:	4770      	bx	lr
