<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Thu May  5 14:03:09 PDT 2016</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2016WW19</sip_reldate>
  <sip_milestone>R1p0</sip_milestone>
  <sip_relver>PICr13</sip_relver>
  <sip_relname>ALL_2016WW19_R1p0_PICr13</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
      <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=1404870779">1404870779 "(PCR) SBR Width Crossing with 0 bubbles"</a> With this change, the SBR should stream out payload packets without inserting bubbles (if there is no back pressure down the line). The change is localized to arbiter, immediately sending out trdy (acks) to the source ports. 
      </dd> 
      <dd>2. <a href="https://hsdes.intel.com/home/default.html#article?id=1405006943">1405006943 "SB migration to Zircon 2.08.00"</a> SB Router is now compliant with Zircon 2.08.00 rules.
      </dd> 
      <dd>3. <a href="https://hsdes.intel.com/home/default.html#article?id=1404880165">1404880165 "SBR assertion fires incorrectly when int_pok causes fabric ism to transition to idle"</a> There was an inconsistency between the RTL signals actual behaviour and the assertion that checks the behaviour - which is fixed with this HSD.
      </dd>
    </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
   <dd> <a href="https://hsdes.intel.com/home/default.html#article?id=1404756803">"SVC does not scale for fabrics with more than 100 nodes" </a>
   </dd>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2016WW18" version of SVC in IRR</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>  ]]>    </sip_specin>
 </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
