
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.84

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: quot[7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    49    0.59    0.24    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.24    0.00    0.42 ^ quot[7]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ quot[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.05    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ _400_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.06    0.04    0.24 v _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _047_ (net)
                  0.06    0.00    0.24 v state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    49    0.59    0.24    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.24    0.00    0.42 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.67   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.30    0.56    0.56 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.30    0.00    0.56 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.15    0.12    0.68 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.15    0.00    0.68 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.31    0.50    1.18 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _173_ (net)
                  0.31    0.00    1.18 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.18    0.27    1.45 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.18    0.00    1.45 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    1.66 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.66 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.27    1.93 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.11    0.00    1.93 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.33    0.21    2.14 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.33    0.00    2.14 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.34    0.39    2.52 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _167_ (net)
                  0.34    0.00    2.52 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.26    0.38    2.91 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _168_ (net)
                  0.26    0.00    2.91 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.13    3.04 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.16    0.00    3.04 v _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.25    0.14    3.18 ^ _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _132_ (net)
                  0.25    0.00    3.18 ^ _358_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.09    3.27 v _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _134_ (net)
                  0.13    0.00    3.27 v _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     1    0.01    0.07    0.45    3.72 ^ _359_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _135_ (net)
                  0.07    0.00    3.72 ^ _360_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.18    3.90 ^ _360_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _136_ (net)
                  0.09    0.00    3.90 ^ _361_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.23    0.09    3.99 v _361_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _034_ (net)
                  0.23    0.00    3.99 v rem[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rem[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    49    0.59    0.24    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.24    0.00    0.42 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.67   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.30    0.56    0.56 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.30    0.00    0.56 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.15    0.12    0.68 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.15    0.00    0.68 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.31    0.50    1.18 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _173_ (net)
                  0.31    0.00    1.18 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.18    0.27    1.45 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.18    0.00    1.45 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    1.66 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.66 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.27    1.93 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.11    0.00    1.93 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.33    0.21    2.14 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.33    0.00    2.14 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.34    0.39    2.52 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _167_ (net)
                  0.34    0.00    2.52 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.26    0.38    2.91 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _168_ (net)
                  0.26    0.00    2.91 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.13    3.04 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.16    0.00    3.04 v _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.25    0.14    3.18 ^ _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _132_ (net)
                  0.25    0.00    3.18 ^ _358_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.13    0.09    3.27 v _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _134_ (net)
                  0.13    0.00    3.27 v _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     1    0.01    0.07    0.45    3.72 ^ _359_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _135_ (net)
                  0.07    0.00    3.72 ^ _360_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.18    3.90 ^ _360_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _136_ (net)
                  0.09    0.00    3.90 ^ _361_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.23    0.09    3.99 v _361_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _034_ (net)
                  0.23    0.00    3.99 v rem[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rem[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -3.99   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-02   1.90e-03   2.88e-08   1.26e-02  29.2%
Combinational          1.91e-02   1.16e-02   4.50e-08   3.07e-02  70.8%
Clock                  0.00e+00   0.00e+00   5.02e-09   5.02e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.98e-02   1.35e-02   7.88e-08   4.33e-02 100.0%
                          68.9%      31.1%       0.0%
